
oven_prototype.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bacc  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000394  0800bc60  0800bc60  0001bc60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bff4  0800bff4  000202b0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bff4  0800bff4  0001bff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bffc  0800bffc  000202b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bffc  0800bffc  0001bffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c000  0800c000  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002b0  20000000  0800c004  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000323c  200002b0  0800c2b4  000202b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200034ec  0800c2b4  000234ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202b0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0005b172  00000000  00000000  00020323  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000050b3  00000000  00000000  0007b495  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00004550  00000000  00000000  00080548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000349c  00000000  00000000  00084a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019e6c  00000000  00000000  00087f34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002dfe7  00000000  00000000  000a1da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ad319  00000000  00000000  000cfd87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00013440  00000000  00000000  0017d0a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001904e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	200002b0 	.word	0x200002b0
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800bc48 	.word	0x0800bc48

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	200002b4 	.word	0x200002b4
 80001d0:	0800bc48 	.word	0x0800bc48

080001d4 <__aeabi_dmul>:
 80001d4:	b570      	push	{r4, r5, r6, lr}
 80001d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e2:	bf1d      	ittte	ne
 80001e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001e8:	ea94 0f0c 	teqne	r4, ip
 80001ec:	ea95 0f0c 	teqne	r5, ip
 80001f0:	f000 f8de 	bleq	80003b0 <__aeabi_dmul+0x1dc>
 80001f4:	442c      	add	r4, r5
 80001f6:	ea81 0603 	eor.w	r6, r1, r3
 80001fa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001fe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000202:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000206:	bf18      	it	ne
 8000208:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800020c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000210:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000214:	d038      	beq.n	8000288 <__aeabi_dmul+0xb4>
 8000216:	fba0 ce02 	umull	ip, lr, r0, r2
 800021a:	f04f 0500 	mov.w	r5, #0
 800021e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000222:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000226:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022a:	f04f 0600 	mov.w	r6, #0
 800022e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000232:	f09c 0f00 	teq	ip, #0
 8000236:	bf18      	it	ne
 8000238:	f04e 0e01 	orrne.w	lr, lr, #1
 800023c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000240:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000244:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000248:	d204      	bcs.n	8000254 <__aeabi_dmul+0x80>
 800024a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800024e:	416d      	adcs	r5, r5
 8000250:	eb46 0606 	adc.w	r6, r6, r6
 8000254:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000258:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800025c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000260:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000264:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000268:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800026c:	bf88      	it	hi
 800026e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000272:	d81e      	bhi.n	80002b2 <__aeabi_dmul+0xde>
 8000274:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000278:	bf08      	it	eq
 800027a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800027e:	f150 0000 	adcs.w	r0, r0, #0
 8000282:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000286:	bd70      	pop	{r4, r5, r6, pc}
 8000288:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800028c:	ea46 0101 	orr.w	r1, r6, r1
 8000290:	ea40 0002 	orr.w	r0, r0, r2
 8000294:	ea81 0103 	eor.w	r1, r1, r3
 8000298:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800029c:	bfc2      	ittt	gt
 800029e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002a6:	bd70      	popgt	{r4, r5, r6, pc}
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002ac:	f04f 0e00 	mov.w	lr, #0
 80002b0:	3c01      	subs	r4, #1
 80002b2:	f300 80ab 	bgt.w	800040c <__aeabi_dmul+0x238>
 80002b6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ba:	bfde      	ittt	le
 80002bc:	2000      	movle	r0, #0
 80002be:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002c2:	bd70      	pople	{r4, r5, r6, pc}
 80002c4:	f1c4 0400 	rsb	r4, r4, #0
 80002c8:	3c20      	subs	r4, #32
 80002ca:	da35      	bge.n	8000338 <__aeabi_dmul+0x164>
 80002cc:	340c      	adds	r4, #12
 80002ce:	dc1b      	bgt.n	8000308 <__aeabi_dmul+0x134>
 80002d0:	f104 0414 	add.w	r4, r4, #20
 80002d4:	f1c4 0520 	rsb	r5, r4, #32
 80002d8:	fa00 f305 	lsl.w	r3, r0, r5
 80002dc:	fa20 f004 	lsr.w	r0, r0, r4
 80002e0:	fa01 f205 	lsl.w	r2, r1, r5
 80002e4:	ea40 0002 	orr.w	r0, r0, r2
 80002e8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f4:	fa21 f604 	lsr.w	r6, r1, r4
 80002f8:	eb42 0106 	adc.w	r1, r2, r6
 80002fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000300:	bf08      	it	eq
 8000302:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000306:	bd70      	pop	{r4, r5, r6, pc}
 8000308:	f1c4 040c 	rsb	r4, r4, #12
 800030c:	f1c4 0520 	rsb	r5, r4, #32
 8000310:	fa00 f304 	lsl.w	r3, r0, r4
 8000314:	fa20 f005 	lsr.w	r0, r0, r5
 8000318:	fa01 f204 	lsl.w	r2, r1, r4
 800031c:	ea40 0002 	orr.w	r0, r0, r2
 8000320:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000324:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000328:	f141 0100 	adc.w	r1, r1, #0
 800032c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000330:	bf08      	it	eq
 8000332:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000336:	bd70      	pop	{r4, r5, r6, pc}
 8000338:	f1c4 0520 	rsb	r5, r4, #32
 800033c:	fa00 f205 	lsl.w	r2, r0, r5
 8000340:	ea4e 0e02 	orr.w	lr, lr, r2
 8000344:	fa20 f304 	lsr.w	r3, r0, r4
 8000348:	fa01 f205 	lsl.w	r2, r1, r5
 800034c:	ea43 0302 	orr.w	r3, r3, r2
 8000350:	fa21 f004 	lsr.w	r0, r1, r4
 8000354:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000358:	fa21 f204 	lsr.w	r2, r1, r4
 800035c:	ea20 0002 	bic.w	r0, r0, r2
 8000360:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000364:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000368:	bf08      	it	eq
 800036a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800036e:	bd70      	pop	{r4, r5, r6, pc}
 8000370:	f094 0f00 	teq	r4, #0
 8000374:	d10f      	bne.n	8000396 <__aeabi_dmul+0x1c2>
 8000376:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800037a:	0040      	lsls	r0, r0, #1
 800037c:	eb41 0101 	adc.w	r1, r1, r1
 8000380:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000384:	bf08      	it	eq
 8000386:	3c01      	subeq	r4, #1
 8000388:	d0f7      	beq.n	800037a <__aeabi_dmul+0x1a6>
 800038a:	ea41 0106 	orr.w	r1, r1, r6
 800038e:	f095 0f00 	teq	r5, #0
 8000392:	bf18      	it	ne
 8000394:	4770      	bxne	lr
 8000396:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800039a:	0052      	lsls	r2, r2, #1
 800039c:	eb43 0303 	adc.w	r3, r3, r3
 80003a0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003a4:	bf08      	it	eq
 80003a6:	3d01      	subeq	r5, #1
 80003a8:	d0f7      	beq.n	800039a <__aeabi_dmul+0x1c6>
 80003aa:	ea43 0306 	orr.w	r3, r3, r6
 80003ae:	4770      	bx	lr
 80003b0:	ea94 0f0c 	teq	r4, ip
 80003b4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003b8:	bf18      	it	ne
 80003ba:	ea95 0f0c 	teqne	r5, ip
 80003be:	d00c      	beq.n	80003da <__aeabi_dmul+0x206>
 80003c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c4:	bf18      	it	ne
 80003c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ca:	d1d1      	bne.n	8000370 <__aeabi_dmul+0x19c>
 80003cc:	ea81 0103 	eor.w	r1, r1, r3
 80003d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd70      	pop	{r4, r5, r6, pc}
 80003da:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003de:	bf06      	itte	eq
 80003e0:	4610      	moveq	r0, r2
 80003e2:	4619      	moveq	r1, r3
 80003e4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003e8:	d019      	beq.n	800041e <__aeabi_dmul+0x24a>
 80003ea:	ea94 0f0c 	teq	r4, ip
 80003ee:	d102      	bne.n	80003f6 <__aeabi_dmul+0x222>
 80003f0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f4:	d113      	bne.n	800041e <__aeabi_dmul+0x24a>
 80003f6:	ea95 0f0c 	teq	r5, ip
 80003fa:	d105      	bne.n	8000408 <__aeabi_dmul+0x234>
 80003fc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000400:	bf1c      	itt	ne
 8000402:	4610      	movne	r0, r2
 8000404:	4619      	movne	r1, r3
 8000406:	d10a      	bne.n	800041e <__aeabi_dmul+0x24a>
 8000408:	ea81 0103 	eor.w	r1, r1, r3
 800040c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000410:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000414:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000422:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000426:	bd70      	pop	{r4, r5, r6, pc}

08000428 <__aeabi_drsub>:
 8000428:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800042c:	e002      	b.n	8000434 <__adddf3>
 800042e:	bf00      	nop

08000430 <__aeabi_dsub>:
 8000430:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000434 <__adddf3>:
 8000434:	b530      	push	{r4, r5, lr}
 8000436:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	bf1f      	itttt	ne
 800044a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800044e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000452:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000456:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045a:	f000 80e2 	beq.w	8000622 <__adddf3+0x1ee>
 800045e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000462:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000466:	bfb8      	it	lt
 8000468:	426d      	neglt	r5, r5
 800046a:	dd0c      	ble.n	8000486 <__adddf3+0x52>
 800046c:	442c      	add	r4, r5
 800046e:	ea80 0202 	eor.w	r2, r0, r2
 8000472:	ea81 0303 	eor.w	r3, r1, r3
 8000476:	ea82 0000 	eor.w	r0, r2, r0
 800047a:	ea83 0101 	eor.w	r1, r3, r1
 800047e:	ea80 0202 	eor.w	r2, r0, r2
 8000482:	ea81 0303 	eor.w	r3, r1, r3
 8000486:	2d36      	cmp	r5, #54	; 0x36
 8000488:	bf88      	it	hi
 800048a:	bd30      	pophi	{r4, r5, pc}
 800048c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000490:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000494:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000498:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800049c:	d002      	beq.n	80004a4 <__adddf3+0x70>
 800049e:	4240      	negs	r0, r0
 80004a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b0:	d002      	beq.n	80004b8 <__adddf3+0x84>
 80004b2:	4252      	negs	r2, r2
 80004b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004b8:	ea94 0f05 	teq	r4, r5
 80004bc:	f000 80a7 	beq.w	800060e <__adddf3+0x1da>
 80004c0:	f1a4 0401 	sub.w	r4, r4, #1
 80004c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80004c8:	db0d      	blt.n	80004e6 <__adddf3+0xb2>
 80004ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004ce:	fa22 f205 	lsr.w	r2, r2, r5
 80004d2:	1880      	adds	r0, r0, r2
 80004d4:	f141 0100 	adc.w	r1, r1, #0
 80004d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80004dc:	1880      	adds	r0, r0, r2
 80004de:	fa43 f305 	asr.w	r3, r3, r5
 80004e2:	4159      	adcs	r1, r3
 80004e4:	e00e      	b.n	8000504 <__adddf3+0xd0>
 80004e6:	f1a5 0520 	sub.w	r5, r5, #32
 80004ea:	f10e 0e20 	add.w	lr, lr, #32
 80004ee:	2a01      	cmp	r2, #1
 80004f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f4:	bf28      	it	cs
 80004f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fa:	fa43 f305 	asr.w	r3, r3, r5
 80004fe:	18c0      	adds	r0, r0, r3
 8000500:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000504:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000508:	d507      	bpl.n	800051a <__adddf3+0xe6>
 800050a:	f04f 0e00 	mov.w	lr, #0
 800050e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000512:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000516:	eb6e 0101 	sbc.w	r1, lr, r1
 800051a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800051e:	d31b      	bcc.n	8000558 <__adddf3+0x124>
 8000520:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000524:	d30c      	bcc.n	8000540 <__adddf3+0x10c>
 8000526:	0849      	lsrs	r1, r1, #1
 8000528:	ea5f 0030 	movs.w	r0, r0, rrx
 800052c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000530:	f104 0401 	add.w	r4, r4, #1
 8000534:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000538:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800053c:	f080 809a 	bcs.w	8000674 <__adddf3+0x240>
 8000540:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000544:	bf08      	it	eq
 8000546:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054a:	f150 0000 	adcs.w	r0, r0, #0
 800054e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000552:	ea41 0105 	orr.w	r1, r1, r5
 8000556:	bd30      	pop	{r4, r5, pc}
 8000558:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800055c:	4140      	adcs	r0, r0
 800055e:	eb41 0101 	adc.w	r1, r1, r1
 8000562:	3c01      	subs	r4, #1
 8000564:	bf28      	it	cs
 8000566:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800056a:	d2e9      	bcs.n	8000540 <__adddf3+0x10c>
 800056c:	f091 0f00 	teq	r1, #0
 8000570:	bf04      	itt	eq
 8000572:	4601      	moveq	r1, r0
 8000574:	2000      	moveq	r0, #0
 8000576:	fab1 f381 	clz	r3, r1
 800057a:	bf08      	it	eq
 800057c:	3320      	addeq	r3, #32
 800057e:	f1a3 030b 	sub.w	r3, r3, #11
 8000582:	f1b3 0220 	subs.w	r2, r3, #32
 8000586:	da0c      	bge.n	80005a2 <__adddf3+0x16e>
 8000588:	320c      	adds	r2, #12
 800058a:	dd08      	ble.n	800059e <__adddf3+0x16a>
 800058c:	f102 0c14 	add.w	ip, r2, #20
 8000590:	f1c2 020c 	rsb	r2, r2, #12
 8000594:	fa01 f00c 	lsl.w	r0, r1, ip
 8000598:	fa21 f102 	lsr.w	r1, r1, r2
 800059c:	e00c      	b.n	80005b8 <__adddf3+0x184>
 800059e:	f102 0214 	add.w	r2, r2, #20
 80005a2:	bfd8      	it	le
 80005a4:	f1c2 0c20 	rsble	ip, r2, #32
 80005a8:	fa01 f102 	lsl.w	r1, r1, r2
 80005ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b0:	bfdc      	itt	le
 80005b2:	ea41 010c 	orrle.w	r1, r1, ip
 80005b6:	4090      	lslle	r0, r2
 80005b8:	1ae4      	subs	r4, r4, r3
 80005ba:	bfa2      	ittt	ge
 80005bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c0:	4329      	orrge	r1, r5
 80005c2:	bd30      	popge	{r4, r5, pc}
 80005c4:	ea6f 0404 	mvn.w	r4, r4
 80005c8:	3c1f      	subs	r4, #31
 80005ca:	da1c      	bge.n	8000606 <__adddf3+0x1d2>
 80005cc:	340c      	adds	r4, #12
 80005ce:	dc0e      	bgt.n	80005ee <__adddf3+0x1ba>
 80005d0:	f104 0414 	add.w	r4, r4, #20
 80005d4:	f1c4 0220 	rsb	r2, r4, #32
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f302 	lsl.w	r3, r1, r2
 80005e0:	ea40 0003 	orr.w	r0, r0, r3
 80005e4:	fa21 f304 	lsr.w	r3, r1, r4
 80005e8:	ea45 0103 	orr.w	r1, r5, r3
 80005ec:	bd30      	pop	{r4, r5, pc}
 80005ee:	f1c4 040c 	rsb	r4, r4, #12
 80005f2:	f1c4 0220 	rsb	r2, r4, #32
 80005f6:	fa20 f002 	lsr.w	r0, r0, r2
 80005fa:	fa01 f304 	lsl.w	r3, r1, r4
 80005fe:	ea40 0003 	orr.w	r0, r0, r3
 8000602:	4629      	mov	r1, r5
 8000604:	bd30      	pop	{r4, r5, pc}
 8000606:	fa21 f004 	lsr.w	r0, r1, r4
 800060a:	4629      	mov	r1, r5
 800060c:	bd30      	pop	{r4, r5, pc}
 800060e:	f094 0f00 	teq	r4, #0
 8000612:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000616:	bf06      	itte	eq
 8000618:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800061c:	3401      	addeq	r4, #1
 800061e:	3d01      	subne	r5, #1
 8000620:	e74e      	b.n	80004c0 <__adddf3+0x8c>
 8000622:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000626:	bf18      	it	ne
 8000628:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800062c:	d029      	beq.n	8000682 <__adddf3+0x24e>
 800062e:	ea94 0f05 	teq	r4, r5
 8000632:	bf08      	it	eq
 8000634:	ea90 0f02 	teqeq	r0, r2
 8000638:	d005      	beq.n	8000646 <__adddf3+0x212>
 800063a:	ea54 0c00 	orrs.w	ip, r4, r0
 800063e:	bf04      	itt	eq
 8000640:	4619      	moveq	r1, r3
 8000642:	4610      	moveq	r0, r2
 8000644:	bd30      	pop	{r4, r5, pc}
 8000646:	ea91 0f03 	teq	r1, r3
 800064a:	bf1e      	ittt	ne
 800064c:	2100      	movne	r1, #0
 800064e:	2000      	movne	r0, #0
 8000650:	bd30      	popne	{r4, r5, pc}
 8000652:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000656:	d105      	bne.n	8000664 <__adddf3+0x230>
 8000658:	0040      	lsls	r0, r0, #1
 800065a:	4149      	adcs	r1, r1
 800065c:	bf28      	it	cs
 800065e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000662:	bd30      	pop	{r4, r5, pc}
 8000664:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000668:	bf3c      	itt	cc
 800066a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800066e:	bd30      	popcc	{r4, r5, pc}
 8000670:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000674:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000678:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800067c:	f04f 0000 	mov.w	r0, #0
 8000680:	bd30      	pop	{r4, r5, pc}
 8000682:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000686:	bf1a      	itte	ne
 8000688:	4619      	movne	r1, r3
 800068a:	4610      	movne	r0, r2
 800068c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000690:	bf1c      	itt	ne
 8000692:	460b      	movne	r3, r1
 8000694:	4602      	movne	r2, r0
 8000696:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069a:	bf06      	itte	eq
 800069c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a0:	ea91 0f03 	teqeq	r1, r3
 80006a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	bf00      	nop

080006ac <__aeabi_ui2d>:
 80006ac:	f090 0f00 	teq	r0, #0
 80006b0:	bf04      	itt	eq
 80006b2:	2100      	moveq	r1, #0
 80006b4:	4770      	bxeq	lr
 80006b6:	b530      	push	{r4, r5, lr}
 80006b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006c0:	f04f 0500 	mov.w	r5, #0
 80006c4:	f04f 0100 	mov.w	r1, #0
 80006c8:	e750      	b.n	800056c <__adddf3+0x138>
 80006ca:	bf00      	nop

080006cc <__aeabi_i2d>:
 80006cc:	f090 0f00 	teq	r0, #0
 80006d0:	bf04      	itt	eq
 80006d2:	2100      	moveq	r1, #0
 80006d4:	4770      	bxeq	lr
 80006d6:	b530      	push	{r4, r5, lr}
 80006d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006e4:	bf48      	it	mi
 80006e6:	4240      	negmi	r0, r0
 80006e8:	f04f 0100 	mov.w	r1, #0
 80006ec:	e73e      	b.n	800056c <__adddf3+0x138>
 80006ee:	bf00      	nop

080006f0 <__aeabi_f2d>:
 80006f0:	0042      	lsls	r2, r0, #1
 80006f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006fe:	bf1f      	itttt	ne
 8000700:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000704:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000708:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800070c:	4770      	bxne	lr
 800070e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000712:	bf08      	it	eq
 8000714:	4770      	bxeq	lr
 8000716:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800071a:	bf04      	itt	eq
 800071c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000720:	4770      	bxeq	lr
 8000722:	b530      	push	{r4, r5, lr}
 8000724:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000728:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800072c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000730:	e71c      	b.n	800056c <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_ul2d>:
 8000734:	ea50 0201 	orrs.w	r2, r0, r1
 8000738:	bf08      	it	eq
 800073a:	4770      	bxeq	lr
 800073c:	b530      	push	{r4, r5, lr}
 800073e:	f04f 0500 	mov.w	r5, #0
 8000742:	e00a      	b.n	800075a <__aeabi_l2d+0x16>

08000744 <__aeabi_l2d>:
 8000744:	ea50 0201 	orrs.w	r2, r0, r1
 8000748:	bf08      	it	eq
 800074a:	4770      	bxeq	lr
 800074c:	b530      	push	{r4, r5, lr}
 800074e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000752:	d502      	bpl.n	800075a <__aeabi_l2d+0x16>
 8000754:	4240      	negs	r0, r0
 8000756:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800075e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000762:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000766:	f43f aed8 	beq.w	800051a <__adddf3+0xe6>
 800076a:	f04f 0203 	mov.w	r2, #3
 800076e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000772:	bf18      	it	ne
 8000774:	3203      	addne	r2, #3
 8000776:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077a:	bf18      	it	ne
 800077c:	3203      	addne	r2, #3
 800077e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000782:	f1c2 0320 	rsb	r3, r2, #32
 8000786:	fa00 fc03 	lsl.w	ip, r0, r3
 800078a:	fa20 f002 	lsr.w	r0, r0, r2
 800078e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000792:	ea40 000e 	orr.w	r0, r0, lr
 8000796:	fa21 f102 	lsr.w	r1, r1, r2
 800079a:	4414      	add	r4, r2
 800079c:	e6bd      	b.n	800051a <__adddf3+0xe6>
 800079e:	bf00      	nop

080007a0 <__aeabi_d2f>:
 80007a0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007a4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80007a8:	bf24      	itt	cs
 80007aa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007ae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007b2:	d90d      	bls.n	80007d0 <__aeabi_d2f+0x30>
 80007b4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007b8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007bc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007c0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80007c4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007c8:	bf08      	it	eq
 80007ca:	f020 0001 	biceq.w	r0, r0, #1
 80007ce:	4770      	bx	lr
 80007d0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80007d4:	d121      	bne.n	800081a <__aeabi_d2f+0x7a>
 80007d6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80007da:	bfbc      	itt	lt
 80007dc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80007e0:	4770      	bxlt	lr
 80007e2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007e6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007ea:	f1c2 0218 	rsb	r2, r2, #24
 80007ee:	f1c2 0c20 	rsb	ip, r2, #32
 80007f2:	fa10 f30c 	lsls.w	r3, r0, ip
 80007f6:	fa20 f002 	lsr.w	r0, r0, r2
 80007fa:	bf18      	it	ne
 80007fc:	f040 0001 	orrne.w	r0, r0, #1
 8000800:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000804:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000808:	fa03 fc0c 	lsl.w	ip, r3, ip
 800080c:	ea40 000c 	orr.w	r0, r0, ip
 8000810:	fa23 f302 	lsr.w	r3, r3, r2
 8000814:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000818:	e7cc      	b.n	80007b4 <__aeabi_d2f+0x14>
 800081a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800081e:	d107      	bne.n	8000830 <__aeabi_d2f+0x90>
 8000820:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000824:	bf1e      	ittt	ne
 8000826:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800082a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800082e:	4770      	bxne	lr
 8000830:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000834:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000838:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop

08000840 <__aeabi_uldivmod>:
 8000840:	b953      	cbnz	r3, 8000858 <__aeabi_uldivmod+0x18>
 8000842:	b94a      	cbnz	r2, 8000858 <__aeabi_uldivmod+0x18>
 8000844:	2900      	cmp	r1, #0
 8000846:	bf08      	it	eq
 8000848:	2800      	cmpeq	r0, #0
 800084a:	bf1c      	itt	ne
 800084c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000850:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000854:	f000 b970 	b.w	8000b38 <__aeabi_idiv0>
 8000858:	f1ad 0c08 	sub.w	ip, sp, #8
 800085c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000860:	f000 f806 	bl	8000870 <__udivmoddi4>
 8000864:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000868:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800086c:	b004      	add	sp, #16
 800086e:	4770      	bx	lr

08000870 <__udivmoddi4>:
 8000870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000874:	9e08      	ldr	r6, [sp, #32]
 8000876:	460d      	mov	r5, r1
 8000878:	4604      	mov	r4, r0
 800087a:	460f      	mov	r7, r1
 800087c:	2b00      	cmp	r3, #0
 800087e:	d14a      	bne.n	8000916 <__udivmoddi4+0xa6>
 8000880:	428a      	cmp	r2, r1
 8000882:	4694      	mov	ip, r2
 8000884:	d965      	bls.n	8000952 <__udivmoddi4+0xe2>
 8000886:	fab2 f382 	clz	r3, r2
 800088a:	b143      	cbz	r3, 800089e <__udivmoddi4+0x2e>
 800088c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000890:	f1c3 0220 	rsb	r2, r3, #32
 8000894:	409f      	lsls	r7, r3
 8000896:	fa20 f202 	lsr.w	r2, r0, r2
 800089a:	4317      	orrs	r7, r2
 800089c:	409c      	lsls	r4, r3
 800089e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80008a2:	fa1f f58c 	uxth.w	r5, ip
 80008a6:	fbb7 f1fe 	udiv	r1, r7, lr
 80008aa:	0c22      	lsrs	r2, r4, #16
 80008ac:	fb0e 7711 	mls	r7, lr, r1, r7
 80008b0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80008b4:	fb01 f005 	mul.w	r0, r1, r5
 80008b8:	4290      	cmp	r0, r2
 80008ba:	d90a      	bls.n	80008d2 <__udivmoddi4+0x62>
 80008bc:	eb1c 0202 	adds.w	r2, ip, r2
 80008c0:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 80008c4:	f080 811c 	bcs.w	8000b00 <__udivmoddi4+0x290>
 80008c8:	4290      	cmp	r0, r2
 80008ca:	f240 8119 	bls.w	8000b00 <__udivmoddi4+0x290>
 80008ce:	3902      	subs	r1, #2
 80008d0:	4462      	add	r2, ip
 80008d2:	1a12      	subs	r2, r2, r0
 80008d4:	b2a4      	uxth	r4, r4
 80008d6:	fbb2 f0fe 	udiv	r0, r2, lr
 80008da:	fb0e 2210 	mls	r2, lr, r0, r2
 80008de:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80008e2:	fb00 f505 	mul.w	r5, r0, r5
 80008e6:	42a5      	cmp	r5, r4
 80008e8:	d90a      	bls.n	8000900 <__udivmoddi4+0x90>
 80008ea:	eb1c 0404 	adds.w	r4, ip, r4
 80008ee:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80008f2:	f080 8107 	bcs.w	8000b04 <__udivmoddi4+0x294>
 80008f6:	42a5      	cmp	r5, r4
 80008f8:	f240 8104 	bls.w	8000b04 <__udivmoddi4+0x294>
 80008fc:	4464      	add	r4, ip
 80008fe:	3802      	subs	r0, #2
 8000900:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000904:	1b64      	subs	r4, r4, r5
 8000906:	2100      	movs	r1, #0
 8000908:	b11e      	cbz	r6, 8000912 <__udivmoddi4+0xa2>
 800090a:	40dc      	lsrs	r4, r3
 800090c:	2300      	movs	r3, #0
 800090e:	e9c6 4300 	strd	r4, r3, [r6]
 8000912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000916:	428b      	cmp	r3, r1
 8000918:	d908      	bls.n	800092c <__udivmoddi4+0xbc>
 800091a:	2e00      	cmp	r6, #0
 800091c:	f000 80ed 	beq.w	8000afa <__udivmoddi4+0x28a>
 8000920:	2100      	movs	r1, #0
 8000922:	e9c6 0500 	strd	r0, r5, [r6]
 8000926:	4608      	mov	r0, r1
 8000928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800092c:	fab3 f183 	clz	r1, r3
 8000930:	2900      	cmp	r1, #0
 8000932:	d149      	bne.n	80009c8 <__udivmoddi4+0x158>
 8000934:	42ab      	cmp	r3, r5
 8000936:	d302      	bcc.n	800093e <__udivmoddi4+0xce>
 8000938:	4282      	cmp	r2, r0
 800093a:	f200 80f8 	bhi.w	8000b2e <__udivmoddi4+0x2be>
 800093e:	1a84      	subs	r4, r0, r2
 8000940:	eb65 0203 	sbc.w	r2, r5, r3
 8000944:	2001      	movs	r0, #1
 8000946:	4617      	mov	r7, r2
 8000948:	2e00      	cmp	r6, #0
 800094a:	d0e2      	beq.n	8000912 <__udivmoddi4+0xa2>
 800094c:	e9c6 4700 	strd	r4, r7, [r6]
 8000950:	e7df      	b.n	8000912 <__udivmoddi4+0xa2>
 8000952:	b902      	cbnz	r2, 8000956 <__udivmoddi4+0xe6>
 8000954:	deff      	udf	#255	; 0xff
 8000956:	fab2 f382 	clz	r3, r2
 800095a:	2b00      	cmp	r3, #0
 800095c:	f040 8090 	bne.w	8000a80 <__udivmoddi4+0x210>
 8000960:	1a8a      	subs	r2, r1, r2
 8000962:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000966:	fa1f fe8c 	uxth.w	lr, ip
 800096a:	2101      	movs	r1, #1
 800096c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000970:	fb07 2015 	mls	r0, r7, r5, r2
 8000974:	0c22      	lsrs	r2, r4, #16
 8000976:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800097a:	fb0e f005 	mul.w	r0, lr, r5
 800097e:	4290      	cmp	r0, r2
 8000980:	d908      	bls.n	8000994 <__udivmoddi4+0x124>
 8000982:	eb1c 0202 	adds.w	r2, ip, r2
 8000986:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800098a:	d202      	bcs.n	8000992 <__udivmoddi4+0x122>
 800098c:	4290      	cmp	r0, r2
 800098e:	f200 80cb 	bhi.w	8000b28 <__udivmoddi4+0x2b8>
 8000992:	4645      	mov	r5, r8
 8000994:	1a12      	subs	r2, r2, r0
 8000996:	b2a4      	uxth	r4, r4
 8000998:	fbb2 f0f7 	udiv	r0, r2, r7
 800099c:	fb07 2210 	mls	r2, r7, r0, r2
 80009a0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80009a4:	fb0e fe00 	mul.w	lr, lr, r0
 80009a8:	45a6      	cmp	lr, r4
 80009aa:	d908      	bls.n	80009be <__udivmoddi4+0x14e>
 80009ac:	eb1c 0404 	adds.w	r4, ip, r4
 80009b0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80009b4:	d202      	bcs.n	80009bc <__udivmoddi4+0x14c>
 80009b6:	45a6      	cmp	lr, r4
 80009b8:	f200 80bb 	bhi.w	8000b32 <__udivmoddi4+0x2c2>
 80009bc:	4610      	mov	r0, r2
 80009be:	eba4 040e 	sub.w	r4, r4, lr
 80009c2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80009c6:	e79f      	b.n	8000908 <__udivmoddi4+0x98>
 80009c8:	f1c1 0720 	rsb	r7, r1, #32
 80009cc:	408b      	lsls	r3, r1
 80009ce:	fa22 fc07 	lsr.w	ip, r2, r7
 80009d2:	ea4c 0c03 	orr.w	ip, ip, r3
 80009d6:	fa05 f401 	lsl.w	r4, r5, r1
 80009da:	fa20 f307 	lsr.w	r3, r0, r7
 80009de:	40fd      	lsrs	r5, r7
 80009e0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80009e4:	4323      	orrs	r3, r4
 80009e6:	fbb5 f8f9 	udiv	r8, r5, r9
 80009ea:	fa1f fe8c 	uxth.w	lr, ip
 80009ee:	fb09 5518 	mls	r5, r9, r8, r5
 80009f2:	0c1c      	lsrs	r4, r3, #16
 80009f4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80009f8:	fb08 f50e 	mul.w	r5, r8, lr
 80009fc:	42a5      	cmp	r5, r4
 80009fe:	fa02 f201 	lsl.w	r2, r2, r1
 8000a02:	fa00 f001 	lsl.w	r0, r0, r1
 8000a06:	d90b      	bls.n	8000a20 <__udivmoddi4+0x1b0>
 8000a08:	eb1c 0404 	adds.w	r4, ip, r4
 8000a0c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000a10:	f080 8088 	bcs.w	8000b24 <__udivmoddi4+0x2b4>
 8000a14:	42a5      	cmp	r5, r4
 8000a16:	f240 8085 	bls.w	8000b24 <__udivmoddi4+0x2b4>
 8000a1a:	f1a8 0802 	sub.w	r8, r8, #2
 8000a1e:	4464      	add	r4, ip
 8000a20:	1b64      	subs	r4, r4, r5
 8000a22:	b29d      	uxth	r5, r3
 8000a24:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a28:	fb09 4413 	mls	r4, r9, r3, r4
 8000a2c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000a30:	fb03 fe0e 	mul.w	lr, r3, lr
 8000a34:	45a6      	cmp	lr, r4
 8000a36:	d908      	bls.n	8000a4a <__udivmoddi4+0x1da>
 8000a38:	eb1c 0404 	adds.w	r4, ip, r4
 8000a3c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000a40:	d26c      	bcs.n	8000b1c <__udivmoddi4+0x2ac>
 8000a42:	45a6      	cmp	lr, r4
 8000a44:	d96a      	bls.n	8000b1c <__udivmoddi4+0x2ac>
 8000a46:	3b02      	subs	r3, #2
 8000a48:	4464      	add	r4, ip
 8000a4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a4e:	fba3 9502 	umull	r9, r5, r3, r2
 8000a52:	eba4 040e 	sub.w	r4, r4, lr
 8000a56:	42ac      	cmp	r4, r5
 8000a58:	46c8      	mov	r8, r9
 8000a5a:	46ae      	mov	lr, r5
 8000a5c:	d356      	bcc.n	8000b0c <__udivmoddi4+0x29c>
 8000a5e:	d053      	beq.n	8000b08 <__udivmoddi4+0x298>
 8000a60:	b156      	cbz	r6, 8000a78 <__udivmoddi4+0x208>
 8000a62:	ebb0 0208 	subs.w	r2, r0, r8
 8000a66:	eb64 040e 	sbc.w	r4, r4, lr
 8000a6a:	fa04 f707 	lsl.w	r7, r4, r7
 8000a6e:	40ca      	lsrs	r2, r1
 8000a70:	40cc      	lsrs	r4, r1
 8000a72:	4317      	orrs	r7, r2
 8000a74:	e9c6 7400 	strd	r7, r4, [r6]
 8000a78:	4618      	mov	r0, r3
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a80:	f1c3 0120 	rsb	r1, r3, #32
 8000a84:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a88:	fa20 f201 	lsr.w	r2, r0, r1
 8000a8c:	fa25 f101 	lsr.w	r1, r5, r1
 8000a90:	409d      	lsls	r5, r3
 8000a92:	432a      	orrs	r2, r5
 8000a94:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a98:	fa1f fe8c 	uxth.w	lr, ip
 8000a9c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000aa0:	fb07 1510 	mls	r5, r7, r0, r1
 8000aa4:	0c11      	lsrs	r1, r2, #16
 8000aa6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000aaa:	fb00 f50e 	mul.w	r5, r0, lr
 8000aae:	428d      	cmp	r5, r1
 8000ab0:	fa04 f403 	lsl.w	r4, r4, r3
 8000ab4:	d908      	bls.n	8000ac8 <__udivmoddi4+0x258>
 8000ab6:	eb1c 0101 	adds.w	r1, ip, r1
 8000aba:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000abe:	d22f      	bcs.n	8000b20 <__udivmoddi4+0x2b0>
 8000ac0:	428d      	cmp	r5, r1
 8000ac2:	d92d      	bls.n	8000b20 <__udivmoddi4+0x2b0>
 8000ac4:	3802      	subs	r0, #2
 8000ac6:	4461      	add	r1, ip
 8000ac8:	1b49      	subs	r1, r1, r5
 8000aca:	b292      	uxth	r2, r2
 8000acc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ad0:	fb07 1115 	mls	r1, r7, r5, r1
 8000ad4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ad8:	fb05 f10e 	mul.w	r1, r5, lr
 8000adc:	4291      	cmp	r1, r2
 8000ade:	d908      	bls.n	8000af2 <__udivmoddi4+0x282>
 8000ae0:	eb1c 0202 	adds.w	r2, ip, r2
 8000ae4:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000ae8:	d216      	bcs.n	8000b18 <__udivmoddi4+0x2a8>
 8000aea:	4291      	cmp	r1, r2
 8000aec:	d914      	bls.n	8000b18 <__udivmoddi4+0x2a8>
 8000aee:	3d02      	subs	r5, #2
 8000af0:	4462      	add	r2, ip
 8000af2:	1a52      	subs	r2, r2, r1
 8000af4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000af8:	e738      	b.n	800096c <__udivmoddi4+0xfc>
 8000afa:	4631      	mov	r1, r6
 8000afc:	4630      	mov	r0, r6
 8000afe:	e708      	b.n	8000912 <__udivmoddi4+0xa2>
 8000b00:	4639      	mov	r1, r7
 8000b02:	e6e6      	b.n	80008d2 <__udivmoddi4+0x62>
 8000b04:	4610      	mov	r0, r2
 8000b06:	e6fb      	b.n	8000900 <__udivmoddi4+0x90>
 8000b08:	4548      	cmp	r0, r9
 8000b0a:	d2a9      	bcs.n	8000a60 <__udivmoddi4+0x1f0>
 8000b0c:	ebb9 0802 	subs.w	r8, r9, r2
 8000b10:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000b14:	3b01      	subs	r3, #1
 8000b16:	e7a3      	b.n	8000a60 <__udivmoddi4+0x1f0>
 8000b18:	4645      	mov	r5, r8
 8000b1a:	e7ea      	b.n	8000af2 <__udivmoddi4+0x282>
 8000b1c:	462b      	mov	r3, r5
 8000b1e:	e794      	b.n	8000a4a <__udivmoddi4+0x1da>
 8000b20:	4640      	mov	r0, r8
 8000b22:	e7d1      	b.n	8000ac8 <__udivmoddi4+0x258>
 8000b24:	46d0      	mov	r8, sl
 8000b26:	e77b      	b.n	8000a20 <__udivmoddi4+0x1b0>
 8000b28:	3d02      	subs	r5, #2
 8000b2a:	4462      	add	r2, ip
 8000b2c:	e732      	b.n	8000994 <__udivmoddi4+0x124>
 8000b2e:	4608      	mov	r0, r1
 8000b30:	e70a      	b.n	8000948 <__udivmoddi4+0xd8>
 8000b32:	4464      	add	r4, ip
 8000b34:	3802      	subs	r0, #2
 8000b36:	e742      	b.n	80009be <__udivmoddi4+0x14e>

08000b38 <__aeabi_idiv0>:
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <display_goto>:

extern AppSettings* cfg;
extern setting_t setting;

static inline void display_goto(MenuCtx *m, MenuFlag f)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
 8000b44:	460b      	mov	r3, r1
 8000b46:	70fb      	strb	r3, [r7, #3]
	m->flag = f;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	78fa      	ldrb	r2, [r7, #3]
 8000b4c:	701a      	strb	r2, [r3, #0]
	m->counter = 0;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2200      	movs	r2, #0
 8000b52:	605a      	str	r2, [r3, #4]
}
 8000b54:	bf00      	nop
 8000b56:	370c      	adds	r7, #12
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <display_set>:

static inline void display_set(MenuCtx *m, MenuFlag f, uint32_t c){
 8000b60:	b480      	push	{r7}
 8000b62:	b085      	sub	sp, #20
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	60f8      	str	r0, [r7, #12]
 8000b68:	460b      	mov	r3, r1
 8000b6a:	607a      	str	r2, [r7, #4]
 8000b6c:	72fb      	strb	r3, [r7, #11]
	m->flag = f;
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	7afa      	ldrb	r2, [r7, #11]
 8000b72:	701a      	strb	r2, [r3, #0]
	m->counter = c;
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	687a      	ldr	r2, [r7, #4]
 8000b78:	605a      	str	r2, [r3, #4]
}
 8000b7a:	bf00      	nop
 8000b7c:	3714      	adds	r7, #20
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
	...

08000b88 <button_handler_encoder1>:
/**
 * @brief  Handles menu switching operations of encoder 1 button.
 * @param[in,out] m  Menu context
 */
void button_handler_encoder1(MenuCtx *m, CookingCtx *c, Sens t)
{
 8000b88:	b082      	sub	sp, #8
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	b082      	sub	sp, #8
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	6078      	str	r0, [r7, #4]
 8000b92:	6039      	str	r1, [r7, #0]
 8000b94:	f107 0110 	add.w	r1, r7, #16
 8000b98:	e881 000c 	stmia.w	r1, {r2, r3}


	switch (m->flag) {
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	2b3d      	cmp	r3, #61	; 0x3d
 8000ba4:	f200 8780 	bhi.w	8001aa8 <button_handler_encoder1+0xf20>
 8000ba8:	a201      	add	r2, pc, #4	; (adr r2, 8000bb0 <button_handler_encoder1+0x28>)
 8000baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bae:	bf00      	nop
 8000bb0:	08000ca9 	.word	0x08000ca9
 8000bb4:	08000cd1 	.word	0x08000cd1
 8000bb8:	080016ab 	.word	0x080016ab
 8000bbc:	080019ed 	.word	0x080019ed
 8000bc0:	08001aa9 	.word	0x08001aa9
 8000bc4:	08001aa9 	.word	0x08001aa9
 8000bc8:	08001943 	.word	0x08001943
 8000bcc:	0800172f 	.word	0x0800172f
 8000bd0:	080017bd 	.word	0x080017bd
 8000bd4:	080017e1 	.word	0x080017e1
 8000bd8:	08001807 	.word	0x08001807
 8000bdc:	0800182d 	.word	0x0800182d
 8000be0:	08001aa9 	.word	0x08001aa9
 8000be4:	08001aa9 	.word	0x08001aa9
 8000be8:	08001aa9 	.word	0x08001aa9
 8000bec:	08001aa9 	.word	0x08001aa9
 8000bf0:	08001aa9 	.word	0x08001aa9
 8000bf4:	08001aa9 	.word	0x08001aa9
 8000bf8:	0800184b 	.word	0x0800184b
 8000bfc:	080018cd 	.word	0x080018cd
 8000c00:	080018e3 	.word	0x080018e3
 8000c04:	080018fb 	.word	0x080018fb
 8000c08:	08001913 	.word	0x08001913
 8000c0c:	0800192b 	.word	0x0800192b
 8000c10:	08000d15 	.word	0x08000d15
 8000c14:	08000dbf 	.word	0x08000dbf
 8000c18:	08000dd7 	.word	0x08000dd7
 8000c1c:	08000df1 	.word	0x08000df1
 8000c20:	08000e0b 	.word	0x08000e0b
 8000c24:	08000e25 	.word	0x08000e25
 8000c28:	08000fd9 	.word	0x08000fd9
 8000c2c:	08001061 	.word	0x08001061
 8000c30:	08001091 	.word	0x08001091
 8000c34:	080010c3 	.word	0x080010c3
 8000c38:	080010f5 	.word	0x080010f5
 8000c3c:	08001127 	.word	0x08001127
 8000c40:	08001159 	.word	0x08001159
 8000c44:	08001aa9 	.word	0x08001aa9
 8000c48:	0800118b 	.word	0x0800118b
 8000c4c:	080011e7 	.word	0x080011e7
 8000c50:	080011ff 	.word	0x080011ff
 8000c54:	08001219 	.word	0x08001219
 8000c58:	0800126b 	.word	0x0800126b
 8000c5c:	080012c3 	.word	0x080012c3
 8000c60:	080012d9 	.word	0x080012d9
 8000c64:	080012f1 	.word	0x080012f1
 8000c68:	08001341 	.word	0x08001341
 8000c6c:	0800139b 	.word	0x0800139b
 8000c70:	080013b1 	.word	0x080013b1
 8000c74:	080013c9 	.word	0x080013c9
 8000c78:	08001419 	.word	0x08001419
 8000c7c:	08001473 	.word	0x08001473
 8000c80:	08001489 	.word	0x08001489
 8000c84:	080014a1 	.word	0x080014a1
 8000c88:	080014f1 	.word	0x080014f1
 8000c8c:	0800154b 	.word	0x0800154b
 8000c90:	08001561 	.word	0x08001561
 8000c94:	08001579 	.word	0x08001579
 8000c98:	080015c9 	.word	0x080015c9
 8000c9c:	08001621 	.word	0x08001621
 8000ca0:	08001637 	.word	0x08001637
 8000ca4:	0800164f 	.word	0x0800164f
	case HOME:

		switch (m->counter) {
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d003      	beq.n	8000cb8 <button_handler_encoder1+0x130>
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d006      	beq.n	8000cc2 <button_handler_encoder1+0x13a>
			break;
		case 1:
			display_goto(m, SETTINGS);
			break;
		}
		break;
 8000cb4:	f000 beff 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
			display_goto(m, PROGRAMS);
 8000cb8:	2101      	movs	r1, #1
 8000cba:	6878      	ldr	r0, [r7, #4]
 8000cbc:	f7ff ff3e 	bl	8000b3c <display_goto>
			break;
 8000cc0:	e004      	b.n	8000ccc <button_handler_encoder1+0x144>
			display_goto(m, SETTINGS);
 8000cc2:	2102      	movs	r1, #2
 8000cc4:	6878      	ldr	r0, [r7, #4]
 8000cc6:	f7ff ff39 	bl	8000b3c <display_goto>
			break;
 8000cca:	bf00      	nop
		break;
 8000ccc:	f000 bef3 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS:
		switch (m->counter) {
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	2b03      	cmp	r3, #3
 8000cd6:	f200 86e9 	bhi.w	8001aac <button_handler_encoder1+0xf24>
 8000cda:	a201      	add	r2, pc, #4	; (adr r2, 8000ce0 <button_handler_encoder1+0x158>)
 8000cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ce0:	08000cf1 	.word	0x08000cf1
 8000ce4:	08000cfb 	.word	0x08000cfb
 8000ce8:	08000d0f 	.word	0x08000d0f
 8000cec:	08000d05 	.word	0x08000d05
		case 0:
			display_goto(m, PROGRAMS_FASTSTART);
 8000cf0:	2118      	movs	r1, #24
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	f7ff ff22 	bl	8000b3c <display_goto>
			break;
 8000cf8:	e00a      	b.n	8000d10 <button_handler_encoder1+0x188>
		case 1:
			display_goto(m, PROGRAMS_ADVTEMPCTRL);
 8000cfa:	211d      	movs	r1, #29
 8000cfc:	6878      	ldr	r0, [r7, #4]
 8000cfe:	f7ff ff1d 	bl	8000b3c <display_goto>
			break;
 8000d02:	e005      	b.n	8000d10 <button_handler_encoder1+0x188>
		case 2:
			break;
		case 3:
			display_goto(m, HOME);
 8000d04:	2100      	movs	r1, #0
 8000d06:	6878      	ldr	r0, [r7, #4]
 8000d08:	f7ff ff18 	bl	8000b3c <display_goto>
			break;
 8000d0c:	e000      	b.n	8000d10 <button_handler_encoder1+0x188>
			break;
 8000d0e:	bf00      	nop
		}
		break;
 8000d10:	f000 becc 	b.w	8001aac <button_handler_encoder1+0xf24>
	case PROGRAMS_FASTSTART:
		switch(m->counter){
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	2b05      	cmp	r3, #5
 8000d1a:	d84d      	bhi.n	8000db8 <button_handler_encoder1+0x230>
 8000d1c:	a201      	add	r2, pc, #4	; (adr r2, 8000d24 <button_handler_encoder1+0x19c>)
 8000d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d22:	bf00      	nop
 8000d24:	08000d3d 	.word	0x08000d3d
 8000d28:	08000d49 	.word	0x08000d49
 8000d2c:	08000d55 	.word	0x08000d55
 8000d30:	08000d61 	.word	0x08000d61
 8000d34:	08000d6d 	.word	0x08000d6d
 8000d38:	08000daf 	.word	0x08000daf
		case 0:
			display_set(m, PROGRAMS_FASTSTART_TEMP, 100);
 8000d3c:	2264      	movs	r2, #100	; 0x64
 8000d3e:	2119      	movs	r1, #25
 8000d40:	6878      	ldr	r0, [r7, #4]
 8000d42:	f7ff ff0d 	bl	8000b60 <display_set>
			break;
 8000d46:	e038      	b.n	8000dba <button_handler_encoder1+0x232>
		case 1:
			display_set(m, PROGRAMS_FASTSTART_RISETIME, 10);
 8000d48:	220a      	movs	r2, #10
 8000d4a:	211a      	movs	r1, #26
 8000d4c:	6878      	ldr	r0, [r7, #4]
 8000d4e:	f7ff ff07 	bl	8000b60 <display_set>
			break;
 8000d52:	e032      	b.n	8000dba <button_handler_encoder1+0x232>
		case 2:
			display_set(m, PROGRAMS_FASTSTART_FALLTIME, 10);
 8000d54:	220a      	movs	r2, #10
 8000d56:	211b      	movs	r1, #27
 8000d58:	6878      	ldr	r0, [r7, #4]
 8000d5a:	f7ff ff01 	bl	8000b60 <display_set>
			break;
 8000d5e:	e02c      	b.n	8000dba <button_handler_encoder1+0x232>
		case 3:
			display_set(m, PROGRAMS_FASTSTART_DURATION, 30);
 8000d60:	221e      	movs	r2, #30
 8000d62:	211c      	movs	r1, #28
 8000d64:	6878      	ldr	r0, [r7, #4]
 8000d66:	f7ff fefb 	bl	8000b60 <display_set>
			break;
 8000d6a:	e026      	b.n	8000dba <button_handler_encoder1+0x232>
		case 4:
			display_goto(m, PROGRAMS_ADVTEMPCTRL_GENERATE);
 8000d6c:	2125      	movs	r1, #37	; 0x25
 8000d6e:	6878      	ldr	r0, [r7, #4]
 8000d70:	f7ff fee4 	bl	8000b3c <display_goto>
			c->stage1->state = FALSE;
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	689b      	ldr	r3, [r3, #8]
 8000d78:	2200      	movs	r2, #0
 8000d7a:	715a      	strb	r2, [r3, #5]
			c->stage2->state = FALSE;
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	68db      	ldr	r3, [r3, #12]
 8000d80:	2200      	movs	r2, #0
 8000d82:	715a      	strb	r2, [r3, #5]
			c->stage3->state = FALSE;
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	691b      	ldr	r3, [r3, #16]
 8000d88:	2200      	movs	r2, #0
 8000d8a:	715a      	strb	r2, [r3, #5]
			c->stage4->state = FALSE;
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	695b      	ldr	r3, [r3, #20]
 8000d90:	2200      	movs	r2, #0
 8000d92:	715a      	strb	r2, [r3, #5]
			c->stage5->state = FALSE;
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	2200      	movs	r2, #0
 8000d9a:	715a      	strb	r2, [r3, #5]
			c->stage6->state = FALSE;
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	69db      	ldr	r3, [r3, #28]
 8000da0:	2200      	movs	r2, #0
 8000da2:	715a      	strb	r2, [r3, #5]
			c->faststart->state = TRUE;
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	6a1b      	ldr	r3, [r3, #32]
 8000da8:	2201      	movs	r2, #1
 8000daa:	715a      	strb	r2, [r3, #5]
			break;
 8000dac:	e005      	b.n	8000dba <button_handler_encoder1+0x232>
		case 5:
			display_goto(m, PROGRAMS);
 8000dae:	2101      	movs	r1, #1
 8000db0:	6878      	ldr	r0, [r7, #4]
 8000db2:	f7ff fec3 	bl	8000b3c <display_goto>
			break;
 8000db6:	e000      	b.n	8000dba <button_handler_encoder1+0x232>
		default:
			break;
 8000db8:	bf00      	nop
		}
		break;
 8000dba:	f000 be7c 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_FASTSTART_TEMP:
		c->faststart->temperature = m->counter;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	685a      	ldr	r2, [r3, #4]
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	6a1b      	ldr	r3, [r3, #32]
 8000dc6:	b292      	uxth	r2, r2
 8000dc8:	801a      	strh	r2, [r3, #0]
		display_goto(m, PROGRAMS_FASTSTART);
 8000dca:	2118      	movs	r1, #24
 8000dcc:	6878      	ldr	r0, [r7, #4]
 8000dce:	f7ff feb5 	bl	8000b3c <display_goto>
		break;
 8000dd2:	f000 be70 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_FASTSTART_RISETIME:
		c->faststart->changePeriod = m->counter;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	685a      	ldr	r2, [r3, #4]
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	6a1b      	ldr	r3, [r3, #32]
 8000dde:	b292      	uxth	r2, r2
 8000de0:	80da      	strh	r2, [r3, #6]
		display_set(m, PROGRAMS_FASTSTART, 1);
 8000de2:	2201      	movs	r2, #1
 8000de4:	2118      	movs	r1, #24
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f7ff feba 	bl	8000b60 <display_set>
		break;
 8000dec:	f000 be63 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_FASTSTART_FALLTIME:
		c->faststart->fallTime = m->counter;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	685a      	ldr	r2, [r3, #4]
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	6a1b      	ldr	r3, [r3, #32]
 8000df8:	b2d2      	uxtb	r2, r2
 8000dfa:	725a      	strb	r2, [r3, #9]
		display_set(m, PROGRAMS_FASTSTART, 2);
 8000dfc:	2202      	movs	r2, #2
 8000dfe:	2118      	movs	r1, #24
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f7ff fead 	bl	8000b60 <display_set>
		break;
 8000e06:	f000 be56 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_FASTSTART_DURATION:
		c->faststart->duration = m->counter;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	685a      	ldr	r2, [r3, #4]
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	6a1b      	ldr	r3, [r3, #32]
 8000e12:	b292      	uxth	r2, r2
 8000e14:	805a      	strh	r2, [r3, #2]
		display_set(m, PROGRAMS_FASTSTART, 3);
 8000e16:	2203      	movs	r2, #3
 8000e18:	2118      	movs	r1, #24
 8000e1a:	6878      	ldr	r0, [r7, #4]
 8000e1c:	f7ff fea0 	bl	8000b60 <display_set>
		break;
 8000e20:	f000 be49 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL:
		c->faststart->state = FALSE;
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	6a1b      	ldr	r3, [r3, #32]
 8000e28:	2200      	movs	r2, #0
 8000e2a:	715a      	strb	r2, [r3, #5]
		switch (m->counter) {
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	2b08      	cmp	r3, #8
 8000e32:	f200 80cb 	bhi.w	8000fcc <button_handler_encoder1+0x444>
 8000e36:	a201      	add	r2, pc, #4	; (adr r2, 8000e3c <button_handler_encoder1+0x2b4>)
 8000e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e3c:	08000e61 	.word	0x08000e61
 8000e40:	08000e6f 	.word	0x08000e6f
 8000e44:	08000e8b 	.word	0x08000e8b
 8000e48:	08000ebf 	.word	0x08000ebf
 8000e4c:	08000ef3 	.word	0x08000ef3
 8000e50:	08000f27 	.word	0x08000f27
 8000e54:	08000f5b 	.word	0x08000f5b
 8000e58:	08000f8f 	.word	0x08000f8f
 8000e5c:	08000fc3 	.word	0x08000fc3
		case 0:
			m->flag = PROGRAMS_ADVTEMPCTRL_RISINGTIME;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	221e      	movs	r2, #30
 8000e64:	701a      	strb	r2, [r3, #0]
			m->counter = 0;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2200      	movs	r2, #0
 8000e6a:	605a      	str	r2, [r3, #4]
			break;
 8000e6c:	e0b2      	b.n	8000fd4 <button_handler_encoder1+0x44c>
		case 1:
			if (c->generated == TRUE) {
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	f040 80ac 	bne.w	8000fd2 <button_handler_encoder1+0x44a>
				c->flag = STAGE_1;
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	701a      	strb	r2, [r3, #0]
				display_goto(m, COOKING);
 8000e80:	2103      	movs	r1, #3
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	f7ff fe5a 	bl	8000b3c <display_goto>
			}
			break;
 8000e88:	e0a3      	b.n	8000fd2 <button_handler_encoder1+0x44a>
		case 2:
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T1);
 8000e8a:	2126      	movs	r1, #38	; 0x26
 8000e8c:	6878      	ldr	r0, [r7, #4]
 8000e8e:	f7ff fe55 	bl	8000b3c <display_goto>
			c->stage1->state = FALSE;
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	689b      	ldr	r3, [r3, #8]
 8000e96:	2200      	movs	r2, #0
 8000e98:	715a      	strb	r2, [r3, #5]
			c->stage1->changePeriod = 0;
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	80da      	strh	r2, [r3, #6]
			c->stage1->duration = 0;
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	689b      	ldr	r3, [r3, #8]
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	805a      	strh	r2, [r3, #2]
			c->stage1->temperature = 0;
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	689b      	ldr	r3, [r3, #8]
 8000eae:	2200      	movs	r2, #0
 8000eb0:	801a      	strh	r2, [r3, #0]
			c->stage1->totalDuration = 0;
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	689b      	ldr	r3, [r3, #8]
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
			break;
 8000ebc:	e08a      	b.n	8000fd4 <button_handler_encoder1+0x44c>
		case 3:
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T2);
 8000ebe:	212a      	movs	r1, #42	; 0x2a
 8000ec0:	6878      	ldr	r0, [r7, #4]
 8000ec2:	f7ff fe3b 	bl	8000b3c <display_goto>
			c->stage2->state = FALSE;
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	68db      	ldr	r3, [r3, #12]
 8000eca:	2200      	movs	r2, #0
 8000ecc:	715a      	strb	r2, [r3, #5]
			c->stage2->changePeriod = 0;
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	68db      	ldr	r3, [r3, #12]
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	80da      	strh	r2, [r3, #6]
			c->stage2->duration = 0;
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	68db      	ldr	r3, [r3, #12]
 8000eda:	2200      	movs	r2, #0
 8000edc:	805a      	strh	r2, [r3, #2]
			c->stage2->temperature = 0;
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	68db      	ldr	r3, [r3, #12]
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	801a      	strh	r2, [r3, #0]
			c->stage2->totalDuration = 0;
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	68db      	ldr	r3, [r3, #12]
 8000eea:	2200      	movs	r2, #0
 8000eec:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
			break;
 8000ef0:	e070      	b.n	8000fd4 <button_handler_encoder1+0x44c>
		case 4:
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T3);
 8000ef2:	212e      	movs	r1, #46	; 0x2e
 8000ef4:	6878      	ldr	r0, [r7, #4]
 8000ef6:	f7ff fe21 	bl	8000b3c <display_goto>
			c->stage3->state = FALSE;
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	691b      	ldr	r3, [r3, #16]
 8000efe:	2200      	movs	r2, #0
 8000f00:	715a      	strb	r2, [r3, #5]
			c->stage3->changePeriod = 0;
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	691b      	ldr	r3, [r3, #16]
 8000f06:	2200      	movs	r2, #0
 8000f08:	80da      	strh	r2, [r3, #6]
			c->stage3->duration = 0;
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	691b      	ldr	r3, [r3, #16]
 8000f0e:	2200      	movs	r2, #0
 8000f10:	805a      	strh	r2, [r3, #2]
			c->stage3->temperature = 0;
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	691b      	ldr	r3, [r3, #16]
 8000f16:	2200      	movs	r2, #0
 8000f18:	801a      	strh	r2, [r3, #0]
			c->stage3->totalDuration = 0;
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	691b      	ldr	r3, [r3, #16]
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
			break;
 8000f24:	e056      	b.n	8000fd4 <button_handler_encoder1+0x44c>
		case 5:
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T4);
 8000f26:	2132      	movs	r1, #50	; 0x32
 8000f28:	6878      	ldr	r0, [r7, #4]
 8000f2a:	f7ff fe07 	bl	8000b3c <display_goto>
			c->stage4->state = FALSE;
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	695b      	ldr	r3, [r3, #20]
 8000f32:	2200      	movs	r2, #0
 8000f34:	715a      	strb	r2, [r3, #5]
			c->stage4->changePeriod = 0;
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	695b      	ldr	r3, [r3, #20]
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	80da      	strh	r2, [r3, #6]
			c->stage4->duration = 0;
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	695b      	ldr	r3, [r3, #20]
 8000f42:	2200      	movs	r2, #0
 8000f44:	805a      	strh	r2, [r3, #2]
			c->stage4->temperature = 0;
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	695b      	ldr	r3, [r3, #20]
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	801a      	strh	r2, [r3, #0]
			c->stage4->totalDuration = 0;
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	695b      	ldr	r3, [r3, #20]
 8000f52:	2200      	movs	r2, #0
 8000f54:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
			break;
 8000f58:	e03c      	b.n	8000fd4 <button_handler_encoder1+0x44c>
		case 6:
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T5);
 8000f5a:	2136      	movs	r1, #54	; 0x36
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f7ff fded 	bl	8000b3c <display_goto>
			c->stage5->state = FALSE;
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	699b      	ldr	r3, [r3, #24]
 8000f66:	2200      	movs	r2, #0
 8000f68:	715a      	strb	r2, [r3, #5]
			c->stage5->changePeriod = 0;
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	699b      	ldr	r3, [r3, #24]
 8000f6e:	2200      	movs	r2, #0
 8000f70:	80da      	strh	r2, [r3, #6]
			c->stage5->duration = 0;
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	699b      	ldr	r3, [r3, #24]
 8000f76:	2200      	movs	r2, #0
 8000f78:	805a      	strh	r2, [r3, #2]
			c->stage5->temperature = 0;
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	699b      	ldr	r3, [r3, #24]
 8000f7e:	2200      	movs	r2, #0
 8000f80:	801a      	strh	r2, [r3, #0]
			c->stage5->totalDuration = 0;
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	2200      	movs	r2, #0
 8000f88:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
			break;
 8000f8c:	e022      	b.n	8000fd4 <button_handler_encoder1+0x44c>
		case 7:
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T6);
 8000f8e:	213a      	movs	r1, #58	; 0x3a
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f7ff fdd3 	bl	8000b3c <display_goto>
			c->stage6->state = FALSE;
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	69db      	ldr	r3, [r3, #28]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	715a      	strb	r2, [r3, #5]
			c->stage6->changePeriod = 0;
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	69db      	ldr	r3, [r3, #28]
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	80da      	strh	r2, [r3, #6]
			c->stage6->duration = 0;
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	69db      	ldr	r3, [r3, #28]
 8000faa:	2200      	movs	r2, #0
 8000fac:	805a      	strh	r2, [r3, #2]
			c->stage6->temperature = 0;
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	69db      	ldr	r3, [r3, #28]
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	801a      	strh	r2, [r3, #0]
			c->stage6->totalDuration = 0;
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	69db      	ldr	r3, [r3, #28]
 8000fba:	2200      	movs	r2, #0
 8000fbc:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
			break;
 8000fc0:	e008      	b.n	8000fd4 <button_handler_encoder1+0x44c>
		case 8:
			display_goto(m, HOME);
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f7ff fdb9 	bl	8000b3c <display_goto>
			break;
 8000fca:	e003      	b.n	8000fd4 <button_handler_encoder1+0x44c>
		default:
			break;
 8000fcc:	bf00      	nop
 8000fce:	f000 bd72 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
			break;
 8000fd2:	bf00      	nop
		}
		break;
 8000fd4:	f000 bd6f 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_RISINGTIME:
		switch (m->counter) {
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	2b08      	cmp	r3, #8
 8000fde:	f200 8567 	bhi.w	8001ab0 <button_handler_encoder1+0xf28>
 8000fe2:	a201      	add	r2, pc, #4	; (adr r2, 8000fe8 <button_handler_encoder1+0x460>)
 8000fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe8:	0800100d 	.word	0x0800100d
 8000fec:	08001017 	.word	0x08001017
 8000ff0:	08001021 	.word	0x08001021
 8000ff4:	0800102b 	.word	0x0800102b
 8000ff8:	08001035 	.word	0x08001035
 8000ffc:	0800103f 	.word	0x0800103f
 8001000:	08001ab1 	.word	0x08001ab1
 8001004:	08001049 	.word	0x08001049
 8001008:	08001053 	.word	0x08001053
		case 0:
			display_goto(m, PROGRAMS_ADVTEMPCTRL_RISINGTIME_S1);
 800100c:	211f      	movs	r1, #31
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f7ff fd94 	bl	8000b3c <display_goto>
			break;
 8001014:	e022      	b.n	800105c <button_handler_encoder1+0x4d4>
		case 1:
			display_goto(m, PROGRAMS_ADVTEMPCTRL_RISINGTIME_S2);
 8001016:	2120      	movs	r1, #32
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f7ff fd8f 	bl	8000b3c <display_goto>
			break;
 800101e:	e01d      	b.n	800105c <button_handler_encoder1+0x4d4>
		case 2:
			display_goto(m, PROGRAMS_ADVTEMPCTRL_RISINGTIME_S3);
 8001020:	2121      	movs	r1, #33	; 0x21
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f7ff fd8a 	bl	8000b3c <display_goto>
			break;
 8001028:	e018      	b.n	800105c <button_handler_encoder1+0x4d4>
		case 3:
			display_goto(m, PROGRAMS_ADVTEMPCTRL_RISINGTIME_S4);
 800102a:	2122      	movs	r1, #34	; 0x22
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f7ff fd85 	bl	8000b3c <display_goto>
			break;
 8001032:	e013      	b.n	800105c <button_handler_encoder1+0x4d4>
		case 4:
			display_goto(m, PROGRAMS_ADVTEMPCTRL_RISINGTIME_S5);
 8001034:	2123      	movs	r1, #35	; 0x23
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f7ff fd80 	bl	8000b3c <display_goto>
			break;
 800103c:	e00e      	b.n	800105c <button_handler_encoder1+0x4d4>
		case 5:
			display_goto(m, PROGRAMS_ADVTEMPCTRL_RISINGTIME_S6);
 800103e:	2124      	movs	r1, #36	; 0x24
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f7ff fd7b 	bl	8000b3c <display_goto>
			break;
 8001046:	e009      	b.n	800105c <button_handler_encoder1+0x4d4>
		case 7:
			display_goto(m, PROGRAMS_ADVTEMPCTRL_GENERATE);
 8001048:	2125      	movs	r1, #37	; 0x25
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f7ff fd76 	bl	8000b3c <display_goto>
			break;
 8001050:	e004      	b.n	800105c <button_handler_encoder1+0x4d4>
		case 8:
			display_goto(m, PROGRAMS_ADVTEMPCTRL);
 8001052:	211d      	movs	r1, #29
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	f7ff fd71 	bl	8000b3c <display_goto>
			break;
 800105a:	bf00      	nop
		}
		break;
 800105c:	f000 bd28 	b.w	8001ab0 <button_handler_encoder1+0xf28>
	case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S1:
		c->stage1->changePeriod = m->counter;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	685a      	ldr	r2, [r3, #4]
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	689b      	ldr	r3, [r3, #8]
 8001068:	b292      	uxth	r2, r2
 800106a:	80da      	strh	r2, [r3, #6]
		c->stage1->totalDuration = c->stage1->changePeriod + c->stage1->duration;
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	689b      	ldr	r3, [r3, #8]
 8001070:	88d9      	ldrh	r1, [r3, #6]
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	689b      	ldr	r3, [r3, #8]
 8001076:	885a      	ldrh	r2, [r3, #2]
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	440a      	add	r2, r1
 800107e:	b292      	uxth	r2, r2
 8001080:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
		display_goto(m, PROGRAMS_ADVTEMPCTRL_RISINGTIME);
 8001084:	211e      	movs	r1, #30
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	f7ff fd58 	bl	8000b3c <display_goto>
		break;
 800108c:	f000 bd13 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S2:
		c->stage2->changePeriod = m->counter;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	685a      	ldr	r2, [r3, #4]
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	b292      	uxth	r2, r2
 800109a:	80da      	strh	r2, [r3, #6]
		c->stage2->totalDuration = c->stage2->changePeriod + c->stage2->duration;
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	68db      	ldr	r3, [r3, #12]
 80010a0:	88d9      	ldrh	r1, [r3, #6]
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	885a      	ldrh	r2, [r3, #2]
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	440a      	add	r2, r1
 80010ae:	b292      	uxth	r2, r2
 80010b0:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
		display_set(m, PROGRAMS_ADVTEMPCTRL_RISINGTIME, 1);
 80010b4:	2201      	movs	r2, #1
 80010b6:	211e      	movs	r1, #30
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f7ff fd51 	bl	8000b60 <display_set>
		break;
 80010be:	f000 bcfa 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S3:
		c->stage3->changePeriod = m->counter;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	685a      	ldr	r2, [r3, #4]
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	691b      	ldr	r3, [r3, #16]
 80010ca:	b292      	uxth	r2, r2
 80010cc:	80da      	strh	r2, [r3, #6]
		c->stage3->totalDuration = c->stage3->changePeriod + c->stage3->duration;
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	691b      	ldr	r3, [r3, #16]
 80010d2:	88d9      	ldrh	r1, [r3, #6]
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	691b      	ldr	r3, [r3, #16]
 80010d8:	885a      	ldrh	r2, [r3, #2]
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	691b      	ldr	r3, [r3, #16]
 80010de:	440a      	add	r2, r1
 80010e0:	b292      	uxth	r2, r2
 80010e2:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
		display_set(m, PROGRAMS_ADVTEMPCTRL_RISINGTIME, 2);
 80010e6:	2202      	movs	r2, #2
 80010e8:	211e      	movs	r1, #30
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f7ff fd38 	bl	8000b60 <display_set>
		break;
 80010f0:	f000 bce1 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S4:
		c->stage4->changePeriod = m->counter;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	685a      	ldr	r2, [r3, #4]
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	695b      	ldr	r3, [r3, #20]
 80010fc:	b292      	uxth	r2, r2
 80010fe:	80da      	strh	r2, [r3, #6]
		c->stage4->totalDuration = c->stage4->changePeriod + c->stage4->duration;
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	695b      	ldr	r3, [r3, #20]
 8001104:	88d9      	ldrh	r1, [r3, #6]
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	695b      	ldr	r3, [r3, #20]
 800110a:	885a      	ldrh	r2, [r3, #2]
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	440a      	add	r2, r1
 8001112:	b292      	uxth	r2, r2
 8001114:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
		display_set(m, PROGRAMS_ADVTEMPCTRL_RISINGTIME, 3);
 8001118:	2203      	movs	r2, #3
 800111a:	211e      	movs	r1, #30
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff fd1f 	bl	8000b60 <display_set>
		break;
 8001122:	f000 bcc8 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S5:
		c->stage5->changePeriod = m->counter;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	685a      	ldr	r2, [r3, #4]
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	699b      	ldr	r3, [r3, #24]
 800112e:	b292      	uxth	r2, r2
 8001130:	80da      	strh	r2, [r3, #6]
		c->stage5->totalDuration = c->stage5->changePeriod + c->stage5->duration;
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	699b      	ldr	r3, [r3, #24]
 8001136:	88d9      	ldrh	r1, [r3, #6]
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	699b      	ldr	r3, [r3, #24]
 800113c:	885a      	ldrh	r2, [r3, #2]
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	699b      	ldr	r3, [r3, #24]
 8001142:	440a      	add	r2, r1
 8001144:	b292      	uxth	r2, r2
 8001146:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
		display_set(m, PROGRAMS_ADVTEMPCTRL_RISINGTIME, 4);
 800114a:	2204      	movs	r2, #4
 800114c:	211e      	movs	r1, #30
 800114e:	6878      	ldr	r0, [r7, #4]
 8001150:	f7ff fd06 	bl	8000b60 <display_set>
		break;
 8001154:	f000 bcaf 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S6:
		c->stage6->changePeriod = m->counter;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	685a      	ldr	r2, [r3, #4]
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	69db      	ldr	r3, [r3, #28]
 8001160:	b292      	uxth	r2, r2
 8001162:	80da      	strh	r2, [r3, #6]
		c->stage6->totalDuration = c->stage6->changePeriod + c->stage6->duration;
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	69db      	ldr	r3, [r3, #28]
 8001168:	88d9      	ldrh	r1, [r3, #6]
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	69db      	ldr	r3, [r3, #28]
 800116e:	885a      	ldrh	r2, [r3, #2]
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	69db      	ldr	r3, [r3, #28]
 8001174:	440a      	add	r2, r1
 8001176:	b292      	uxth	r2, r2
 8001178:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
		display_set(m, PROGRAMS_ADVTEMPCTRL_RISINGTIME, 5);
 800117c:	2205      	movs	r2, #5
 800117e:	211e      	movs	r1, #30
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	f7ff fced 	bl	8000b60 <display_set>
		break;
 8001186:	f000 bc96 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T1:
		switch (m->counter) {
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	2b03      	cmp	r3, #3
 8001190:	d826      	bhi.n	80011e0 <button_handler_encoder1+0x658>
 8001192:	a201      	add	r2, pc, #4	; (adr r2, 8001198 <button_handler_encoder1+0x610>)
 8001194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001198:	080011a9 	.word	0x080011a9
 800119c:	080011b5 	.word	0x080011b5
 80011a0:	080011c1 	.word	0x080011c1
 80011a4:	080011d5 	.word	0x080011d5
		case 0:
			display_set(m, PROGRAMS_ADVTEMPCTRL_T1_TEMP, 90);
 80011a8:	225a      	movs	r2, #90	; 0x5a
 80011aa:	2127      	movs	r1, #39	; 0x27
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f7ff fcd7 	bl	8000b60 <display_set>
			break;
 80011b2:	e016      	b.n	80011e2 <button_handler_encoder1+0x65a>
		case 1:
			display_set(m, PROGRAMS_ADVTEMPCTRL_T1_DUR, 60);
 80011b4:	223c      	movs	r2, #60	; 0x3c
 80011b6:	2128      	movs	r1, #40	; 0x28
 80011b8:	6878      	ldr	r0, [r7, #4]
 80011ba:	f7ff fcd1 	bl	8000b60 <display_set>
			break;
 80011be:	e010      	b.n	80011e2 <button_handler_encoder1+0x65a>
		case 2:
			c->stage1->state = TRUE;
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	2201      	movs	r2, #1
 80011c6:	715a      	strb	r2, [r3, #5]
			display_set(m, PROGRAMS_ADVTEMPCTRL_T1_SETRESET, 0);
 80011c8:	2200      	movs	r2, #0
 80011ca:	2129      	movs	r1, #41	; 0x29
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff fcc7 	bl	8000b60 <display_set>
			break;
 80011d2:	e006      	b.n	80011e2 <button_handler_encoder1+0x65a>
		case 3:
			display_set(m, PROGRAMS_ADVTEMPCTRL, 2);
 80011d4:	2202      	movs	r2, #2
 80011d6:	211d      	movs	r1, #29
 80011d8:	6878      	ldr	r0, [r7, #4]
 80011da:	f7ff fcc1 	bl	8000b60 <display_set>
			break;
 80011de:	e000      	b.n	80011e2 <button_handler_encoder1+0x65a>
		default:
			break;
 80011e0:	bf00      	nop
		}
		break;
 80011e2:	f000 bc68 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T1_TEMP:
		c->stage1->temperature = m->counter;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	685a      	ldr	r2, [r3, #4]
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	b292      	uxth	r2, r2
 80011f0:	801a      	strh	r2, [r3, #0]
		display_goto(m, PROGRAMS_ADVTEMPCTRL_T1);
 80011f2:	2126      	movs	r1, #38	; 0x26
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f7ff fca1 	bl	8000b3c <display_goto>
		break;
 80011fa:	f000 bc5c 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T1_DUR:
		c->stage1->duration = m->counter;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	685a      	ldr	r2, [r3, #4]
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	b292      	uxth	r2, r2
 8001208:	805a      	strh	r2, [r3, #2]
		display_set(m, PROGRAMS_ADVTEMPCTRL_T1, 1);
 800120a:	2201      	movs	r2, #1
 800120c:	2126      	movs	r1, #38	; 0x26
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	f7ff fca6 	bl	8000b60 <display_set>
		break;
 8001214:	f000 bc4f 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T1_SETRESET:
		switch (m->counter) {
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d002      	beq.n	8001226 <button_handler_encoder1+0x69e>
 8001220:	2b01      	cmp	r3, #1
 8001222:	d01a      	beq.n	800125a <button_handler_encoder1+0x6d2>
			break;
		case 1:
			display_set(m, PROGRAMS_ADVTEMPCTRL, 2);
			break;
		default:
			break;
 8001224:	e01f      	b.n	8001266 <button_handler_encoder1+0x6de>
			c->stage1->changePeriod = 0;
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	2200      	movs	r2, #0
 800122c:	80da      	strh	r2, [r3, #6]
			c->stage1->duration = 0;
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	2200      	movs	r2, #0
 8001234:	805a      	strh	r2, [r3, #2]
			c->stage1->state = 0;
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	2200      	movs	r2, #0
 800123c:	715a      	strb	r2, [r3, #5]
			c->stage1->temperature = 0;
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	2200      	movs	r2, #0
 8001244:	801a      	strh	r2, [r3, #0]
			c->stage1->totalDuration = 0;
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	2200      	movs	r2, #0
 800124c:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T1);
 8001250:	2126      	movs	r1, #38	; 0x26
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f7ff fc72 	bl	8000b3c <display_goto>
			break;
 8001258:	e005      	b.n	8001266 <button_handler_encoder1+0x6de>
			display_set(m, PROGRAMS_ADVTEMPCTRL, 2);
 800125a:	2202      	movs	r2, #2
 800125c:	211d      	movs	r1, #29
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f7ff fc7e 	bl	8000b60 <display_set>
			break;
 8001264:	bf00      	nop
		}
		break;
 8001266:	f000 bc26 	b.w	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T2:
		switch (m->counter) {
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	2b03      	cmp	r3, #3
 8001270:	d825      	bhi.n	80012be <button_handler_encoder1+0x736>
 8001272:	a201      	add	r2, pc, #4	; (adr r2, 8001278 <button_handler_encoder1+0x6f0>)
 8001274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001278:	08001289 	.word	0x08001289
 800127c:	08001295 	.word	0x08001295
 8001280:	080012a1 	.word	0x080012a1
 8001284:	080012b3 	.word	0x080012b3
		case 0:
			display_set(m, PROGRAMS_ADVTEMPCTRL_T2_TEMP, 90);
 8001288:	225a      	movs	r2, #90	; 0x5a
 800128a:	212b      	movs	r1, #43	; 0x2b
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f7ff fc67 	bl	8000b60 <display_set>
			break;
 8001292:	e015      	b.n	80012c0 <button_handler_encoder1+0x738>
		case 1:
			display_set(m, PROGRAMS_ADVTEMPCTRL_T2_DUR, 60);
 8001294:	223c      	movs	r2, #60	; 0x3c
 8001296:	212c      	movs	r1, #44	; 0x2c
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f7ff fc61 	bl	8000b60 <display_set>
			break;
 800129e:	e00f      	b.n	80012c0 <button_handler_encoder1+0x738>
		case 2:
			c->stage2->state = TRUE;
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	68db      	ldr	r3, [r3, #12]
 80012a4:	2201      	movs	r2, #1
 80012a6:	715a      	strb	r2, [r3, #5]
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T2_SETRESET);
 80012a8:	212d      	movs	r1, #45	; 0x2d
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7ff fc46 	bl	8000b3c <display_goto>
			break;
 80012b0:	e006      	b.n	80012c0 <button_handler_encoder1+0x738>
		case 3:
			display_set(m, PROGRAMS_ADVTEMPCTRL, 3);
 80012b2:	2203      	movs	r2, #3
 80012b4:	211d      	movs	r1, #29
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f7ff fc52 	bl	8000b60 <display_set>
			break;
 80012bc:	e000      	b.n	80012c0 <button_handler_encoder1+0x738>
		default:
			break;
 80012be:	bf00      	nop
		}
		break;
 80012c0:	e3f9      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T2_TEMP:
		c->stage2->temperature = m->counter;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685a      	ldr	r2, [r3, #4]
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	68db      	ldr	r3, [r3, #12]
 80012ca:	b292      	uxth	r2, r2
 80012cc:	801a      	strh	r2, [r3, #0]
		display_goto(m, PROGRAMS_ADVTEMPCTRL_T2);
 80012ce:	212a      	movs	r1, #42	; 0x2a
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f7ff fc33 	bl	8000b3c <display_goto>
		break;
 80012d6:	e3ee      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T2_DUR:
		c->stage2->duration = m->counter;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	685a      	ldr	r2, [r3, #4]
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	b292      	uxth	r2, r2
 80012e2:	805a      	strh	r2, [r3, #2]
		display_set(m, PROGRAMS_ADVTEMPCTRL_T2, 1);
 80012e4:	2201      	movs	r2, #1
 80012e6:	212a      	movs	r1, #42	; 0x2a
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f7ff fc39 	bl	8000b60 <display_set>
		break;
 80012ee:	e3e2      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T2_SETRESET:
		switch (m->counter) {
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d002      	beq.n	80012fe <button_handler_encoder1+0x776>
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d01a      	beq.n	8001332 <button_handler_encoder1+0x7aa>
			break;
		case 1:
			display_set(m, PROGRAMS_ADVTEMPCTRL, 3);
			break;
		}
		break;
 80012fc:	e3db      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
			c->stage2->changePeriod = 0;
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	68db      	ldr	r3, [r3, #12]
 8001302:	2200      	movs	r2, #0
 8001304:	80da      	strh	r2, [r3, #6]
			c->stage2->duration = 0;
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	68db      	ldr	r3, [r3, #12]
 800130a:	2200      	movs	r2, #0
 800130c:	805a      	strh	r2, [r3, #2]
			c->stage2->state = 0;
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	68db      	ldr	r3, [r3, #12]
 8001312:	2200      	movs	r2, #0
 8001314:	715a      	strb	r2, [r3, #5]
			c->stage2->temperature = 0;
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	68db      	ldr	r3, [r3, #12]
 800131a:	2200      	movs	r2, #0
 800131c:	801a      	strh	r2, [r3, #0]
			c->stage2->totalDuration = 0;
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	68db      	ldr	r3, [r3, #12]
 8001322:	2200      	movs	r2, #0
 8001324:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T2);
 8001328:	212a      	movs	r1, #42	; 0x2a
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f7ff fc06 	bl	8000b3c <display_goto>
			break;
 8001330:	e005      	b.n	800133e <button_handler_encoder1+0x7b6>
			display_set(m, PROGRAMS_ADVTEMPCTRL, 3);
 8001332:	2203      	movs	r2, #3
 8001334:	211d      	movs	r1, #29
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f7ff fc12 	bl	8000b60 <display_set>
			break;
 800133c:	bf00      	nop
		break;
 800133e:	e3ba      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T3:
		switch (m->counter) {
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	2b03      	cmp	r3, #3
 8001346:	d826      	bhi.n	8001396 <button_handler_encoder1+0x80e>
 8001348:	a201      	add	r2, pc, #4	; (adr r2, 8001350 <button_handler_encoder1+0x7c8>)
 800134a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800134e:	bf00      	nop
 8001350:	08001361 	.word	0x08001361
 8001354:	0800136d 	.word	0x0800136d
 8001358:	08001379 	.word	0x08001379
 800135c:	0800138b 	.word	0x0800138b
		case 0:
			display_set(m, PROGRAMS_ADVTEMPCTRL_T3_TEMP, 90);
 8001360:	225a      	movs	r2, #90	; 0x5a
 8001362:	212f      	movs	r1, #47	; 0x2f
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f7ff fbfb 	bl	8000b60 <display_set>
			break;
 800136a:	e015      	b.n	8001398 <button_handler_encoder1+0x810>
		case 1:
			display_set(m, PROGRAMS_ADVTEMPCTRL_T3_DUR, 60);
 800136c:	223c      	movs	r2, #60	; 0x3c
 800136e:	2130      	movs	r1, #48	; 0x30
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff fbf5 	bl	8000b60 <display_set>
			break;
 8001376:	e00f      	b.n	8001398 <button_handler_encoder1+0x810>
		case 2:
			c->stage3->state = TRUE;
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	691b      	ldr	r3, [r3, #16]
 800137c:	2201      	movs	r2, #1
 800137e:	715a      	strb	r2, [r3, #5]
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T3_SETRESET);
 8001380:	2131      	movs	r1, #49	; 0x31
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7ff fbda 	bl	8000b3c <display_goto>
			break;
 8001388:	e006      	b.n	8001398 <button_handler_encoder1+0x810>
		case 3:
			display_set(m, PROGRAMS_ADVTEMPCTRL, 2);
 800138a:	2202      	movs	r2, #2
 800138c:	211d      	movs	r1, #29
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f7ff fbe6 	bl	8000b60 <display_set>
			break;
 8001394:	e000      	b.n	8001398 <button_handler_encoder1+0x810>
		default:
			break;
 8001396:	bf00      	nop
		}
		break;
 8001398:	e38d      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T3_TEMP:
		c->stage3->temperature = m->counter;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	685a      	ldr	r2, [r3, #4]
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	691b      	ldr	r3, [r3, #16]
 80013a2:	b292      	uxth	r2, r2
 80013a4:	801a      	strh	r2, [r3, #0]
		display_goto(m, PROGRAMS_ADVTEMPCTRL_T3);
 80013a6:	212e      	movs	r1, #46	; 0x2e
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f7ff fbc7 	bl	8000b3c <display_goto>
		break;
 80013ae:	e382      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T3_DUR:
		c->stage3->duration = m->counter;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	685a      	ldr	r2, [r3, #4]
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	691b      	ldr	r3, [r3, #16]
 80013b8:	b292      	uxth	r2, r2
 80013ba:	805a      	strh	r2, [r3, #2]
		display_set(m, PROGRAMS_ADVTEMPCTRL_T3, 1);
 80013bc:	2201      	movs	r2, #1
 80013be:	212e      	movs	r1, #46	; 0x2e
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f7ff fbcd 	bl	8000b60 <display_set>
		break;
 80013c6:	e376      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T3_SETRESET:
		switch (m->counter) {
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d002      	beq.n	80013d6 <button_handler_encoder1+0x84e>
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	d01a      	beq.n	800140a <button_handler_encoder1+0x882>
			break;
		case 1:
			display_set(m, PROGRAMS_ADVTEMPCTRL, 4);
			break;
		}
		break;
 80013d4:	e36f      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
			c->stage3->changePeriod = 0;
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	691b      	ldr	r3, [r3, #16]
 80013da:	2200      	movs	r2, #0
 80013dc:	80da      	strh	r2, [r3, #6]
			c->stage3->duration = 0;
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	691b      	ldr	r3, [r3, #16]
 80013e2:	2200      	movs	r2, #0
 80013e4:	805a      	strh	r2, [r3, #2]
			c->stage3->state = 0;
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	691b      	ldr	r3, [r3, #16]
 80013ea:	2200      	movs	r2, #0
 80013ec:	715a      	strb	r2, [r3, #5]
			c->stage3->temperature = 0;
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	691b      	ldr	r3, [r3, #16]
 80013f2:	2200      	movs	r2, #0
 80013f4:	801a      	strh	r2, [r3, #0]
			c->stage3->totalDuration = 0;
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	691b      	ldr	r3, [r3, #16]
 80013fa:	2200      	movs	r2, #0
 80013fc:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T3);
 8001400:	212e      	movs	r1, #46	; 0x2e
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f7ff fb9a 	bl	8000b3c <display_goto>
			break;
 8001408:	e005      	b.n	8001416 <button_handler_encoder1+0x88e>
			display_set(m, PROGRAMS_ADVTEMPCTRL, 4);
 800140a:	2204      	movs	r2, #4
 800140c:	211d      	movs	r1, #29
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f7ff fba6 	bl	8000b60 <display_set>
			break;
 8001414:	bf00      	nop
		break;
 8001416:	e34e      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T4:
		switch (m->counter) {
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	2b03      	cmp	r3, #3
 800141e:	d826      	bhi.n	800146e <button_handler_encoder1+0x8e6>
 8001420:	a201      	add	r2, pc, #4	; (adr r2, 8001428 <button_handler_encoder1+0x8a0>)
 8001422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001426:	bf00      	nop
 8001428:	08001439 	.word	0x08001439
 800142c:	08001445 	.word	0x08001445
 8001430:	08001451 	.word	0x08001451
 8001434:	08001463 	.word	0x08001463
		case 0:
			display_set(m, PROGRAMS_ADVTEMPCTRL_T4_TEMP, 90);
 8001438:	225a      	movs	r2, #90	; 0x5a
 800143a:	2133      	movs	r1, #51	; 0x33
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	f7ff fb8f 	bl	8000b60 <display_set>
			break;
 8001442:	e015      	b.n	8001470 <button_handler_encoder1+0x8e8>
		case 1:
			display_set(m, PROGRAMS_ADVTEMPCTRL_T4_DUR, 60);
 8001444:	223c      	movs	r2, #60	; 0x3c
 8001446:	2134      	movs	r1, #52	; 0x34
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f7ff fb89 	bl	8000b60 <display_set>
			break;
 800144e:	e00f      	b.n	8001470 <button_handler_encoder1+0x8e8>
		case 2:
			c->stage4->state = TRUE;
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	695b      	ldr	r3, [r3, #20]
 8001454:	2201      	movs	r2, #1
 8001456:	715a      	strb	r2, [r3, #5]
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T4_SETRESET);
 8001458:	2135      	movs	r1, #53	; 0x35
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f7ff fb6e 	bl	8000b3c <display_goto>
			break;
 8001460:	e006      	b.n	8001470 <button_handler_encoder1+0x8e8>
		case 3:
			display_set(m, PROGRAMS_ADVTEMPCTRL, 2);
 8001462:	2202      	movs	r2, #2
 8001464:	211d      	movs	r1, #29
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f7ff fb7a 	bl	8000b60 <display_set>
			break;
 800146c:	e000      	b.n	8001470 <button_handler_encoder1+0x8e8>
		default:
			break;
 800146e:	bf00      	nop
		}
		break;
 8001470:	e321      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T4_TEMP:
		c->stage4->temperature = m->counter;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	685a      	ldr	r2, [r3, #4]
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	695b      	ldr	r3, [r3, #20]
 800147a:	b292      	uxth	r2, r2
 800147c:	801a      	strh	r2, [r3, #0]
		display_goto(m, PROGRAMS_ADVTEMPCTRL_T4);
 800147e:	2132      	movs	r1, #50	; 0x32
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f7ff fb5b 	bl	8000b3c <display_goto>
		break;
 8001486:	e316      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T4_DUR:
		c->stage4->duration = m->counter;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	685a      	ldr	r2, [r3, #4]
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	695b      	ldr	r3, [r3, #20]
 8001490:	b292      	uxth	r2, r2
 8001492:	805a      	strh	r2, [r3, #2]
		display_set(m, PROGRAMS_ADVTEMPCTRL_T4, 1);
 8001494:	2201      	movs	r2, #1
 8001496:	2132      	movs	r1, #50	; 0x32
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f7ff fb61 	bl	8000b60 <display_set>
		break;
 800149e:	e30a      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T4_SETRESET:
		switch (m->counter) {
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d002      	beq.n	80014ae <button_handler_encoder1+0x926>
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d01a      	beq.n	80014e2 <button_handler_encoder1+0x95a>
			break;
		case 1:
			display_set(m, PROGRAMS_ADVTEMPCTRL, 2);
			break;
		default:
			break;
 80014ac:	e01f      	b.n	80014ee <button_handler_encoder1+0x966>
			c->stage4->changePeriod = 0;
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	695b      	ldr	r3, [r3, #20]
 80014b2:	2200      	movs	r2, #0
 80014b4:	80da      	strh	r2, [r3, #6]
			c->stage4->duration = 0;
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	695b      	ldr	r3, [r3, #20]
 80014ba:	2200      	movs	r2, #0
 80014bc:	805a      	strh	r2, [r3, #2]
			c->stage4->state = 0;
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	695b      	ldr	r3, [r3, #20]
 80014c2:	2200      	movs	r2, #0
 80014c4:	715a      	strb	r2, [r3, #5]
			c->stage4->temperature = 0;
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	695b      	ldr	r3, [r3, #20]
 80014ca:	2200      	movs	r2, #0
 80014cc:	801a      	strh	r2, [r3, #0]
			c->stage4->totalDuration = 0;
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	695b      	ldr	r3, [r3, #20]
 80014d2:	2200      	movs	r2, #0
 80014d4:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T4);
 80014d8:	2132      	movs	r1, #50	; 0x32
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f7ff fb2e 	bl	8000b3c <display_goto>
			break;
 80014e0:	e005      	b.n	80014ee <button_handler_encoder1+0x966>
			display_set(m, PROGRAMS_ADVTEMPCTRL, 2);
 80014e2:	2202      	movs	r2, #2
 80014e4:	211d      	movs	r1, #29
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f7ff fb3a 	bl	8000b60 <display_set>
			break;
 80014ec:	bf00      	nop
		}
		break;
 80014ee:	e2e2      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T5:
		switch (m->counter) {
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	2b03      	cmp	r3, #3
 80014f6:	d826      	bhi.n	8001546 <button_handler_encoder1+0x9be>
 80014f8:	a201      	add	r2, pc, #4	; (adr r2, 8001500 <button_handler_encoder1+0x978>)
 80014fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014fe:	bf00      	nop
 8001500:	08001511 	.word	0x08001511
 8001504:	0800151d 	.word	0x0800151d
 8001508:	08001529 	.word	0x08001529
 800150c:	0800153b 	.word	0x0800153b
		case 0:
			display_set(m, PROGRAMS_ADVTEMPCTRL_T5_TEMP, 90);
 8001510:	225a      	movs	r2, #90	; 0x5a
 8001512:	2137      	movs	r1, #55	; 0x37
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f7ff fb23 	bl	8000b60 <display_set>
			break;
 800151a:	e015      	b.n	8001548 <button_handler_encoder1+0x9c0>
		case 1:
			display_set(m, PROGRAMS_ADVTEMPCTRL_T5_DUR, 60);
 800151c:	223c      	movs	r2, #60	; 0x3c
 800151e:	2138      	movs	r1, #56	; 0x38
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f7ff fb1d 	bl	8000b60 <display_set>
			break;
 8001526:	e00f      	b.n	8001548 <button_handler_encoder1+0x9c0>
		case 2:
			c->stage5->state = TRUE;
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	2201      	movs	r2, #1
 800152e:	715a      	strb	r2, [r3, #5]
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T5_SETRESET);
 8001530:	2139      	movs	r1, #57	; 0x39
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f7ff fb02 	bl	8000b3c <display_goto>
			break;
 8001538:	e006      	b.n	8001548 <button_handler_encoder1+0x9c0>
		case 3:
			display_set(m, PROGRAMS_ADVTEMPCTRL, 2);
 800153a:	2202      	movs	r2, #2
 800153c:	211d      	movs	r1, #29
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f7ff fb0e 	bl	8000b60 <display_set>
			break;
 8001544:	e000      	b.n	8001548 <button_handler_encoder1+0x9c0>
		default:
			break;
 8001546:	bf00      	nop
		}
		break;
 8001548:	e2b5      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T5_TEMP:
		c->stage5->temperature = m->counter;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	685a      	ldr	r2, [r3, #4]
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	699b      	ldr	r3, [r3, #24]
 8001552:	b292      	uxth	r2, r2
 8001554:	801a      	strh	r2, [r3, #0]
		display_goto(m, PROGRAMS_ADVTEMPCTRL_T5);
 8001556:	2136      	movs	r1, #54	; 0x36
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f7ff faef 	bl	8000b3c <display_goto>
		break;
 800155e:	e2aa      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T5_DUR:
		c->stage5->duration = m->counter;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	685a      	ldr	r2, [r3, #4]
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	699b      	ldr	r3, [r3, #24]
 8001568:	b292      	uxth	r2, r2
 800156a:	805a      	strh	r2, [r3, #2]
		display_set(m, PROGRAMS_ADVTEMPCTRL_T5, 1);
 800156c:	2201      	movs	r2, #1
 800156e:	2136      	movs	r1, #54	; 0x36
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f7ff faf5 	bl	8000b60 <display_set>
		break;
 8001576:	e29e      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T5_SETRESET:
		switch (m->counter) {
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d002      	beq.n	8001586 <button_handler_encoder1+0x9fe>
 8001580:	2b01      	cmp	r3, #1
 8001582:	d01a      	beq.n	80015ba <button_handler_encoder1+0xa32>
			break;
		case 1:
			display_set(m, PROGRAMS_ADVTEMPCTRL, 2);
			break;
		}
		break;
 8001584:	e297      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
			c->stage5->changePeriod = 0;
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	699b      	ldr	r3, [r3, #24]
 800158a:	2200      	movs	r2, #0
 800158c:	80da      	strh	r2, [r3, #6]
			c->stage5->duration = 0;
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	699b      	ldr	r3, [r3, #24]
 8001592:	2200      	movs	r2, #0
 8001594:	805a      	strh	r2, [r3, #2]
			c->stage5->state = 0;
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	699b      	ldr	r3, [r3, #24]
 800159a:	2200      	movs	r2, #0
 800159c:	715a      	strb	r2, [r3, #5]
			c->stage5->temperature = 0;
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	699b      	ldr	r3, [r3, #24]
 80015a2:	2200      	movs	r2, #0
 80015a4:	801a      	strh	r2, [r3, #0]
			c->stage5->totalDuration = 0;
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	699b      	ldr	r3, [r3, #24]
 80015aa:	2200      	movs	r2, #0
 80015ac:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T5);
 80015b0:	2136      	movs	r1, #54	; 0x36
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f7ff fac2 	bl	8000b3c <display_goto>
			break;
 80015b8:	e005      	b.n	80015c6 <button_handler_encoder1+0xa3e>
			display_set(m, PROGRAMS_ADVTEMPCTRL, 2);
 80015ba:	2202      	movs	r2, #2
 80015bc:	211d      	movs	r1, #29
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff face 	bl	8000b60 <display_set>
			break;
 80015c4:	bf00      	nop
		break;
 80015c6:	e276      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T6:
		switch (m->counter) {
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	2b03      	cmp	r3, #3
 80015ce:	d825      	bhi.n	800161c <button_handler_encoder1+0xa94>
 80015d0:	a201      	add	r2, pc, #4	; (adr r2, 80015d8 <button_handler_encoder1+0xa50>)
 80015d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015d6:	bf00      	nop
 80015d8:	080015e9 	.word	0x080015e9
 80015dc:	080015f5 	.word	0x080015f5
 80015e0:	080015ff 	.word	0x080015ff
 80015e4:	08001611 	.word	0x08001611
		case 0:
			display_set(m, PROGRAMS_ADVTEMPCTRL_T6_TEMP, 90);
 80015e8:	225a      	movs	r2, #90	; 0x5a
 80015ea:	213b      	movs	r1, #59	; 0x3b
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	f7ff fab7 	bl	8000b60 <display_set>
			break;
 80015f2:	e014      	b.n	800161e <button_handler_encoder1+0xa96>
		case 1:
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T6_DUR);
 80015f4:	213c      	movs	r1, #60	; 0x3c
 80015f6:	6878      	ldr	r0, [r7, #4]
 80015f8:	f7ff faa0 	bl	8000b3c <display_goto>
			break;
 80015fc:	e00f      	b.n	800161e <button_handler_encoder1+0xa96>
		case 2:
			c->stage6->state = TRUE;
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	69db      	ldr	r3, [r3, #28]
 8001602:	2201      	movs	r2, #1
 8001604:	715a      	strb	r2, [r3, #5]
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T6_SETRESET);
 8001606:	213d      	movs	r1, #61	; 0x3d
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f7ff fa97 	bl	8000b3c <display_goto>
			break;
 800160e:	e006      	b.n	800161e <button_handler_encoder1+0xa96>
		case 3:
			display_set(m, PROGRAMS_ADVTEMPCTRL, 2);
 8001610:	2202      	movs	r2, #2
 8001612:	211d      	movs	r1, #29
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f7ff faa3 	bl	8000b60 <display_set>
			break;
 800161a:	e000      	b.n	800161e <button_handler_encoder1+0xa96>
		default:
			break;
 800161c:	bf00      	nop
		}
		break;
 800161e:	e24a      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T6_TEMP:
		c->stage6->temperature = m->counter;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	685a      	ldr	r2, [r3, #4]
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	69db      	ldr	r3, [r3, #28]
 8001628:	b292      	uxth	r2, r2
 800162a:	801a      	strh	r2, [r3, #0]
		display_goto(m, PROGRAMS_ADVTEMPCTRL_T6);
 800162c:	213a      	movs	r1, #58	; 0x3a
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f7ff fa84 	bl	8000b3c <display_goto>
		break;
 8001634:	e23f      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T6_DUR:
		c->stage6->duration = m->counter;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	685a      	ldr	r2, [r3, #4]
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	69db      	ldr	r3, [r3, #28]
 800163e:	b292      	uxth	r2, r2
 8001640:	805a      	strh	r2, [r3, #2]
		display_set(m, PROGRAMS_ADVTEMPCTRL_T6, 1);
 8001642:	2201      	movs	r2, #1
 8001644:	213a      	movs	r1, #58	; 0x3a
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f7ff fa8a 	bl	8000b60 <display_set>
		break;
 800164c:	e233      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case PROGRAMS_ADVTEMPCTRL_T6_SETRESET:
		switch (m->counter) {
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d002      	beq.n	800165c <button_handler_encoder1+0xad4>
 8001656:	2b01      	cmp	r3, #1
 8001658:	d01a      	beq.n	8001690 <button_handler_encoder1+0xb08>
			m->flag = PROGRAMS_ADVTEMPCTRL;
			m->counter = 2;
			display_set(m, PROGRAMS_ADVTEMPCTRL, 7);
			break;
		default:
			break;
 800165a:	e025      	b.n	80016a8 <button_handler_encoder1+0xb20>
			c->stage6->changePeriod = 0;
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	69db      	ldr	r3, [r3, #28]
 8001660:	2200      	movs	r2, #0
 8001662:	80da      	strh	r2, [r3, #6]
			c->stage6->duration = 0;
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	69db      	ldr	r3, [r3, #28]
 8001668:	2200      	movs	r2, #0
 800166a:	805a      	strh	r2, [r3, #2]
			c->stage6->state = 0;
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	69db      	ldr	r3, [r3, #28]
 8001670:	2200      	movs	r2, #0
 8001672:	715a      	strb	r2, [r3, #5]
			c->stage6->temperature = 0;
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	69db      	ldr	r3, [r3, #28]
 8001678:	2200      	movs	r2, #0
 800167a:	801a      	strh	r2, [r3, #0]
			c->stage6->totalDuration = 0;
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	69db      	ldr	r3, [r3, #28]
 8001680:	2200      	movs	r2, #0
 8001682:	f8a3 281c 	strh.w	r2, [r3, #2076]	; 0x81c
			display_goto(m, PROGRAMS_ADVTEMPCTRL_T6);
 8001686:	213a      	movs	r1, #58	; 0x3a
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f7ff fa57 	bl	8000b3c <display_goto>
			break;
 800168e:	e00b      	b.n	80016a8 <button_handler_encoder1+0xb20>
			m->flag = PROGRAMS_ADVTEMPCTRL;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	221d      	movs	r2, #29
 8001694:	701a      	strb	r2, [r3, #0]
			m->counter = 2;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2202      	movs	r2, #2
 800169a:	605a      	str	r2, [r3, #4]
			display_set(m, PROGRAMS_ADVTEMPCTRL, 7);
 800169c:	2207      	movs	r2, #7
 800169e:	211d      	movs	r1, #29
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f7ff fa5d 	bl	8000b60 <display_set>
			break;
 80016a6:	bf00      	nop
		}
		break;
 80016a8:	e205      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case SETTINGS:
		switch (m->counter) {
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	2b05      	cmp	r3, #5
 80016b0:	f200 8200 	bhi.w	8001ab4 <button_handler_encoder1+0xf2c>
 80016b4:	a201      	add	r2, pc, #4	; (adr r2, 80016bc <button_handler_encoder1+0xb34>)
 80016b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ba:	bf00      	nop
 80016bc:	080016d5 	.word	0x080016d5
 80016c0:	0800172b 	.word	0x0800172b
 80016c4:	080016df 	.word	0x080016df
 80016c8:	0800172b 	.word	0x0800172b
 80016cc:	080016e9 	.word	0x080016e9
 80016d0:	08001721 	.word	0x08001721
		case 0:
			display_goto(m, SETTINGS_PI);
 80016d4:	2107      	movs	r1, #7
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f7ff fa30 	bl	8000b3c <display_goto>
			break;
 80016dc:	e026      	b.n	800172c <button_handler_encoder1+0xba4>
		case 1:
			break;
		case 2:
			display_goto(m, SETTINGS_TIMEDATE);
 80016de:	2112      	movs	r1, #18
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f7ff fa2b 	bl	8000b3c <display_goto>
			break;
 80016e6:	e021      	b.n	800172c <button_handler_encoder1+0xba4>
		case 3:

			break;
		case 4:
			m->flag = HOME;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2200      	movs	r2, #0
 80016ec:	701a      	strb	r2, [r3, #0]
			cfg->kp = setting.kp;
 80016ee:	4bb2      	ldr	r3, [pc, #712]	; (80019b8 <button_handler_encoder1+0xe30>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4ab2      	ldr	r2, [pc, #712]	; (80019bc <button_handler_encoder1+0xe34>)
 80016f4:	6812      	ldr	r2, [r2, #0]
 80016f6:	60da      	str	r2, [r3, #12]
			cfg->ki = setting.ki;
 80016f8:	4baf      	ldr	r3, [pc, #700]	; (80019b8 <button_handler_encoder1+0xe30>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4aaf      	ldr	r2, [pc, #700]	; (80019bc <button_handler_encoder1+0xe34>)
 80016fe:	6852      	ldr	r2, [r2, #4]
 8001700:	611a      	str	r2, [r3, #16]
			cfg->slew = setting.slew;
 8001702:	4bad      	ldr	r3, [pc, #692]	; (80019b8 <button_handler_encoder1+0xe30>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4aad      	ldr	r2, [pc, #692]	; (80019bc <button_handler_encoder1+0xe34>)
 8001708:	6892      	ldr	r2, [r2, #8]
 800170a:	619a      	str	r2, [r3, #24]
			cfg->maxPwr = setting.max_pwr;
 800170c:	4baa      	ldr	r3, [pc, #680]	; (80019b8 <button_handler_encoder1+0xe30>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4aaa      	ldr	r2, [pc, #680]	; (80019bc <button_handler_encoder1+0xe34>)
 8001712:	68d2      	ldr	r2, [r2, #12]
 8001714:	61da      	str	r2, [r3, #28]

			Settings_Save();
 8001716:	f002 f877 	bl	8003808 <Settings_Save>
			HAL_NVIC_SystemReset();
 800171a:	f004 f862 	bl	80057e2 <HAL_NVIC_SystemReset>
			break;
 800171e:	e005      	b.n	800172c <button_handler_encoder1+0xba4>
		case 5:
			display_goto(m, HOME);
 8001720:	2100      	movs	r1, #0
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f7ff fa0a 	bl	8000b3c <display_goto>
			break;
 8001728:	e000      	b.n	800172c <button_handler_encoder1+0xba4>
			break;
 800172a:	bf00      	nop
		}
		break;
 800172c:	e1c2      	b.n	8001ab4 <button_handler_encoder1+0xf2c>
	case SETTINGS_PI:
		switch(m->counter){
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	2b04      	cmp	r3, #4
 8001734:	d840      	bhi.n	80017b8 <button_handler_encoder1+0xc30>
 8001736:	a201      	add	r2, pc, #4	; (adr r2, 800173c <button_handler_encoder1+0xbb4>)
 8001738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800173c:	08001751 	.word	0x08001751
 8001740:	08001769 	.word	0x08001769
 8001744:	08001781 	.word	0x08001781
 8001748:	08001799 	.word	0x08001799
 800174c:	080017b1 	.word	0x080017b1
		case 0:
			display_set(m, SETTINGS_PI_KP, setting.kp);
 8001750:	4b9a      	ldr	r3, [pc, #616]	; (80019bc <button_handler_encoder1+0xe34>)
 8001752:	edd3 7a00 	vldr	s15, [r3]
 8001756:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800175a:	ee17 2a90 	vmov	r2, s15
 800175e:	2108      	movs	r1, #8
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f7ff f9fd 	bl	8000b60 <display_set>
			break;
 8001766:	e028      	b.n	80017ba <button_handler_encoder1+0xc32>
		case 1:
			display_set(m, SETTINGS_PI_KI, setting.ki);
 8001768:	4b94      	ldr	r3, [pc, #592]	; (80019bc <button_handler_encoder1+0xe34>)
 800176a:	edd3 7a01 	vldr	s15, [r3, #4]
 800176e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001772:	ee17 2a90 	vmov	r2, s15
 8001776:	2109      	movs	r1, #9
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff f9f1 	bl	8000b60 <display_set>
			break;
 800177e:	e01c      	b.n	80017ba <button_handler_encoder1+0xc32>
		case 2:
			display_set(m, SETTINGS_PI_SLEW, setting.slew);
 8001780:	4b8e      	ldr	r3, [pc, #568]	; (80019bc <button_handler_encoder1+0xe34>)
 8001782:	edd3 7a02 	vldr	s15, [r3, #8]
 8001786:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800178a:	ee17 2a90 	vmov	r2, s15
 800178e:	210a      	movs	r1, #10
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	f7ff f9e5 	bl	8000b60 <display_set>
			break;
 8001796:	e010      	b.n	80017ba <button_handler_encoder1+0xc32>
		case 3:
			display_set(m, SETTINGS_PI_MAXPOWER, setting.max_pwr);
 8001798:	4b88      	ldr	r3, [pc, #544]	; (80019bc <button_handler_encoder1+0xe34>)
 800179a:	edd3 7a03 	vldr	s15, [r3, #12]
 800179e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017a2:	ee17 2a90 	vmov	r2, s15
 80017a6:	210b      	movs	r1, #11
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f7ff f9d9 	bl	8000b60 <display_set>
			break;
 80017ae:	e004      	b.n	80017ba <button_handler_encoder1+0xc32>
		case 4:
			display_goto(m, SETTINGS);
 80017b0:	2102      	movs	r1, #2
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f7ff f9c2 	bl	8000b3c <display_goto>
		default:
			break;
 80017b8:	bf00      	nop
		}
		break;
 80017ba:	e17c      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case SETTINGS_PI_KP:
		setting.kp = (float)m->counter / 100;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	ee07 3a90 	vmov	s15, r3
 80017c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017c8:	eddf 6a7d 	vldr	s13, [pc, #500]	; 80019c0 <button_handler_encoder1+0xe38>
 80017cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017d0:	4b7a      	ldr	r3, [pc, #488]	; (80019bc <button_handler_encoder1+0xe34>)
 80017d2:	edc3 7a00 	vstr	s15, [r3]
		display_goto(m, SETTINGS_PI);
 80017d6:	2107      	movs	r1, #7
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f7ff f9af 	bl	8000b3c <display_goto>
		break;
 80017de:	e16a      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case SETTINGS_PI_KI:
		setting.ki = (float)m->counter / 100;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	ee07 3a90 	vmov	s15, r3
 80017e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017ec:	eddf 6a74 	vldr	s13, [pc, #464]	; 80019c0 <button_handler_encoder1+0xe38>
 80017f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017f4:	4b71      	ldr	r3, [pc, #452]	; (80019bc <button_handler_encoder1+0xe34>)
 80017f6:	edc3 7a01 	vstr	s15, [r3, #4]
		display_set(m, SETTINGS_PI, 1);
 80017fa:	2201      	movs	r2, #1
 80017fc:	2107      	movs	r1, #7
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f7ff f9ae 	bl	8000b60 <display_set>
		break;
 8001804:	e157      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case SETTINGS_PI_SLEW:
		setting.slew = (float)m->counter / 100;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	ee07 3a90 	vmov	s15, r3
 800180e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001812:	eddf 6a6b 	vldr	s13, [pc, #428]	; 80019c0 <button_handler_encoder1+0xe38>
 8001816:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800181a:	4b68      	ldr	r3, [pc, #416]	; (80019bc <button_handler_encoder1+0xe34>)
 800181c:	edc3 7a02 	vstr	s15, [r3, #8]
		display_set(m, SETTINGS_PI, 2);
 8001820:	2202      	movs	r2, #2
 8001822:	2107      	movs	r1, #7
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f7ff f99b 	bl	8000b60 <display_set>
		break;
 800182a:	e144      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case SETTINGS_PI_MAXPOWER:
		setting.max_pwr = m->counter;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	ee07 3a90 	vmov	s15, r3
 8001834:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001838:	4b60      	ldr	r3, [pc, #384]	; (80019bc <button_handler_encoder1+0xe34>)
 800183a:	edc3 7a03 	vstr	s15, [r3, #12]
		display_set(m, SETTINGS_PI, 3);
 800183e:	2203      	movs	r2, #3
 8001840:	2107      	movs	r1, #7
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f7ff f98c 	bl	8000b60 <display_set>
		break;
 8001848:	e135      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case SETTINGS_TIMEDATE:
		switch (m->counter) {
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	2b05      	cmp	r3, #5
 8001850:	d83a      	bhi.n	80018c8 <button_handler_encoder1+0xd40>
 8001852:	a201      	add	r2, pc, #4	; (adr r2, 8001858 <button_handler_encoder1+0xcd0>)
 8001854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001858:	08001871 	.word	0x08001871
 800185c:	08001881 	.word	0x08001881
 8001860:	08001891 	.word	0x08001891
 8001864:	080018a1 	.word	0x080018a1
 8001868:	080018b1 	.word	0x080018b1
 800186c:	080018bf 	.word	0x080018bf
		case 0:
			display_set(m, SETTINGS_TIMEDATE_HOUR, t.hour);
 8001870:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001874:	461a      	mov	r2, r3
 8001876:	2113      	movs	r1, #19
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	f7ff f971 	bl	8000b60 <display_set>
			break;
 800187e:	e024      	b.n	80018ca <button_handler_encoder1+0xd42>
		case 1:
			display_set(m, SETTINGS_TIMEDATE_MINUTE, t.minute);
 8001880:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001884:	461a      	mov	r2, r3
 8001886:	2114      	movs	r1, #20
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f7ff f969 	bl	8000b60 <display_set>
			break;
 800188e:	e01c      	b.n	80018ca <button_handler_encoder1+0xd42>
		case 2:
			display_set(m, SETTINGS_TIMEDATE_DAY, t.date);
 8001890:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001894:	461a      	mov	r2, r3
 8001896:	2115      	movs	r1, #21
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f7ff f961 	bl	8000b60 <display_set>
			break;
 800189e:	e014      	b.n	80018ca <button_handler_encoder1+0xd42>
		case 3:
			display_set(m, SETTINGS_TIMEDATE_MONTH, t.month);
 80018a0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80018a4:	461a      	mov	r2, r3
 80018a6:	2116      	movs	r1, #22
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f7ff f959 	bl	8000b60 <display_set>
			break;
 80018ae:	e00c      	b.n	80018ca <button_handler_encoder1+0xd42>
		case 4:
			display_set(m, SETTINGS_TIMEDATE_YEAR, t.year);
 80018b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018b2:	461a      	mov	r2, r3
 80018b4:	2117      	movs	r1, #23
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f7ff f952 	bl	8000b60 <display_set>
			break;
 80018bc:	e005      	b.n	80018ca <button_handler_encoder1+0xd42>
		case 5:
			display_goto(m, HOME);
 80018be:	2100      	movs	r1, #0
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	f7ff f93b 	bl	8000b3c <display_goto>
			break;
 80018c6:	e000      	b.n	80018ca <button_handler_encoder1+0xd42>
		default:
			break;
 80018c8:	bf00      	nop
		}

		break;
 80018ca:	e0f4      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case SETTINGS_TIMEDATE_HOUR:
		DS1307_SetHour(m->counter);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	4618      	mov	r0, r3
 80018d4:	f001 f9fe 	bl	8002cd4 <DS1307_SetHour>
		display_goto(m, SETTINGS_TIMEDATE);
 80018d8:	2112      	movs	r1, #18
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f7ff f92e 	bl	8000b3c <display_goto>
		break;
 80018e0:	e0e9      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case SETTINGS_TIMEDATE_MINUTE:
		DS1307_SetMinute(m->counter);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	4618      	mov	r0, r3
 80018ea:	f001 fa08 	bl	8002cfe <DS1307_SetMinute>
		display_set(m, SETTINGS_TIMEDATE, 1);
 80018ee:	2201      	movs	r2, #1
 80018f0:	2112      	movs	r1, #18
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f7ff f934 	bl	8000b60 <display_set>
		break;
 80018f8:	e0dd      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case SETTINGS_TIMEDATE_DAY:
		DS1307_SetDate(m->counter);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	4618      	mov	r0, r3
 8001902:	f001 f998 	bl	8002c36 <DS1307_SetDate>
		display_set(m, SETTINGS_TIMEDATE, 2);
 8001906:	2202      	movs	r2, #2
 8001908:	2112      	movs	r1, #18
 800190a:	6878      	ldr	r0, [r7, #4]
 800190c:	f7ff f928 	bl	8000b60 <display_set>
		break;
 8001910:	e0d1      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case SETTINGS_TIMEDATE_MONTH:
		DS1307_SetMonth(m->counter);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	b2db      	uxtb	r3, r3
 8001918:	4618      	mov	r0, r3
 800191a:	f001 f99e 	bl	8002c5a <DS1307_SetMonth>
		display_set(m, SETTINGS_TIMEDATE, 3);
 800191e:	2203      	movs	r2, #3
 8001920:	2112      	movs	r1, #18
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f7ff f91c 	bl	8000b60 <display_set>
		break;
 8001928:	e0c5      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case SETTINGS_TIMEDATE_YEAR:
		DS1307_SetYear(m->counter);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	b29b      	uxth	r3, r3
 8001930:	4618      	mov	r0, r3
 8001932:	f001 f9a5 	bl	8002c80 <DS1307_SetYear>
		display_set(m, SETTINGS_TIMEDATE, 4);
 8001936:	2204      	movs	r2, #4
 8001938:	2112      	movs	r1, #18
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f7ff f910 	bl	8000b60 <display_set>
		break;
 8001940:	e0b9      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case COOKING_DURATION:
		switch (c->flag) {
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	3b01      	subs	r3, #1
 8001948:	2b06      	cmp	r3, #6
 800194a:	d849      	bhi.n	80019e0 <button_handler_encoder1+0xe58>
 800194c:	a201      	add	r2, pc, #4	; (adr r2, 8001954 <button_handler_encoder1+0xdcc>)
 800194e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001952:	bf00      	nop
 8001954:	08001971 	.word	0x08001971
 8001958:	0800197f 	.word	0x0800197f
 800195c:	0800198d 	.word	0x0800198d
 8001960:	0800199b 	.word	0x0800199b
 8001964:	080019a9 	.word	0x080019a9
 8001968:	080019c5 	.word	0x080019c5
 800196c:	080019d3 	.word	0x080019d3
		case STAGE_1:
			c->stage1->duration = m->counter;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	685a      	ldr	r2, [r3, #4]
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	b292      	uxth	r2, r2
 800197a:	805a      	strh	r2, [r3, #2]
			break;
 800197c:	e031      	b.n	80019e2 <button_handler_encoder1+0xe5a>
		case STAGE_2:
			c->stage2->duration = m->counter;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	685a      	ldr	r2, [r3, #4]
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	68db      	ldr	r3, [r3, #12]
 8001986:	b292      	uxth	r2, r2
 8001988:	805a      	strh	r2, [r3, #2]
			break;
 800198a:	e02a      	b.n	80019e2 <button_handler_encoder1+0xe5a>
		case STAGE_3:
			c->stage3->duration = m->counter;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685a      	ldr	r2, [r3, #4]
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	691b      	ldr	r3, [r3, #16]
 8001994:	b292      	uxth	r2, r2
 8001996:	805a      	strh	r2, [r3, #2]
			break;
 8001998:	e023      	b.n	80019e2 <button_handler_encoder1+0xe5a>
		case STAGE_4:
			c->stage4->duration = m->counter;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685a      	ldr	r2, [r3, #4]
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	695b      	ldr	r3, [r3, #20]
 80019a2:	b292      	uxth	r2, r2
 80019a4:	805a      	strh	r2, [r3, #2]
			break;
 80019a6:	e01c      	b.n	80019e2 <button_handler_encoder1+0xe5a>
		case STAGE_5:
			c->stage5->duration = m->counter;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	685a      	ldr	r2, [r3, #4]
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	699b      	ldr	r3, [r3, #24]
 80019b0:	b292      	uxth	r2, r2
 80019b2:	805a      	strh	r2, [r3, #2]
			break;
 80019b4:	e015      	b.n	80019e2 <button_handler_encoder1+0xe5a>
 80019b6:	bf00      	nop
 80019b8:	20002f68 	.word	0x20002f68
 80019bc:	20002fd0 	.word	0x20002fd0
 80019c0:	42c80000 	.word	0x42c80000
		case STAGE_6:
			c->stage6->duration = m->counter;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	685a      	ldr	r2, [r3, #4]
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	69db      	ldr	r3, [r3, #28]
 80019cc:	b292      	uxth	r2, r2
 80019ce:	805a      	strh	r2, [r3, #2]
			break;
 80019d0:	e007      	b.n	80019e2 <button_handler_encoder1+0xe5a>
		case FASTSTART:
			c->faststart->duration = m->counter;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	685a      	ldr	r2, [r3, #4]
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	6a1b      	ldr	r3, [r3, #32]
 80019da:	b292      	uxth	r2, r2
 80019dc:	805a      	strh	r2, [r3, #2]
			break;
 80019de:	e000      	b.n	80019e2 <button_handler_encoder1+0xe5a>
		default:
			break;
 80019e0:	bf00      	nop
		}
		display_goto(m, PROGRAMS_ADVTEMPCTRL_GENERATE);
 80019e2:	2125      	movs	r1, #37	; 0x25
 80019e4:	6878      	ldr	r0, [r7, #4]
 80019e6:	f7ff f8a9 	bl	8000b3c <display_goto>
		break;
 80019ea:	e064      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	case COOKING:

		switch (c->flag) {
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	3b01      	subs	r3, #1
 80019f2:	2b06      	cmp	r3, #6
 80019f4:	d856      	bhi.n	8001aa4 <button_handler_encoder1+0xf1c>
 80019f6:	a201      	add	r2, pc, #4	; (adr r2, 80019fc <button_handler_encoder1+0xe74>)
 80019f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019fc:	08001a19 	.word	0x08001a19
 8001a00:	08001a2d 	.word	0x08001a2d
 8001a04:	08001a41 	.word	0x08001a41
 8001a08:	08001a55 	.word	0x08001a55
 8001a0c:	08001a69 	.word	0x08001a69
 8001a10:	08001a7d 	.word	0x08001a7d
 8001a14:	08001a91 	.word	0x08001a91
		case STAGE_1:
			display_set(m, COOKING_DURATION, c->stage1->remTime);
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 8001a20:	461a      	mov	r2, r3
 8001a22:	2106      	movs	r1, #6
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7ff f89b 	bl	8000b60 <display_set>
			break;
 8001a2a:	e03c      	b.n	8001aa6 <button_handler_encoder1+0xf1e>
		case STAGE_2:
			display_set(m, COOKING_DURATION, c->stage2->remTime);
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	68db      	ldr	r3, [r3, #12]
 8001a30:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 8001a34:	461a      	mov	r2, r3
 8001a36:	2106      	movs	r1, #6
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f7ff f891 	bl	8000b60 <display_set>
			break;
 8001a3e:	e032      	b.n	8001aa6 <button_handler_encoder1+0xf1e>
		case STAGE_3:
			display_set(m, COOKING_DURATION, c->stage3->remTime);
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	691b      	ldr	r3, [r3, #16]
 8001a44:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 8001a48:	461a      	mov	r2, r3
 8001a4a:	2106      	movs	r1, #6
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f7ff f887 	bl	8000b60 <display_set>
			break;
 8001a52:	e028      	b.n	8001aa6 <button_handler_encoder1+0xf1e>
		case STAGE_4:
			display_set(m, COOKING_DURATION, c->stage4->remTime);
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	695b      	ldr	r3, [r3, #20]
 8001a58:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	2106      	movs	r1, #6
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f7ff f87d 	bl	8000b60 <display_set>
			break;
 8001a66:	e01e      	b.n	8001aa6 <button_handler_encoder1+0xf1e>
		case STAGE_5:
			display_set(m, COOKING_DURATION, c->stage5->remTime);
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 8001a70:	461a      	mov	r2, r3
 8001a72:	2106      	movs	r1, #6
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f7ff f873 	bl	8000b60 <display_set>
			break;
 8001a7a:	e014      	b.n	8001aa6 <button_handler_encoder1+0xf1e>
		case STAGE_6:
			display_set(m, COOKING_DURATION, c->stage6->remTime);
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	69db      	ldr	r3, [r3, #28]
 8001a80:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 8001a84:	461a      	mov	r2, r3
 8001a86:	2106      	movs	r1, #6
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	f7ff f869 	bl	8000b60 <display_set>
			break;
 8001a8e:	e00a      	b.n	8001aa6 <button_handler_encoder1+0xf1e>
		case FASTSTART:
			display_set(m, COOKING_DURATION, c->faststart->remTime);
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	6a1b      	ldr	r3, [r3, #32]
 8001a94:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 8001a98:	461a      	mov	r2, r3
 8001a9a:	2106      	movs	r1, #6
 8001a9c:	6878      	ldr	r0, [r7, #4]
 8001a9e:	f7ff f85f 	bl	8000b60 <display_set>
			break;
 8001aa2:	e000      	b.n	8001aa6 <button_handler_encoder1+0xf1e>
		default:
			break;
 8001aa4:	bf00      	nop
		}

		break;
 8001aa6:	e006      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
	default:
		break;
 8001aa8:	bf00      	nop
 8001aaa:	e004      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
		break;
 8001aac:	bf00      	nop
 8001aae:	e002      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
		break;
 8001ab0:	bf00      	nop
 8001ab2:	e000      	b.n	8001ab6 <button_handler_encoder1+0xf2e>
		break;
 8001ab4:	bf00      	nop

	}

}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001ac0:	b002      	add	sp, #8
 8001ac2:	4770      	bx	lr

08001ac4 <button_handler_encoder2>:

/**
 * @brief  Handles menu switching operations of encoder 2 button.
 * @param[in,out] m  Menu context
 */
void button_handler_encoder2(MenuCtx *m, CookingCtx *c) {
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
	switch (m->flag) {
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	2b03      	cmp	r3, #3
 8001ad6:	d051      	beq.n	8001b7c <button_handler_encoder2+0xb8>
 8001ad8:	2b04      	cmp	r3, #4
 8001ada:	f040 80a6 	bne.w	8001c2a <button_handler_encoder2+0x166>

	case COOKING_TEMPCHANGE:

		m->flag = PROGRAMS_ADVTEMPCTRL_GENERATE;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2225      	movs	r2, #37	; 0x25
 8001ae2:	701a      	strb	r2, [r3, #0]
		switch (c->flag) {
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	3b01      	subs	r3, #1
 8001aea:	2b06      	cmp	r3, #6
 8001aec:	d841      	bhi.n	8001b72 <button_handler_encoder2+0xae>
 8001aee:	a201      	add	r2, pc, #4	; (adr r2, 8001af4 <button_handler_encoder2+0x30>)
 8001af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001af4:	08001b11 	.word	0x08001b11
 8001af8:	08001b1f 	.word	0x08001b1f
 8001afc:	08001b2d 	.word	0x08001b2d
 8001b00:	08001b3b 	.word	0x08001b3b
 8001b04:	08001b49 	.word	0x08001b49
 8001b08:	08001b57 	.word	0x08001b57
 8001b0c:	08001b65 	.word	0x08001b65
		case STAGE_1:
			c->stage1->temperature = m->counter;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	685a      	ldr	r2, [r3, #4]
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	b292      	uxth	r2, r2
 8001b1a:	801a      	strh	r2, [r3, #0]
			break;
 8001b1c:	e02a      	b.n	8001b74 <button_handler_encoder2+0xb0>
		case STAGE_2:
			c->stage2->temperature = m->counter;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685a      	ldr	r2, [r3, #4]
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	68db      	ldr	r3, [r3, #12]
 8001b26:	b292      	uxth	r2, r2
 8001b28:	801a      	strh	r2, [r3, #0]
			break;
 8001b2a:	e023      	b.n	8001b74 <button_handler_encoder2+0xb0>
		case STAGE_3:
			c->stage3->temperature = m->counter;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	685a      	ldr	r2, [r3, #4]
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	691b      	ldr	r3, [r3, #16]
 8001b34:	b292      	uxth	r2, r2
 8001b36:	801a      	strh	r2, [r3, #0]
			break;
 8001b38:	e01c      	b.n	8001b74 <button_handler_encoder2+0xb0>
		case STAGE_4:
			c->stage4->temperature = m->counter;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	685a      	ldr	r2, [r3, #4]
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	b292      	uxth	r2, r2
 8001b44:	801a      	strh	r2, [r3, #0]
			break;
 8001b46:	e015      	b.n	8001b74 <button_handler_encoder2+0xb0>
		case STAGE_5:
			c->stage5->temperature = m->counter;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	685a      	ldr	r2, [r3, #4]
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	b292      	uxth	r2, r2
 8001b52:	801a      	strh	r2, [r3, #0]
			break;
 8001b54:	e00e      	b.n	8001b74 <button_handler_encoder2+0xb0>
		case STAGE_6:
			c->stage6->temperature = m->counter;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	685a      	ldr	r2, [r3, #4]
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	b292      	uxth	r2, r2
 8001b60:	801a      	strh	r2, [r3, #0]
			break;
 8001b62:	e007      	b.n	8001b74 <button_handler_encoder2+0xb0>
		case FASTSTART:
			c->faststart->temperature = m->counter;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685a      	ldr	r2, [r3, #4]
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	6a1b      	ldr	r3, [r3, #32]
 8001b6c:	b292      	uxth	r2, r2
 8001b6e:	801a      	strh	r2, [r3, #0]
			break;
 8001b70:	e000      	b.n	8001b74 <button_handler_encoder2+0xb0>
		default:
			break;
 8001b72:	bf00      	nop
		}
		m->counter = 0;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2200      	movs	r2, #0
 8001b78:	605a      	str	r2, [r3, #4]
		break;
 8001b7a:	e057      	b.n	8001c2c <button_handler_encoder2+0x168>
	case COOKING:

		switch (c->flag) {
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	3b01      	subs	r3, #1
 8001b82:	2b06      	cmp	r3, #6
 8001b84:	d84f      	bhi.n	8001c26 <button_handler_encoder2+0x162>
 8001b86:	a201      	add	r2, pc, #4	; (adr r2, 8001b8c <button_handler_encoder2+0xc8>)
 8001b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b8c:	08001ba9 	.word	0x08001ba9
 8001b90:	08001bbb 	.word	0x08001bbb
 8001b94:	08001bcd 	.word	0x08001bcd
 8001b98:	08001bdf 	.word	0x08001bdf
 8001b9c:	08001bf1 	.word	0x08001bf1
 8001ba0:	08001c03 	.word	0x08001c03
 8001ba4:	08001c15 	.word	0x08001c15
		case STAGE_1:
			display_set(m, COOKING_TEMPCHANGE, c->stage1->temperature);
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	881b      	ldrh	r3, [r3, #0]
 8001bae:	461a      	mov	r2, r3
 8001bb0:	2104      	movs	r1, #4
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f7fe ffd4 	bl	8000b60 <display_set>
			break;
 8001bb8:	e036      	b.n	8001c28 <button_handler_encoder2+0x164>
		case STAGE_2:
			display_set(m, COOKING_TEMPCHANGE, c->stage2->temperature);
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	68db      	ldr	r3, [r3, #12]
 8001bbe:	881b      	ldrh	r3, [r3, #0]
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	2104      	movs	r1, #4
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f7fe ffcb 	bl	8000b60 <display_set>
			break;
 8001bca:	e02d      	b.n	8001c28 <button_handler_encoder2+0x164>
		case STAGE_3:
			display_set(m, COOKING_TEMPCHANGE, c->stage3->temperature);
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	691b      	ldr	r3, [r3, #16]
 8001bd0:	881b      	ldrh	r3, [r3, #0]
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	2104      	movs	r1, #4
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f7fe ffc2 	bl	8000b60 <display_set>
			break;
 8001bdc:	e024      	b.n	8001c28 <button_handler_encoder2+0x164>
		case STAGE_4:
			display_set(m, COOKING_TEMPCHANGE, c->stage4->temperature);
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	695b      	ldr	r3, [r3, #20]
 8001be2:	881b      	ldrh	r3, [r3, #0]
 8001be4:	461a      	mov	r2, r3
 8001be6:	2104      	movs	r1, #4
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f7fe ffb9 	bl	8000b60 <display_set>
			break;
 8001bee:	e01b      	b.n	8001c28 <button_handler_encoder2+0x164>
		case STAGE_5:
			display_set(m, COOKING_TEMPCHANGE, c->stage5->temperature);
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	881b      	ldrh	r3, [r3, #0]
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	2104      	movs	r1, #4
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f7fe ffb0 	bl	8000b60 <display_set>
			break;
 8001c00:	e012      	b.n	8001c28 <button_handler_encoder2+0x164>
		case STAGE_6:
			display_set(m, COOKING_TEMPCHANGE, c->stage6->temperature);
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	69db      	ldr	r3, [r3, #28]
 8001c06:	881b      	ldrh	r3, [r3, #0]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	2104      	movs	r1, #4
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f7fe ffa7 	bl	8000b60 <display_set>
			break;
 8001c12:	e009      	b.n	8001c28 <button_handler_encoder2+0x164>
		case FASTSTART:
			display_set(m, COOKING_TEMPCHANGE, c->faststart->temperature);
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	6a1b      	ldr	r3, [r3, #32]
 8001c18:	881b      	ldrh	r3, [r3, #0]
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	2104      	movs	r1, #4
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f7fe ff9e 	bl	8000b60 <display_set>
			break;
 8001c24:	e000      	b.n	8001c28 <button_handler_encoder2+0x164>
		default:
			break;
 8001c26:	bf00      	nop
		}

		break;
 8001c28:	e000      	b.n	8001c2c <button_handler_encoder2+0x168>
	default:
		break;
 8001c2a:	bf00      	nop
	}

}
 8001c2c:	bf00      	nop
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <button_handler_encoder3>:
/**
 * @brief  Handles menu switching operations of encoder 3 button.
 * @param[in,out] m  Menu context
 */
void button_handler_encoder3(MenuCtx *m, setting_t *s, PI_Oven *pi1, PI_Oven *pi2, PI_Oven *pi3)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	60b9      	str	r1, [r7, #8]
 8001c3e:	607a      	str	r2, [r7, #4]
 8001c40:	603b      	str	r3, [r7, #0]
	switch (m->flag) {
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	2b03      	cmp	r3, #3
 8001c4a:	d04b      	beq.n	8001ce4 <button_handler_encoder3+0xb0>
 8001c4c:	2b05      	cmp	r3, #5
 8001c4e:	d155      	bne.n	8001cfc <button_handler_encoder3+0xc8>

	case COOKING_PWRCHANGE:
		s->max_pwr = m->counter;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	ee07 3a90 	vmov	s15, r3
 8001c58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	edc3 7a03 	vstr	s15, [r3, #12]
		PI_Control_Init(pi1, s->kp, s->ki, 0.0f, s->max_pwr);
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	edd3 7a00 	vldr	s15, [r3]
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	ed93 7a01 	vldr	s14, [r3, #4]
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	edd3 6a03 	vldr	s13, [r3, #12]
 8001c74:	eef0 1a66 	vmov.f32	s3, s13
 8001c78:	ed9f 1a23 	vldr	s2, [pc, #140]	; 8001d08 <button_handler_encoder3+0xd4>
 8001c7c:	eef0 0a47 	vmov.f32	s1, s14
 8001c80:	eeb0 0a67 	vmov.f32	s0, s15
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f001 f8ca 	bl	8002e1e <PI_Control_Init>
		PI_Control_Init(pi2, s->kp, s->ki, 0.0f, s->max_pwr);
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	edd3 7a00 	vldr	s15, [r3]
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	ed93 7a01 	vldr	s14, [r3, #4]
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	edd3 6a03 	vldr	s13, [r3, #12]
 8001c9c:	eef0 1a66 	vmov.f32	s3, s13
 8001ca0:	ed9f 1a19 	vldr	s2, [pc, #100]	; 8001d08 <button_handler_encoder3+0xd4>
 8001ca4:	eef0 0a47 	vmov.f32	s1, s14
 8001ca8:	eeb0 0a67 	vmov.f32	s0, s15
 8001cac:	6838      	ldr	r0, [r7, #0]
 8001cae:	f001 f8b6 	bl	8002e1e <PI_Control_Init>
		PI_Control_Init(pi3, s->kp, s->ki, 0.0f, s->max_pwr);
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	edd3 7a00 	vldr	s15, [r3]
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	ed93 7a01 	vldr	s14, [r3, #4]
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	edd3 6a03 	vldr	s13, [r3, #12]
 8001cc4:	eef0 1a66 	vmov.f32	s3, s13
 8001cc8:	ed9f 1a0f 	vldr	s2, [pc, #60]	; 8001d08 <button_handler_encoder3+0xd4>
 8001ccc:	eef0 0a47 	vmov.f32	s1, s14
 8001cd0:	eeb0 0a67 	vmov.f32	s0, s15
 8001cd4:	69b8      	ldr	r0, [r7, #24]
 8001cd6:	f001 f8a2 	bl	8002e1e <PI_Control_Init>
		display_goto(m, COOKING);
 8001cda:	2103      	movs	r1, #3
 8001cdc:	68f8      	ldr	r0, [r7, #12]
 8001cde:	f7fe ff2d 	bl	8000b3c <display_goto>
		break;
 8001ce2:	e00c      	b.n	8001cfe <button_handler_encoder3+0xca>
	case COOKING:
		display_set(m, COOKING_PWRCHANGE, s->max_pwr);
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	edd3 7a03 	vldr	s15, [r3, #12]
 8001cea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cee:	ee17 2a90 	vmov	r2, s15
 8001cf2:	2105      	movs	r1, #5
 8001cf4:	68f8      	ldr	r0, [r7, #12]
 8001cf6:	f7fe ff33 	bl	8000b60 <display_set>
		break;
 8001cfa:	e000      	b.n	8001cfe <button_handler_encoder3+0xca>
	default:
		break;
 8001cfc:	bf00      	nop
	}
}
 8001cfe:	bf00      	nop
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	00000000 	.word	0x00000000

08001d0c <update_DutyCycle>:

extern TIM_HandleTypeDef htim5;


void update_DutyCycle(CookingCtx *c, TIM_HandleTypeDef *htim)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]

	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, c->r1_duty * 10);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	4613      	mov	r3, r2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	4413      	add	r3, r2
 8001d24:	005b      	lsls	r3, r3, #1
 8001d26:	461a      	mov	r2, r3
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, c->r2_duty * 10);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001d34:	461a      	mov	r2, r3
 8001d36:	4613      	mov	r3, r2
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	4413      	add	r3, r2
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	461a      	mov	r2, r3
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, c->r3_duty * 10);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	4613      	mov	r3, r2
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	4413      	add	r3, r2
 8001d54:	005b      	lsls	r3, r3, #1
 8001d56:	461a      	mov	r2, r3
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001d5e:	bf00      	nop
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
	...

08001d6c <Cooking_Handler>:

void Cooking_Handler(CookingCtx *c, Sens t, PI_Oven *pi1, PI_Oven *pi2, PI_Oven *pi3)
{
 8001d6c:	b084      	sub	sp, #16
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b082      	sub	sp, #8
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
 8001d76:	f107 0014 	add.w	r0, r7, #20
 8001d7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}


	switch (c->flag){
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	2b08      	cmp	r3, #8
 8001d84:	f200 8522 	bhi.w	80027cc <Cooking_Handler+0xa60>
 8001d88:	a201      	add	r2, pc, #4	; (adr r2, 8001d90 <Cooking_Handler+0x24>)
 8001d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d8e:	bf00      	nop
 8001d90:	080027cd 	.word	0x080027cd
 8001d94:	08001f07 	.word	0x08001f07
 8001d98:	08002089 	.word	0x08002089
 8001d9c:	080021f7 	.word	0x080021f7
 8001da0:	08002379 	.word	0x08002379
 8001da4:	080024e7 	.word	0x080024e7
 8001da8:	08002669 	.word	0x08002669
 8001dac:	08001db5 	.word	0x08001db5
 8001db0:	080027c3 	.word	0x080027c3
	case PENDING:
		break;
	case FASTSTART:

		if (c->faststart->tempPerMin >= 0){
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a1b      	ldr	r3, [r3, #32]
 8001db8:	f503 6301 	add.w	r3, r3, #2064	; 0x810
 8001dbc:	edd3 7a00 	vldr	s15, [r3]
 8001dc0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc8:	db75      	blt.n	8001eb6 <Cooking_Handler+0x14a>
			c->r1_duty = PI_Control_Update(pi1, c->faststart->tempForMin[i], t.sens1_temp, PI_DT);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6a1a      	ldr	r2, [r3, #32]
 8001dce:	4ba9      	ldr	r3, [pc, #676]	; (8002074 <Cooking_Handler+0x308>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	3304      	adds	r3, #4
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	4413      	add	r3, r2
 8001dd8:	edd3 7a00 	vldr	s15, [r3]
 8001ddc:	ed97 7a07 	vldr	s14, [r7, #28]
 8001de0:	ed9f 1aa5 	vldr	s2, [pc, #660]	; 8002078 <Cooking_Handler+0x30c>
 8001de4:	eef0 0a47 	vmov.f32	s1, s14
 8001de8:	eeb0 0a67 	vmov.f32	s0, s15
 8001dec:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001dee:	f001 f862 	bl	8002eb6 <PI_Control_Update>
 8001df2:	eef0 7a40 	vmov.f32	s15, s0
 8001df6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001dfa:	edc7 7a00 	vstr	s15, [r7]
 8001dfe:	783b      	ldrb	r3, [r7, #0]
 8001e00:	b2da      	uxtb	r2, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			c->r2_duty = PI_Control_Update(pi2, c->faststart->tempForMin[i], t.sens2_temp, PI_DT);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6a1a      	ldr	r2, [r3, #32]
 8001e0c:	4b99      	ldr	r3, [pc, #612]	; (8002074 <Cooking_Handler+0x308>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	3304      	adds	r3, #4
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	4413      	add	r3, r2
 8001e16:	edd3 7a00 	vldr	s15, [r3]
 8001e1a:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e1e:	ed9f 1a96 	vldr	s2, [pc, #600]	; 8002078 <Cooking_Handler+0x30c>
 8001e22:	eef0 0a47 	vmov.f32	s1, s14
 8001e26:	eeb0 0a67 	vmov.f32	s0, s15
 8001e2a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001e2c:	f001 f843 	bl	8002eb6 <PI_Control_Update>
 8001e30:	eef0 7a40 	vmov.f32	s15, s0
 8001e34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e38:	edc7 7a00 	vstr	s15, [r7]
 8001e3c:	783b      	ldrb	r3, [r7, #0]
 8001e3e:	b2da      	uxtb	r2, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			c->r3_duty = PI_Control_Update(pi3, c->faststart->tempForMin[i], t.sens3_temp, PI_DT);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6a1a      	ldr	r2, [r3, #32]
 8001e4a:	4b8a      	ldr	r3, [pc, #552]	; (8002074 <Cooking_Handler+0x308>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	3304      	adds	r3, #4
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	4413      	add	r3, r2
 8001e54:	edd3 7a00 	vldr	s15, [r3]
 8001e58:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001e5c:	ed9f 1a86 	vldr	s2, [pc, #536]	; 8002078 <Cooking_Handler+0x30c>
 8001e60:	eef0 0a47 	vmov.f32	s1, s14
 8001e64:	eeb0 0a67 	vmov.f32	s0, s15
 8001e68:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001e6a:	f001 f824 	bl	8002eb6 <PI_Control_Update>
 8001e6e:	eef0 7a40 	vmov.f32	s15, s0
 8001e72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e76:	edc7 7a00 	vstr	s15, [r7]
 8001e7a:	783b      	ldrb	r3, [r7, #0]
 8001e7c:	b2da      	uxtb	r2, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

			c->duty_mean = (c->r1_duty + c->r2_duty + c->r3_duty) / 3;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001e92:	4413      	add	r3, r2
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 8001e9a:	4413      	add	r3, r2
 8001e9c:	4a77      	ldr	r2, [pc, #476]	; (800207c <Cooking_Handler+0x310>)
 8001e9e:	fb82 1203 	smull	r1, r2, r2, r3
 8001ea2:	17db      	asrs	r3, r3, #31
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	b2da      	uxtb	r2, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

			update_DutyCycle(c, &htim5);
 8001eae:	4974      	ldr	r1, [pc, #464]	; (8002080 <Cooking_Handler+0x314>)
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f7ff ff2b 	bl	8001d0c <update_DutyCycle>
//			}

		}


		if (++k >= 600) {
 8001eb6:	4b73      	ldr	r3, [pc, #460]	; (8002084 <Cooking_Handler+0x318>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	3301      	adds	r3, #1
 8001ebc:	4a71      	ldr	r2, [pc, #452]	; (8002084 <Cooking_Handler+0x318>)
 8001ebe:	6013      	str	r3, [r2, #0]
 8001ec0:	4b70      	ldr	r3, [pc, #448]	; (8002084 <Cooking_Handler+0x318>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001ec8:	d30e      	bcc.n	8001ee8 <Cooking_Handler+0x17c>
			i++;
 8001eca:	4b6a      	ldr	r3, [pc, #424]	; (8002074 <Cooking_Handler+0x308>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	3301      	adds	r3, #1
 8001ed0:	4a68      	ldr	r2, [pc, #416]	; (8002074 <Cooking_Handler+0x308>)
 8001ed2:	6013      	str	r3, [r2, #0]
		    k = 0;
 8001ed4:	4b6b      	ldr	r3, [pc, #428]	; (8002084 <Cooking_Handler+0x318>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
		    c->faststart->remTime--;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6a1b      	ldr	r3, [r3, #32]
 8001ede:	f8d3 2818 	ldr.w	r2, [r3, #2072]	; 0x818
 8001ee2:	3a01      	subs	r2, #1
 8001ee4:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818

		}
		if(i >= c->faststart->totalDuration){
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6a1b      	ldr	r3, [r3, #32]
 8001eec:	f8b3 381c 	ldrh.w	r3, [r3, #2076]	; 0x81c
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	4b60      	ldr	r3, [pc, #384]	; (8002074 <Cooking_Handler+0x308>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	f200 846a 	bhi.w	80027d0 <Cooking_Handler+0xa64>

			c->flag = ABORT;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2208      	movs	r2, #8
 8001f00:	701a      	strb	r2, [r3, #0]

		}
		break;
 8001f02:	f000 bc65 	b.w	80027d0 <Cooking_Handler+0xa64>
	case STAGE_1:


		if (c->stage1->tempPerMin >= 0){
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f503 6301 	add.w	r3, r3, #2064	; 0x810
 8001f0e:	edd3 7a00 	vldr	s15, [r3]
 8001f12:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f1a:	db75      	blt.n	8002008 <Cooking_Handler+0x29c>
			c->r1_duty = PI_Control_Update(pi1, c->stage1->tempForMin[i], t.sens1_temp, PI_DT);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	689a      	ldr	r2, [r3, #8]
 8001f20:	4b54      	ldr	r3, [pc, #336]	; (8002074 <Cooking_Handler+0x308>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	3304      	adds	r3, #4
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	4413      	add	r3, r2
 8001f2a:	edd3 7a00 	vldr	s15, [r3]
 8001f2e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001f32:	ed9f 1a51 	vldr	s2, [pc, #324]	; 8002078 <Cooking_Handler+0x30c>
 8001f36:	eef0 0a47 	vmov.f32	s1, s14
 8001f3a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f3e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001f40:	f000 ffb9 	bl	8002eb6 <PI_Control_Update>
 8001f44:	eef0 7a40 	vmov.f32	s15, s0
 8001f48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f4c:	edc7 7a00 	vstr	s15, [r7]
 8001f50:	783b      	ldrb	r3, [r7, #0]
 8001f52:	b2da      	uxtb	r2, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			c->r2_duty = PI_Control_Update(pi2, c->stage1->tempForMin[i], t.sens2_temp, PI_DT);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	689a      	ldr	r2, [r3, #8]
 8001f5e:	4b45      	ldr	r3, [pc, #276]	; (8002074 <Cooking_Handler+0x308>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	3304      	adds	r3, #4
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	4413      	add	r3, r2
 8001f68:	edd3 7a00 	vldr	s15, [r3]
 8001f6c:	ed97 7a08 	vldr	s14, [r7, #32]
 8001f70:	ed9f 1a41 	vldr	s2, [pc, #260]	; 8002078 <Cooking_Handler+0x30c>
 8001f74:	eef0 0a47 	vmov.f32	s1, s14
 8001f78:	eeb0 0a67 	vmov.f32	s0, s15
 8001f7c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001f7e:	f000 ff9a 	bl	8002eb6 <PI_Control_Update>
 8001f82:	eef0 7a40 	vmov.f32	s15, s0
 8001f86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f8a:	edc7 7a00 	vstr	s15, [r7]
 8001f8e:	783b      	ldrb	r3, [r7, #0]
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			c->r3_duty = PI_Control_Update(pi3, c->stage1->tempForMin[i], t.sens3_temp, PI_DT);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689a      	ldr	r2, [r3, #8]
 8001f9c:	4b35      	ldr	r3, [pc, #212]	; (8002074 <Cooking_Handler+0x308>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	3304      	adds	r3, #4
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	4413      	add	r3, r2
 8001fa6:	edd3 7a00 	vldr	s15, [r3]
 8001faa:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001fae:	ed9f 1a32 	vldr	s2, [pc, #200]	; 8002078 <Cooking_Handler+0x30c>
 8001fb2:	eef0 0a47 	vmov.f32	s1, s14
 8001fb6:	eeb0 0a67 	vmov.f32	s0, s15
 8001fba:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001fbc:	f000 ff7b 	bl	8002eb6 <PI_Control_Update>
 8001fc0:	eef0 7a40 	vmov.f32	s15, s0
 8001fc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fc8:	edc7 7a00 	vstr	s15, [r7]
 8001fcc:	783b      	ldrb	r3, [r7, #0]
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

			c->duty_mean = (c->r1_duty + c->r2_duty + c->r3_duty) / 3;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001fdc:	461a      	mov	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001fe4:	4413      	add	r3, r2
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 8001fec:	4413      	add	r3, r2
 8001fee:	4a23      	ldr	r2, [pc, #140]	; (800207c <Cooking_Handler+0x310>)
 8001ff0:	fb82 1203 	smull	r1, r2, r2, r3
 8001ff4:	17db      	asrs	r3, r3, #31
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	b2da      	uxtb	r2, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

			update_DutyCycle(c, &htim5);
 8002000:	491f      	ldr	r1, [pc, #124]	; (8002080 <Cooking_Handler+0x314>)
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f7ff fe82 	bl	8001d0c <update_DutyCycle>
//			}

		}


		if (++k >= 600) {
 8002008:	4b1e      	ldr	r3, [pc, #120]	; (8002084 <Cooking_Handler+0x318>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	3301      	adds	r3, #1
 800200e:	4a1d      	ldr	r2, [pc, #116]	; (8002084 <Cooking_Handler+0x318>)
 8002010:	6013      	str	r3, [r2, #0]
 8002012:	4b1c      	ldr	r3, [pc, #112]	; (8002084 <Cooking_Handler+0x318>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800201a:	d30e      	bcc.n	800203a <Cooking_Handler+0x2ce>
			i++;
 800201c:	4b15      	ldr	r3, [pc, #84]	; (8002074 <Cooking_Handler+0x308>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	3301      	adds	r3, #1
 8002022:	4a14      	ldr	r2, [pc, #80]	; (8002074 <Cooking_Handler+0x308>)
 8002024:	6013      	str	r3, [r2, #0]
		    k = 0;
 8002026:	4b17      	ldr	r3, [pc, #92]	; (8002084 <Cooking_Handler+0x318>)
 8002028:	2200      	movs	r2, #0
 800202a:	601a      	str	r2, [r3, #0]
		    c->stage1->remTime--;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	f8d3 2818 	ldr.w	r2, [r3, #2072]	; 0x818
 8002034:	3a01      	subs	r2, #1
 8002036:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818

		}
		if(i >= c->stage1->totalDuration){
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	f8b3 381c 	ldrh.w	r3, [r3, #2076]	; 0x81c
 8002042:	461a      	mov	r2, r3
 8002044:	4b0b      	ldr	r3, [pc, #44]	; (8002074 <Cooking_Handler+0x308>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	429a      	cmp	r2, r3
 800204a:	f200 83c3 	bhi.w	80027d4 <Cooking_Handler+0xa68>

			if(c->stage2->state == TRUE){
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	68db      	ldr	r3, [r3, #12]
 8002052:	795b      	ldrb	r3, [r3, #5]
 8002054:	2b01      	cmp	r3, #1
 8002056:	d109      	bne.n	800206c <Cooking_Handler+0x300>

				c->flag = STAGE_2;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2202      	movs	r2, #2
 800205c:	701a      	strb	r2, [r3, #0]
				i = 0;
 800205e:	4b05      	ldr	r3, [pc, #20]	; (8002074 <Cooking_Handler+0x308>)
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
				k = 0;
 8002064:	4b07      	ldr	r3, [pc, #28]	; (8002084 <Cooking_Handler+0x318>)
 8002066:	2200      	movs	r2, #0
 8002068:	601a      	str	r2, [r3, #0]
			}else c->flag = ABORT;

		}
		break;
 800206a:	e3b3      	b.n	80027d4 <Cooking_Handler+0xa68>
			}else c->flag = ABORT;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2208      	movs	r2, #8
 8002070:	701a      	strb	r2, [r3, #0]
		break;
 8002072:	e3af      	b.n	80027d4 <Cooking_Handler+0xa68>
 8002074:	200002cc 	.word	0x200002cc
 8002078:	3dcccccd 	.word	0x3dcccccd
 800207c:	55555556 	.word	0x55555556
 8002080:	20002e74 	.word	0x20002e74
 8002084:	200002d0 	.word	0x200002d0
	case STAGE_2:

		if (c->stage2->tempPerMin >= 0){
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	f503 6301 	add.w	r3, r3, #2064	; 0x810
 8002090:	edd3 7a00 	vldr	s15, [r3]
 8002094:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800209c:	db75      	blt.n	800218a <Cooking_Handler+0x41e>
			c->r1_duty = PI_Control_Update(pi1, c->stage2->tempForMin[i], t.sens1_temp, PI_DT);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	68da      	ldr	r2, [r3, #12]
 80020a2:	4bb0      	ldr	r3, [pc, #704]	; (8002364 <Cooking_Handler+0x5f8>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	3304      	adds	r3, #4
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4413      	add	r3, r2
 80020ac:	edd3 7a00 	vldr	s15, [r3]
 80020b0:	ed97 7a07 	vldr	s14, [r7, #28]
 80020b4:	ed9f 1aac 	vldr	s2, [pc, #688]	; 8002368 <Cooking_Handler+0x5fc>
 80020b8:	eef0 0a47 	vmov.f32	s1, s14
 80020bc:	eeb0 0a67 	vmov.f32	s0, s15
 80020c0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80020c2:	f000 fef8 	bl	8002eb6 <PI_Control_Update>
 80020c6:	eef0 7a40 	vmov.f32	s15, s0
 80020ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020ce:	edc7 7a00 	vstr	s15, [r7]
 80020d2:	783b      	ldrb	r3, [r7, #0]
 80020d4:	b2da      	uxtb	r2, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			c->r2_duty = PI_Control_Update(pi2, c->stage2->tempForMin[i], t.sens2_temp, PI_DT);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	68da      	ldr	r2, [r3, #12]
 80020e0:	4ba0      	ldr	r3, [pc, #640]	; (8002364 <Cooking_Handler+0x5f8>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	3304      	adds	r3, #4
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	4413      	add	r3, r2
 80020ea:	edd3 7a00 	vldr	s15, [r3]
 80020ee:	ed97 7a08 	vldr	s14, [r7, #32]
 80020f2:	ed9f 1a9d 	vldr	s2, [pc, #628]	; 8002368 <Cooking_Handler+0x5fc>
 80020f6:	eef0 0a47 	vmov.f32	s1, s14
 80020fa:	eeb0 0a67 	vmov.f32	s0, s15
 80020fe:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002100:	f000 fed9 	bl	8002eb6 <PI_Control_Update>
 8002104:	eef0 7a40 	vmov.f32	s15, s0
 8002108:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800210c:	edc7 7a00 	vstr	s15, [r7]
 8002110:	783b      	ldrb	r3, [r7, #0]
 8002112:	b2da      	uxtb	r2, r3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			c->r3_duty = PI_Control_Update(pi3, c->stage2->tempForMin[i], t.sens3_temp, PI_DT);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	68da      	ldr	r2, [r3, #12]
 800211e:	4b91      	ldr	r3, [pc, #580]	; (8002364 <Cooking_Handler+0x5f8>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	3304      	adds	r3, #4
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	4413      	add	r3, r2
 8002128:	edd3 7a00 	vldr	s15, [r3]
 800212c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002130:	ed9f 1a8d 	vldr	s2, [pc, #564]	; 8002368 <Cooking_Handler+0x5fc>
 8002134:	eef0 0a47 	vmov.f32	s1, s14
 8002138:	eeb0 0a67 	vmov.f32	s0, s15
 800213c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800213e:	f000 feba 	bl	8002eb6 <PI_Control_Update>
 8002142:	eef0 7a40 	vmov.f32	s15, s0
 8002146:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800214a:	edc7 7a00 	vstr	s15, [r7]
 800214e:	783b      	ldrb	r3, [r7, #0]
 8002150:	b2da      	uxtb	r2, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

			c->duty_mean = (c->r1_duty + c->r2_duty + c->r3_duty) / 3;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800215e:	461a      	mov	r2, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002166:	4413      	add	r3, r2
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 800216e:	4413      	add	r3, r2
 8002170:	4a7e      	ldr	r2, [pc, #504]	; (800236c <Cooking_Handler+0x600>)
 8002172:	fb82 1203 	smull	r1, r2, r2, r3
 8002176:	17db      	asrs	r3, r3, #31
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	b2da      	uxtb	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

			update_DutyCycle(c, &htim5);
 8002182:	497b      	ldr	r1, [pc, #492]	; (8002370 <Cooking_Handler+0x604>)
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f7ff fdc1 	bl	8001d0c <update_DutyCycle>
//
//			}

		}

		if (++k >= 600) {
 800218a:	4b7a      	ldr	r3, [pc, #488]	; (8002374 <Cooking_Handler+0x608>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	3301      	adds	r3, #1
 8002190:	4a78      	ldr	r2, [pc, #480]	; (8002374 <Cooking_Handler+0x608>)
 8002192:	6013      	str	r3, [r2, #0]
 8002194:	4b77      	ldr	r3, [pc, #476]	; (8002374 <Cooking_Handler+0x608>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800219c:	d30e      	bcc.n	80021bc <Cooking_Handler+0x450>
			i++;
 800219e:	4b71      	ldr	r3, [pc, #452]	; (8002364 <Cooking_Handler+0x5f8>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	3301      	adds	r3, #1
 80021a4:	4a6f      	ldr	r2, [pc, #444]	; (8002364 <Cooking_Handler+0x5f8>)
 80021a6:	6013      	str	r3, [r2, #0]
		    k = 0;
 80021a8:	4b72      	ldr	r3, [pc, #456]	; (8002374 <Cooking_Handler+0x608>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	601a      	str	r2, [r3, #0]
		    c->stage2->remTime--;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	68db      	ldr	r3, [r3, #12]
 80021b2:	f8d3 2818 	ldr.w	r2, [r3, #2072]	; 0x818
 80021b6:	3a01      	subs	r2, #1
 80021b8:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818

		}
		if(i >= c->stage2->totalDuration){
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	f8b3 381c 	ldrh.w	r3, [r3, #2076]	; 0x81c
 80021c4:	461a      	mov	r2, r3
 80021c6:	4b67      	ldr	r3, [pc, #412]	; (8002364 <Cooking_Handler+0x5f8>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	f200 8304 	bhi.w	80027d8 <Cooking_Handler+0xa6c>
			if(c->stage3->state == TRUE){
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	691b      	ldr	r3, [r3, #16]
 80021d4:	795b      	ldrb	r3, [r3, #5]
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d109      	bne.n	80021ee <Cooking_Handler+0x482>

				c->flag = STAGE_2;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2202      	movs	r2, #2
 80021de:	701a      	strb	r2, [r3, #0]
				i = 0;
 80021e0:	4b60      	ldr	r3, [pc, #384]	; (8002364 <Cooking_Handler+0x5f8>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]
				k = 0;
 80021e6:	4b63      	ldr	r3, [pc, #396]	; (8002374 <Cooking_Handler+0x608>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
			}else c->flag = ABORT;
		}
		break;
 80021ec:	e2f4      	b.n	80027d8 <Cooking_Handler+0xa6c>
			}else c->flag = ABORT;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2208      	movs	r2, #8
 80021f2:	701a      	strb	r2, [r3, #0]
		break;
 80021f4:	e2f0      	b.n	80027d8 <Cooking_Handler+0xa6c>
	case STAGE_3:

		if (c->stage3->tempPerMin >= 0){
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	691b      	ldr	r3, [r3, #16]
 80021fa:	f503 6301 	add.w	r3, r3, #2064	; 0x810
 80021fe:	edd3 7a00 	vldr	s15, [r3]
 8002202:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800220a:	db75      	blt.n	80022f8 <Cooking_Handler+0x58c>
			c->r1_duty = PI_Control_Update(pi1, c->stage3->tempForMin[i], t.sens1_temp, PI_DT);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	691a      	ldr	r2, [r3, #16]
 8002210:	4b54      	ldr	r3, [pc, #336]	; (8002364 <Cooking_Handler+0x5f8>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	3304      	adds	r3, #4
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	4413      	add	r3, r2
 800221a:	edd3 7a00 	vldr	s15, [r3]
 800221e:	ed97 7a07 	vldr	s14, [r7, #28]
 8002222:	ed9f 1a51 	vldr	s2, [pc, #324]	; 8002368 <Cooking_Handler+0x5fc>
 8002226:	eef0 0a47 	vmov.f32	s1, s14
 800222a:	eeb0 0a67 	vmov.f32	s0, s15
 800222e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002230:	f000 fe41 	bl	8002eb6 <PI_Control_Update>
 8002234:	eef0 7a40 	vmov.f32	s15, s0
 8002238:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800223c:	edc7 7a00 	vstr	s15, [r7]
 8002240:	783b      	ldrb	r3, [r7, #0]
 8002242:	b2da      	uxtb	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			c->r2_duty = PI_Control_Update(pi2, c->stage3->tempForMin[i], t.sens2_temp, PI_DT);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	691a      	ldr	r2, [r3, #16]
 800224e:	4b45      	ldr	r3, [pc, #276]	; (8002364 <Cooking_Handler+0x5f8>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	3304      	adds	r3, #4
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	4413      	add	r3, r2
 8002258:	edd3 7a00 	vldr	s15, [r3]
 800225c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002260:	ed9f 1a41 	vldr	s2, [pc, #260]	; 8002368 <Cooking_Handler+0x5fc>
 8002264:	eef0 0a47 	vmov.f32	s1, s14
 8002268:	eeb0 0a67 	vmov.f32	s0, s15
 800226c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800226e:	f000 fe22 	bl	8002eb6 <PI_Control_Update>
 8002272:	eef0 7a40 	vmov.f32	s15, s0
 8002276:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800227a:	edc7 7a00 	vstr	s15, [r7]
 800227e:	783b      	ldrb	r3, [r7, #0]
 8002280:	b2da      	uxtb	r2, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			c->r3_duty = PI_Control_Update(pi3, c->stage3->tempForMin[i], t.sens3_temp, PI_DT);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	691a      	ldr	r2, [r3, #16]
 800228c:	4b35      	ldr	r3, [pc, #212]	; (8002364 <Cooking_Handler+0x5f8>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	3304      	adds	r3, #4
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	4413      	add	r3, r2
 8002296:	edd3 7a00 	vldr	s15, [r3]
 800229a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800229e:	ed9f 1a32 	vldr	s2, [pc, #200]	; 8002368 <Cooking_Handler+0x5fc>
 80022a2:	eef0 0a47 	vmov.f32	s1, s14
 80022a6:	eeb0 0a67 	vmov.f32	s0, s15
 80022aa:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80022ac:	f000 fe03 	bl	8002eb6 <PI_Control_Update>
 80022b0:	eef0 7a40 	vmov.f32	s15, s0
 80022b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022b8:	edc7 7a00 	vstr	s15, [r7]
 80022bc:	783b      	ldrb	r3, [r7, #0]
 80022be:	b2da      	uxtb	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

			c->duty_mean = (c->r1_duty + c->r2_duty + c->r3_duty) / 3;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80022cc:	461a      	mov	r2, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80022d4:	4413      	add	r3, r2
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 80022dc:	4413      	add	r3, r2
 80022de:	4a23      	ldr	r2, [pc, #140]	; (800236c <Cooking_Handler+0x600>)
 80022e0:	fb82 1203 	smull	r1, r2, r2, r3
 80022e4:	17db      	asrs	r3, r3, #31
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	b2da      	uxtb	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

			update_DutyCycle(c, &htim5);
 80022f0:	491f      	ldr	r1, [pc, #124]	; (8002370 <Cooking_Handler+0x604>)
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f7ff fd0a 	bl	8001d0c <update_DutyCycle>
//
//			}

		}

		if (++k >= 600) {
 80022f8:	4b1e      	ldr	r3, [pc, #120]	; (8002374 <Cooking_Handler+0x608>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	3301      	adds	r3, #1
 80022fe:	4a1d      	ldr	r2, [pc, #116]	; (8002374 <Cooking_Handler+0x608>)
 8002300:	6013      	str	r3, [r2, #0]
 8002302:	4b1c      	ldr	r3, [pc, #112]	; (8002374 <Cooking_Handler+0x608>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800230a:	d30e      	bcc.n	800232a <Cooking_Handler+0x5be>
			i++;
 800230c:	4b15      	ldr	r3, [pc, #84]	; (8002364 <Cooking_Handler+0x5f8>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	3301      	adds	r3, #1
 8002312:	4a14      	ldr	r2, [pc, #80]	; (8002364 <Cooking_Handler+0x5f8>)
 8002314:	6013      	str	r3, [r2, #0]
		    k = 0;
 8002316:	4b17      	ldr	r3, [pc, #92]	; (8002374 <Cooking_Handler+0x608>)
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]
		    c->stage3->remTime--;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	691b      	ldr	r3, [r3, #16]
 8002320:	f8d3 2818 	ldr.w	r2, [r3, #2072]	; 0x818
 8002324:	3a01      	subs	r2, #1
 8002326:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
		}
		if(i >= c->stage3->totalDuration){
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	691b      	ldr	r3, [r3, #16]
 800232e:	f8b3 381c 	ldrh.w	r3, [r3, #2076]	; 0x81c
 8002332:	461a      	mov	r2, r3
 8002334:	4b0b      	ldr	r3, [pc, #44]	; (8002364 <Cooking_Handler+0x5f8>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	429a      	cmp	r2, r3
 800233a:	f200 824f 	bhi.w	80027dc <Cooking_Handler+0xa70>
			if(c->stage4->state == TRUE){
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	695b      	ldr	r3, [r3, #20]
 8002342:	795b      	ldrb	r3, [r3, #5]
 8002344:	2b01      	cmp	r3, #1
 8002346:	d109      	bne.n	800235c <Cooking_Handler+0x5f0>

				c->flag = STAGE_4;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2204      	movs	r2, #4
 800234c:	701a      	strb	r2, [r3, #0]
				i = 0;
 800234e:	4b05      	ldr	r3, [pc, #20]	; (8002364 <Cooking_Handler+0x5f8>)
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]
				k = 0;
 8002354:	4b07      	ldr	r3, [pc, #28]	; (8002374 <Cooking_Handler+0x608>)
 8002356:	2200      	movs	r2, #0
 8002358:	601a      	str	r2, [r3, #0]
			}else c->flag = ABORT;
		}
		break;
 800235a:	e23f      	b.n	80027dc <Cooking_Handler+0xa70>
			}else c->flag = ABORT;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2208      	movs	r2, #8
 8002360:	701a      	strb	r2, [r3, #0]
		break;
 8002362:	e23b      	b.n	80027dc <Cooking_Handler+0xa70>
 8002364:	200002cc 	.word	0x200002cc
 8002368:	3dcccccd 	.word	0x3dcccccd
 800236c:	55555556 	.word	0x55555556
 8002370:	20002e74 	.word	0x20002e74
 8002374:	200002d0 	.word	0x200002d0
	case STAGE_4:

		if (c->stage4->tempPerMin >= 0){
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	695b      	ldr	r3, [r3, #20]
 800237c:	f503 6301 	add.w	r3, r3, #2064	; 0x810
 8002380:	edd3 7a00 	vldr	s15, [r3]
 8002384:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800238c:	db75      	blt.n	800247a <Cooking_Handler+0x70e>
			c->r1_duty = PI_Control_Update(pi1, c->stage4->tempForMin[i], t.sens1_temp, PI_DT);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	695a      	ldr	r2, [r3, #20]
 8002392:	4bb0      	ldr	r3, [pc, #704]	; (8002654 <Cooking_Handler+0x8e8>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	3304      	adds	r3, #4
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	4413      	add	r3, r2
 800239c:	edd3 7a00 	vldr	s15, [r3]
 80023a0:	ed97 7a07 	vldr	s14, [r7, #28]
 80023a4:	ed9f 1aac 	vldr	s2, [pc, #688]	; 8002658 <Cooking_Handler+0x8ec>
 80023a8:	eef0 0a47 	vmov.f32	s1, s14
 80023ac:	eeb0 0a67 	vmov.f32	s0, s15
 80023b0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80023b2:	f000 fd80 	bl	8002eb6 <PI_Control_Update>
 80023b6:	eef0 7a40 	vmov.f32	s15, s0
 80023ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023be:	edc7 7a00 	vstr	s15, [r7]
 80023c2:	783b      	ldrb	r3, [r7, #0]
 80023c4:	b2da      	uxtb	r2, r3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			c->r2_duty = PI_Control_Update(pi2, c->stage4->tempForMin[i], t.sens2_temp, PI_DT);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	695a      	ldr	r2, [r3, #20]
 80023d0:	4ba0      	ldr	r3, [pc, #640]	; (8002654 <Cooking_Handler+0x8e8>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	3304      	adds	r3, #4
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	4413      	add	r3, r2
 80023da:	edd3 7a00 	vldr	s15, [r3]
 80023de:	ed97 7a08 	vldr	s14, [r7, #32]
 80023e2:	ed9f 1a9d 	vldr	s2, [pc, #628]	; 8002658 <Cooking_Handler+0x8ec>
 80023e6:	eef0 0a47 	vmov.f32	s1, s14
 80023ea:	eeb0 0a67 	vmov.f32	s0, s15
 80023ee:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80023f0:	f000 fd61 	bl	8002eb6 <PI_Control_Update>
 80023f4:	eef0 7a40 	vmov.f32	s15, s0
 80023f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023fc:	edc7 7a00 	vstr	s15, [r7]
 8002400:	783b      	ldrb	r3, [r7, #0]
 8002402:	b2da      	uxtb	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			c->r3_duty = PI_Control_Update(pi3, c->stage4->tempForMin[i], t.sens3_temp, PI_DT);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	695a      	ldr	r2, [r3, #20]
 800240e:	4b91      	ldr	r3, [pc, #580]	; (8002654 <Cooking_Handler+0x8e8>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	3304      	adds	r3, #4
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	4413      	add	r3, r2
 8002418:	edd3 7a00 	vldr	s15, [r3]
 800241c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002420:	ed9f 1a8d 	vldr	s2, [pc, #564]	; 8002658 <Cooking_Handler+0x8ec>
 8002424:	eef0 0a47 	vmov.f32	s1, s14
 8002428:	eeb0 0a67 	vmov.f32	s0, s15
 800242c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800242e:	f000 fd42 	bl	8002eb6 <PI_Control_Update>
 8002432:	eef0 7a40 	vmov.f32	s15, s0
 8002436:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800243a:	edc7 7a00 	vstr	s15, [r7]
 800243e:	783b      	ldrb	r3, [r7, #0]
 8002440:	b2da      	uxtb	r2, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

			c->duty_mean = (c->r1_duty + c->r2_duty + c->r3_duty) / 3;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800244e:	461a      	mov	r2, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002456:	4413      	add	r3, r2
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 800245e:	4413      	add	r3, r2
 8002460:	4a7e      	ldr	r2, [pc, #504]	; (800265c <Cooking_Handler+0x8f0>)
 8002462:	fb82 1203 	smull	r1, r2, r2, r3
 8002466:	17db      	asrs	r3, r3, #31
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	b2da      	uxtb	r2, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

			update_DutyCycle(c, &htim5);
 8002472:	497b      	ldr	r1, [pc, #492]	; (8002660 <Cooking_Handler+0x8f4>)
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f7ff fc49 	bl	8001d0c <update_DutyCycle>
//
//			}

		}

		if (++k >= 600) {
 800247a:	4b7a      	ldr	r3, [pc, #488]	; (8002664 <Cooking_Handler+0x8f8>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	3301      	adds	r3, #1
 8002480:	4a78      	ldr	r2, [pc, #480]	; (8002664 <Cooking_Handler+0x8f8>)
 8002482:	6013      	str	r3, [r2, #0]
 8002484:	4b77      	ldr	r3, [pc, #476]	; (8002664 <Cooking_Handler+0x8f8>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800248c:	d30e      	bcc.n	80024ac <Cooking_Handler+0x740>
			i++;
 800248e:	4b71      	ldr	r3, [pc, #452]	; (8002654 <Cooking_Handler+0x8e8>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	3301      	adds	r3, #1
 8002494:	4a6f      	ldr	r2, [pc, #444]	; (8002654 <Cooking_Handler+0x8e8>)
 8002496:	6013      	str	r3, [r2, #0]
		    k = 0;
 8002498:	4b72      	ldr	r3, [pc, #456]	; (8002664 <Cooking_Handler+0x8f8>)
 800249a:	2200      	movs	r2, #0
 800249c:	601a      	str	r2, [r3, #0]
		    c->stage4->remTime--;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	f8d3 2818 	ldr.w	r2, [r3, #2072]	; 0x818
 80024a6:	3a01      	subs	r2, #1
 80024a8:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818

		}
		if(i >= c->stage4->totalDuration){
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	695b      	ldr	r3, [r3, #20]
 80024b0:	f8b3 381c 	ldrh.w	r3, [r3, #2076]	; 0x81c
 80024b4:	461a      	mov	r2, r3
 80024b6:	4b67      	ldr	r3, [pc, #412]	; (8002654 <Cooking_Handler+0x8e8>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	429a      	cmp	r2, r3
 80024bc:	f200 8190 	bhi.w	80027e0 <Cooking_Handler+0xa74>
			if(c->stage5->state == TRUE){
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	699b      	ldr	r3, [r3, #24]
 80024c4:	795b      	ldrb	r3, [r3, #5]
 80024c6:	2b01      	cmp	r3, #1
 80024c8:	d109      	bne.n	80024de <Cooking_Handler+0x772>

				c->flag = STAGE_5;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2205      	movs	r2, #5
 80024ce:	701a      	strb	r2, [r3, #0]
				i = 0;
 80024d0:	4b60      	ldr	r3, [pc, #384]	; (8002654 <Cooking_Handler+0x8e8>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	601a      	str	r2, [r3, #0]
				k = 0;
 80024d6:	4b63      	ldr	r3, [pc, #396]	; (8002664 <Cooking_Handler+0x8f8>)
 80024d8:	2200      	movs	r2, #0
 80024da:	601a      	str	r2, [r3, #0]
			}else c->flag = ABORT;
		}
		break;
 80024dc:	e180      	b.n	80027e0 <Cooking_Handler+0xa74>
			}else c->flag = ABORT;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2208      	movs	r2, #8
 80024e2:	701a      	strb	r2, [r3, #0]
		break;
 80024e4:	e17c      	b.n	80027e0 <Cooking_Handler+0xa74>
	case STAGE_5:

		if (c->stage5->tempPerMin >= 0){
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	f503 6301 	add.w	r3, r3, #2064	; 0x810
 80024ee:	edd3 7a00 	vldr	s15, [r3]
 80024f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024fa:	db75      	blt.n	80025e8 <Cooking_Handler+0x87c>
			c->r1_duty = PI_Control_Update(pi1, c->stage5->tempForMin[i], t.sens1_temp, PI_DT);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	699a      	ldr	r2, [r3, #24]
 8002500:	4b54      	ldr	r3, [pc, #336]	; (8002654 <Cooking_Handler+0x8e8>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	3304      	adds	r3, #4
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	4413      	add	r3, r2
 800250a:	edd3 7a00 	vldr	s15, [r3]
 800250e:	ed97 7a07 	vldr	s14, [r7, #28]
 8002512:	ed9f 1a51 	vldr	s2, [pc, #324]	; 8002658 <Cooking_Handler+0x8ec>
 8002516:	eef0 0a47 	vmov.f32	s1, s14
 800251a:	eeb0 0a67 	vmov.f32	s0, s15
 800251e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002520:	f000 fcc9 	bl	8002eb6 <PI_Control_Update>
 8002524:	eef0 7a40 	vmov.f32	s15, s0
 8002528:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800252c:	edc7 7a00 	vstr	s15, [r7]
 8002530:	783b      	ldrb	r3, [r7, #0]
 8002532:	b2da      	uxtb	r2, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			c->r2_duty = PI_Control_Update(pi2, c->stage5->tempForMin[i], t.sens2_temp, PI_DT);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	699a      	ldr	r2, [r3, #24]
 800253e:	4b45      	ldr	r3, [pc, #276]	; (8002654 <Cooking_Handler+0x8e8>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	3304      	adds	r3, #4
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	4413      	add	r3, r2
 8002548:	edd3 7a00 	vldr	s15, [r3]
 800254c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002550:	ed9f 1a41 	vldr	s2, [pc, #260]	; 8002658 <Cooking_Handler+0x8ec>
 8002554:	eef0 0a47 	vmov.f32	s1, s14
 8002558:	eeb0 0a67 	vmov.f32	s0, s15
 800255c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800255e:	f000 fcaa 	bl	8002eb6 <PI_Control_Update>
 8002562:	eef0 7a40 	vmov.f32	s15, s0
 8002566:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800256a:	edc7 7a00 	vstr	s15, [r7]
 800256e:	783b      	ldrb	r3, [r7, #0]
 8002570:	b2da      	uxtb	r2, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			c->r3_duty = PI_Control_Update(pi3, c->stage5->tempForMin[i], t.sens3_temp, PI_DT);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	699a      	ldr	r2, [r3, #24]
 800257c:	4b35      	ldr	r3, [pc, #212]	; (8002654 <Cooking_Handler+0x8e8>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	3304      	adds	r3, #4
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	4413      	add	r3, r2
 8002586:	edd3 7a00 	vldr	s15, [r3]
 800258a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800258e:	ed9f 1a32 	vldr	s2, [pc, #200]	; 8002658 <Cooking_Handler+0x8ec>
 8002592:	eef0 0a47 	vmov.f32	s1, s14
 8002596:	eeb0 0a67 	vmov.f32	s0, s15
 800259a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800259c:	f000 fc8b 	bl	8002eb6 <PI_Control_Update>
 80025a0:	eef0 7a40 	vmov.f32	s15, s0
 80025a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025a8:	edc7 7a00 	vstr	s15, [r7]
 80025ac:	783b      	ldrb	r3, [r7, #0]
 80025ae:	b2da      	uxtb	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

			c->duty_mean = (c->r1_duty + c->r2_duty + c->r3_duty) / 3;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80025bc:	461a      	mov	r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80025c4:	4413      	add	r3, r2
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 80025cc:	4413      	add	r3, r2
 80025ce:	4a23      	ldr	r2, [pc, #140]	; (800265c <Cooking_Handler+0x8f0>)
 80025d0:	fb82 1203 	smull	r1, r2, r2, r3
 80025d4:	17db      	asrs	r3, r3, #31
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	b2da      	uxtb	r2, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

			update_DutyCycle(c, &htim5);
 80025e0:	491f      	ldr	r1, [pc, #124]	; (8002660 <Cooking_Handler+0x8f4>)
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f7ff fb92 	bl	8001d0c <update_DutyCycle>
//
//			}

		}

		if (++k >= 600) {
 80025e8:	4b1e      	ldr	r3, [pc, #120]	; (8002664 <Cooking_Handler+0x8f8>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	3301      	adds	r3, #1
 80025ee:	4a1d      	ldr	r2, [pc, #116]	; (8002664 <Cooking_Handler+0x8f8>)
 80025f0:	6013      	str	r3, [r2, #0]
 80025f2:	4b1c      	ldr	r3, [pc, #112]	; (8002664 <Cooking_Handler+0x8f8>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 80025fa:	d30e      	bcc.n	800261a <Cooking_Handler+0x8ae>
			i++;
 80025fc:	4b15      	ldr	r3, [pc, #84]	; (8002654 <Cooking_Handler+0x8e8>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	3301      	adds	r3, #1
 8002602:	4a14      	ldr	r2, [pc, #80]	; (8002654 <Cooking_Handler+0x8e8>)
 8002604:	6013      	str	r3, [r2, #0]
		    k = 0;
 8002606:	4b17      	ldr	r3, [pc, #92]	; (8002664 <Cooking_Handler+0x8f8>)
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
		    c->stage5->remTime--;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	f8d3 2818 	ldr.w	r2, [r3, #2072]	; 0x818
 8002614:	3a01      	subs	r2, #1
 8002616:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818

		}
		if(i >= c->stage5->totalDuration){
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	f8b3 381c 	ldrh.w	r3, [r3, #2076]	; 0x81c
 8002622:	461a      	mov	r2, r3
 8002624:	4b0b      	ldr	r3, [pc, #44]	; (8002654 <Cooking_Handler+0x8e8>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	429a      	cmp	r2, r3
 800262a:	f200 80db 	bhi.w	80027e4 <Cooking_Handler+0xa78>
			if(c->stage6->state == TRUE){
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	69db      	ldr	r3, [r3, #28]
 8002632:	795b      	ldrb	r3, [r3, #5]
 8002634:	2b01      	cmp	r3, #1
 8002636:	d109      	bne.n	800264c <Cooking_Handler+0x8e0>

				c->flag = STAGE_6;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2206      	movs	r2, #6
 800263c:	701a      	strb	r2, [r3, #0]
				i = 0;
 800263e:	4b05      	ldr	r3, [pc, #20]	; (8002654 <Cooking_Handler+0x8e8>)
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
				k = 0;
 8002644:	4b07      	ldr	r3, [pc, #28]	; (8002664 <Cooking_Handler+0x8f8>)
 8002646:	2200      	movs	r2, #0
 8002648:	601a      	str	r2, [r3, #0]
			}else c->flag = ABORT;
		}
		break;
 800264a:	e0cb      	b.n	80027e4 <Cooking_Handler+0xa78>
			}else c->flag = ABORT;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2208      	movs	r2, #8
 8002650:	701a      	strb	r2, [r3, #0]
		break;
 8002652:	e0c7      	b.n	80027e4 <Cooking_Handler+0xa78>
 8002654:	200002cc 	.word	0x200002cc
 8002658:	3dcccccd 	.word	0x3dcccccd
 800265c:	55555556 	.word	0x55555556
 8002660:	20002e74 	.word	0x20002e74
 8002664:	200002d0 	.word	0x200002d0
	case STAGE_6:

		if (c->stage6->tempPerMin >= 0){
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	69db      	ldr	r3, [r3, #28]
 800266c:	f503 6301 	add.w	r3, r3, #2064	; 0x810
 8002670:	edd3 7a00 	vldr	s15, [r3]
 8002674:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800267c:	db75      	blt.n	800276a <Cooking_Handler+0x9fe>
			c->r1_duty = PI_Control_Update(pi1, c->stage6->tempForMin[i], t.sens1_temp, PI_DT);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	69da      	ldr	r2, [r3, #28]
 8002682:	4b5d      	ldr	r3, [pc, #372]	; (80027f8 <Cooking_Handler+0xa8c>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	3304      	adds	r3, #4
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	4413      	add	r3, r2
 800268c:	edd3 7a00 	vldr	s15, [r3]
 8002690:	ed97 7a07 	vldr	s14, [r7, #28]
 8002694:	ed9f 1a59 	vldr	s2, [pc, #356]	; 80027fc <Cooking_Handler+0xa90>
 8002698:	eef0 0a47 	vmov.f32	s1, s14
 800269c:	eeb0 0a67 	vmov.f32	s0, s15
 80026a0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80026a2:	f000 fc08 	bl	8002eb6 <PI_Control_Update>
 80026a6:	eef0 7a40 	vmov.f32	s15, s0
 80026aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026ae:	edc7 7a00 	vstr	s15, [r7]
 80026b2:	783b      	ldrb	r3, [r7, #0]
 80026b4:	b2da      	uxtb	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			c->r2_duty = PI_Control_Update(pi2, c->stage6->tempForMin[i], t.sens2_temp, PI_DT);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	69da      	ldr	r2, [r3, #28]
 80026c0:	4b4d      	ldr	r3, [pc, #308]	; (80027f8 <Cooking_Handler+0xa8c>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	3304      	adds	r3, #4
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	4413      	add	r3, r2
 80026ca:	edd3 7a00 	vldr	s15, [r3]
 80026ce:	ed97 7a08 	vldr	s14, [r7, #32]
 80026d2:	ed9f 1a4a 	vldr	s2, [pc, #296]	; 80027fc <Cooking_Handler+0xa90>
 80026d6:	eef0 0a47 	vmov.f32	s1, s14
 80026da:	eeb0 0a67 	vmov.f32	s0, s15
 80026de:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80026e0:	f000 fbe9 	bl	8002eb6 <PI_Control_Update>
 80026e4:	eef0 7a40 	vmov.f32	s15, s0
 80026e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026ec:	edc7 7a00 	vstr	s15, [r7]
 80026f0:	783b      	ldrb	r3, [r7, #0]
 80026f2:	b2da      	uxtb	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			c->r3_duty = PI_Control_Update(pi3, c->stage6->tempForMin[i], t.sens3_temp, PI_DT);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	69da      	ldr	r2, [r3, #28]
 80026fe:	4b3e      	ldr	r3, [pc, #248]	; (80027f8 <Cooking_Handler+0xa8c>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	3304      	adds	r3, #4
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	4413      	add	r3, r2
 8002708:	edd3 7a00 	vldr	s15, [r3]
 800270c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002710:	ed9f 1a3a 	vldr	s2, [pc, #232]	; 80027fc <Cooking_Handler+0xa90>
 8002714:	eef0 0a47 	vmov.f32	s1, s14
 8002718:	eeb0 0a67 	vmov.f32	s0, s15
 800271c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800271e:	f000 fbca 	bl	8002eb6 <PI_Control_Update>
 8002722:	eef0 7a40 	vmov.f32	s15, s0
 8002726:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800272a:	edc7 7a00 	vstr	s15, [r7]
 800272e:	783b      	ldrb	r3, [r7, #0]
 8002730:	b2da      	uxtb	r2, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

			c->duty_mean = (c->r1_duty + c->r2_duty + c->r3_duty) / 3;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800273e:	461a      	mov	r2, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002746:	4413      	add	r3, r2
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 800274e:	4413      	add	r3, r2
 8002750:	4a2b      	ldr	r2, [pc, #172]	; (8002800 <Cooking_Handler+0xa94>)
 8002752:	fb82 1203 	smull	r1, r2, r2, r3
 8002756:	17db      	asrs	r3, r3, #31
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	b2da      	uxtb	r2, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

			update_DutyCycle(c, &htim5);
 8002762:	4928      	ldr	r1, [pc, #160]	; (8002804 <Cooking_Handler+0xa98>)
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f7ff fad1 	bl	8001d0c <update_DutyCycle>
//
//			}

		}

		if (++k >= 600) {
 800276a:	4b27      	ldr	r3, [pc, #156]	; (8002808 <Cooking_Handler+0xa9c>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	3301      	adds	r3, #1
 8002770:	4a25      	ldr	r2, [pc, #148]	; (8002808 <Cooking_Handler+0xa9c>)
 8002772:	6013      	str	r3, [r2, #0]
 8002774:	4b24      	ldr	r3, [pc, #144]	; (8002808 <Cooking_Handler+0xa9c>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800277c:	d30e      	bcc.n	800279c <Cooking_Handler+0xa30>
			i++;
 800277e:	4b1e      	ldr	r3, [pc, #120]	; (80027f8 <Cooking_Handler+0xa8c>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	3301      	adds	r3, #1
 8002784:	4a1c      	ldr	r2, [pc, #112]	; (80027f8 <Cooking_Handler+0xa8c>)
 8002786:	6013      	str	r3, [r2, #0]
		    k = 0;
 8002788:	4b1f      	ldr	r3, [pc, #124]	; (8002808 <Cooking_Handler+0xa9c>)
 800278a:	2200      	movs	r2, #0
 800278c:	601a      	str	r2, [r3, #0]
		    c->stage6->remTime--;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	69db      	ldr	r3, [r3, #28]
 8002792:	f8d3 2818 	ldr.w	r2, [r3, #2072]	; 0x818
 8002796:	3a01      	subs	r2, #1
 8002798:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818

		}
		if(i >= c->stage6->totalDuration){
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	69db      	ldr	r3, [r3, #28]
 80027a0:	f8b3 381c 	ldrh.w	r3, [r3, #2076]	; 0x81c
 80027a4:	461a      	mov	r2, r3
 80027a6:	4b14      	ldr	r3, [pc, #80]	; (80027f8 <Cooking_Handler+0xa8c>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d81c      	bhi.n	80027e8 <Cooking_Handler+0xa7c>
			i = 0;
 80027ae:	4b12      	ldr	r3, [pc, #72]	; (80027f8 <Cooking_Handler+0xa8c>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	601a      	str	r2, [r3, #0]
			k = 0;
 80027b4:	4b14      	ldr	r3, [pc, #80]	; (8002808 <Cooking_Handler+0xa9c>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	601a      	str	r2, [r3, #0]
			c->flag = ABORT;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2208      	movs	r2, #8
 80027be:	701a      	strb	r2, [r3, #0]
		}
		break;
 80027c0:	e012      	b.n	80027e8 <Cooking_Handler+0xa7c>
	case ABORT:
		__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, 0);
 80027c2:	4b10      	ldr	r3, [pc, #64]	; (8002804 <Cooking_Handler+0xa98>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2200      	movs	r2, #0
 80027c8:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 80027ca:	e00e      	b.n	80027ea <Cooking_Handler+0xa7e>
	default:
		break;
 80027cc:	bf00      	nop
 80027ce:	e00c      	b.n	80027ea <Cooking_Handler+0xa7e>
		break;
 80027d0:	bf00      	nop
 80027d2:	e00a      	b.n	80027ea <Cooking_Handler+0xa7e>
		break;
 80027d4:	bf00      	nop
 80027d6:	e008      	b.n	80027ea <Cooking_Handler+0xa7e>
		break;
 80027d8:	bf00      	nop
 80027da:	e006      	b.n	80027ea <Cooking_Handler+0xa7e>
		break;
 80027dc:	bf00      	nop
 80027de:	e004      	b.n	80027ea <Cooking_Handler+0xa7e>
		break;
 80027e0:	bf00      	nop
 80027e2:	e002      	b.n	80027ea <Cooking_Handler+0xa7e>
		break;
 80027e4:	bf00      	nop
 80027e6:	e000      	b.n	80027ea <Cooking_Handler+0xa7e>
		break;
 80027e8:	bf00      	nop
	}

}
 80027ea:	bf00      	nop
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80027f4:	b004      	add	sp, #16
 80027f6:	4770      	bx	lr
 80027f8:	200002cc 	.word	0x200002cc
 80027fc:	3dcccccd 	.word	0x3dcccccd
 8002800:	55555556 	.word	0x55555556
 8002804:	20002e74 	.word	0x20002e74
 8002808:	200002d0 	.word	0x200002d0

0800280c <TempSens_IRQ_Handler>:
 */

#include "Sensor_Handler.h"
#include "ds1307_for_stm32_hal.h"

void TempSens_IRQ_Handler(Sens *t, SPI_HandleTypeDef *hspi){
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	6039      	str	r1, [r7, #0]

	if (hspi->Instance == SPI1) {
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a57      	ldr	r2, [pc, #348]	; (8002978 <TempSens_IRQ_Handler+0x16c>)
 800281c:	4293      	cmp	r3, r2
 800281e:	f040 80a6 	bne.w	800296e <TempSens_IRQ_Handler+0x162>

		uint16_t t12;

		t12 = ((t->buffer[0] & 0x7FF8u) >> 3);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	881b      	ldrh	r3, [r3, #0]
 8002826:	08db      	lsrs	r3, r3, #3
 8002828:	b29b      	uxth	r3, r3
 800282a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800282e:	81fb      	strh	r3, [r7, #14]

		if (t12 & 0x800u) {
 8002830:	89fb      	ldrh	r3, [r7, #14]
 8002832:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002836:	2b00      	cmp	r3, #0
 8002838:	d018      	beq.n	800286c <TempSens_IRQ_Handler+0x60>

			t->temp_f = (int16_t) (t12 | 0xF000u) * TEMP_CAL; // 12 bitten 16 bite iaret uzat
 800283a:	89fb      	ldrh	r3, [r7, #14]
 800283c:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8002840:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8002844:	b29b      	uxth	r3, r3
 8002846:	b21b      	sxth	r3, r3
 8002848:	4618      	mov	r0, r3
 800284a:	f7fd ff3f 	bl	80006cc <__aeabi_i2d>
 800284e:	f04f 0200 	mov.w	r2, #0
 8002852:	4b4a      	ldr	r3, [pc, #296]	; (800297c <TempSens_IRQ_Handler+0x170>)
 8002854:	f7fd fcbe 	bl	80001d4 <__aeabi_dmul>
 8002858:	4602      	mov	r2, r0
 800285a:	460b      	mov	r3, r1
 800285c:	4610      	mov	r0, r2
 800285e:	4619      	mov	r1, r3
 8002860:	f7fd ff9e 	bl	80007a0 <__aeabi_d2f>
 8002864:	4602      	mov	r2, r0
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	605a      	str	r2, [r3, #4]
 800286a:	e012      	b.n	8002892 <TempSens_IRQ_Handler+0x86>

		} else {

			t->temp_f = (int16_t) t12 * TEMP_CAL;
 800286c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002870:	4618      	mov	r0, r3
 8002872:	f7fd ff2b 	bl	80006cc <__aeabi_i2d>
 8002876:	f04f 0200 	mov.w	r2, #0
 800287a:	4b40      	ldr	r3, [pc, #256]	; (800297c <TempSens_IRQ_Handler+0x170>)
 800287c:	f7fd fcaa 	bl	80001d4 <__aeabi_dmul>
 8002880:	4602      	mov	r2, r0
 8002882:	460b      	mov	r3, r1
 8002884:	4610      	mov	r0, r2
 8002886:	4619      	mov	r1, r3
 8002888:	f7fd ff8a 	bl	80007a0 <__aeabi_d2f>
 800288c:	4602      	mov	r2, r0
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	605a      	str	r2, [r3, #4]
		}

		if (HAL_GPIO_ReadPin(MAX_CS1_GPIO_Port, MAX_CS1_Pin)
 8002892:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002896:	483a      	ldr	r0, [pc, #232]	; (8002980 <TempSens_IRQ_Handler+0x174>)
 8002898:	f003 ff8c 	bl	80067b4 <HAL_GPIO_ReadPin>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d108      	bne.n	80028b4 <TempSens_IRQ_Handler+0xa8>
				== GPIO_PIN_RESET) {

			t->sens1_temp = t->temp_f;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685a      	ldr	r2, [r3, #4]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	609a      	str	r2, [r3, #8]

			t->temp_f = 0;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f04f 0200 	mov.w	r2, #0
 80028b0:	605a      	str	r2, [r3, #4]
 80028b2:	e040      	b.n	8002936 <TempSens_IRQ_Handler+0x12a>

		} else if (HAL_GPIO_ReadPin(MAX_CS2_GPIO_Port, MAX_CS2_Pin)
 80028b4:	2110      	movs	r1, #16
 80028b6:	4832      	ldr	r0, [pc, #200]	; (8002980 <TempSens_IRQ_Handler+0x174>)
 80028b8:	f003 ff7c 	bl	80067b4 <HAL_GPIO_ReadPin>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d108      	bne.n	80028d4 <TempSens_IRQ_Handler+0xc8>
				== GPIO_PIN_RESET) {

			t->sens2_temp = t->temp_f;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685a      	ldr	r2, [r3, #4]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	60da      	str	r2, [r3, #12]

			t->temp_f = 0;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f04f 0200 	mov.w	r2, #0
 80028d0:	605a      	str	r2, [r3, #4]
 80028d2:	e030      	b.n	8002936 <TempSens_IRQ_Handler+0x12a>

		}else if (HAL_GPIO_ReadPin(MAX_CS3_GPIO_Port, MAX_CS3_Pin)
 80028d4:	2102      	movs	r1, #2
 80028d6:	482b      	ldr	r0, [pc, #172]	; (8002984 <TempSens_IRQ_Handler+0x178>)
 80028d8:	f003 ff6c 	bl	80067b4 <HAL_GPIO_ReadPin>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d108      	bne.n	80028f4 <TempSens_IRQ_Handler+0xe8>
				== GPIO_PIN_RESET) {

			t->sens3_temp = t->temp_f;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	685a      	ldr	r2, [r3, #4]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	611a      	str	r2, [r3, #16]
			t->temp_f = 0;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f04f 0200 	mov.w	r2, #0
 80028f0:	605a      	str	r2, [r3, #4]
 80028f2:	e020      	b.n	8002936 <TempSens_IRQ_Handler+0x12a>

		}else if (HAL_GPIO_ReadPin(MAX_CS4_GPIO_Port, MAX_CS4_Pin)
 80028f4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80028f8:	4823      	ldr	r0, [pc, #140]	; (8002988 <TempSens_IRQ_Handler+0x17c>)
 80028fa:	f003 ff5b 	bl	80067b4 <HAL_GPIO_ReadPin>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d108      	bne.n	8002916 <TempSens_IRQ_Handler+0x10a>
				== GPIO_PIN_RESET) {


			t->sens4_temp = t->temp_f;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685a      	ldr	r2, [r3, #4]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	615a      	str	r2, [r3, #20]
			t->temp_f = 0;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f04f 0200 	mov.w	r2, #0
 8002912:	605a      	str	r2, [r3, #4]
 8002914:	e00f      	b.n	8002936 <TempSens_IRQ_Handler+0x12a>


		}else if (HAL_GPIO_ReadPin(MAX_CS5_GPIO_Port, MAX_CS5_Pin)
 8002916:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800291a:	481b      	ldr	r0, [pc, #108]	; (8002988 <TempSens_IRQ_Handler+0x17c>)
 800291c:	f003 ff4a 	bl	80067b4 <HAL_GPIO_ReadPin>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d107      	bne.n	8002936 <TempSens_IRQ_Handler+0x12a>
				== GPIO_PIN_RESET) {


			t->sens5_temp = t->temp_f;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685a      	ldr	r2, [r3, #4]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	619a      	str	r2, [r3, #24]
			t->temp_f = 0;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f04f 0200 	mov.w	r2, #0
 8002934:	605a      	str	r2, [r3, #4]

		}

		HAL_GPIO_WritePin(MAX_CS1_GPIO_Port, MAX_CS1_Pin, GPIO_PIN_SET);
 8002936:	2201      	movs	r2, #1
 8002938:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800293c:	4810      	ldr	r0, [pc, #64]	; (8002980 <TempSens_IRQ_Handler+0x174>)
 800293e:	f003 ff51 	bl	80067e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MAX_CS2_GPIO_Port, MAX_CS2_Pin, GPIO_PIN_SET);
 8002942:	2201      	movs	r2, #1
 8002944:	2110      	movs	r1, #16
 8002946:	480e      	ldr	r0, [pc, #56]	; (8002980 <TempSens_IRQ_Handler+0x174>)
 8002948:	f003 ff4c 	bl	80067e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MAX_CS3_GPIO_Port, MAX_CS3_Pin, GPIO_PIN_SET);
 800294c:	2201      	movs	r2, #1
 800294e:	2102      	movs	r1, #2
 8002950:	480c      	ldr	r0, [pc, #48]	; (8002984 <TempSens_IRQ_Handler+0x178>)
 8002952:	f003 ff47 	bl	80067e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MAX_CS4_GPIO_Port, MAX_CS4_Pin, GPIO_PIN_SET);
 8002956:	2201      	movs	r2, #1
 8002958:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800295c:	480a      	ldr	r0, [pc, #40]	; (8002988 <TempSens_IRQ_Handler+0x17c>)
 800295e:	f003 ff41 	bl	80067e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MAX_CS5_GPIO_Port, MAX_CS5_Pin, GPIO_PIN_SET);
 8002962:	2201      	movs	r2, #1
 8002964:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002968:	4807      	ldr	r0, [pc, #28]	; (8002988 <TempSens_IRQ_Handler+0x17c>)
 800296a:	f003 ff3b 	bl	80067e4 <HAL_GPIO_WritePin>
	}
}
 800296e:	bf00      	nop
 8002970:	3710      	adds	r7, #16
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	40013000 	.word	0x40013000
 800297c:	3fd00000 	.word	0x3fd00000
 8002980:	40020000 	.word	0x40020000
 8002984:	40020400 	.word	0x40020400
 8002988:	40020800 	.word	0x40020800

0800298c <Sens_Handler>:

void Sens_Handler(Sens *t, uint32_t cntr, SPI_HandleTypeDef *hspi){
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]

	switch (cntr) {
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	2b04      	cmp	r3, #4
 800299c:	d879      	bhi.n	8002a92 <Sens_Handler+0x106>
 800299e:	a201      	add	r2, pc, #4	; (adr r2, 80029a4 <Sens_Handler+0x18>)
 80029a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a4:	080029b9 	.word	0x080029b9
 80029a8:	080029e5 	.word	0x080029e5
 80029ac:	08002a0f 	.word	0x08002a0f
 80029b0:	08002a39 	.word	0x08002a39
 80029b4:	08002a67 	.word	0x08002a67
	case 0:
		t->date = DS1307_GetDate();
 80029b8:	f000 f8e8 	bl	8002b8c <DS1307_GetDate>
 80029bc:	4603      	mov	r3, r0
 80029be:	461a      	mov	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	771a      	strb	r2, [r3, #28]
		HAL_GPIO_WritePin(MAX_CS1_GPIO_Port, MAX_CS1_Pin,
 80029c4:	2200      	movs	r2, #0
 80029c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80029ca:	4834      	ldr	r0, [pc, #208]	; (8002a9c <Sens_Handler+0x110>)
 80029cc:	f003 ff0a 	bl	80067e4 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_SPI_Receive_DMA(hspi, (uint8_t*) t->buffer, 1);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2201      	movs	r2, #1
 80029d4:	4619      	mov	r1, r3
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f005 fd42 	bl	8008460 <HAL_SPI_Receive_DMA>
//				HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
		cntr++;
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	3301      	adds	r3, #1
 80029e0:	60bb      	str	r3, [r7, #8]
		break;
 80029e2:	e057      	b.n	8002a94 <Sens_Handler+0x108>
	case 1:
		t->month = DS1307_GetMonth();
 80029e4:	f000 f8de 	bl	8002ba4 <DS1307_GetMonth>
 80029e8:	4603      	mov	r3, r0
 80029ea:	461a      	mov	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	775a      	strb	r2, [r3, #29]
		HAL_GPIO_WritePin(MAX_CS2_GPIO_Port, MAX_CS2_Pin,
 80029f0:	2200      	movs	r2, #0
 80029f2:	2110      	movs	r1, #16
 80029f4:	4829      	ldr	r0, [pc, #164]	; (8002a9c <Sens_Handler+0x110>)
 80029f6:	f003 fef5 	bl	80067e4 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_SPI_Receive_DMA(hspi, (uint8_t*) t->buffer, 1);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2201      	movs	r2, #1
 80029fe:	4619      	mov	r1, r3
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f005 fd2d 	bl	8008460 <HAL_SPI_Receive_DMA>
		cntr++;
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	3301      	adds	r3, #1
 8002a0a:	60bb      	str	r3, [r7, #8]
		break;
 8002a0c:	e042      	b.n	8002a94 <Sens_Handler+0x108>
	case 2:
		t->year = DS1307_GetYear();
 8002a0e:	f000 f8d5 	bl	8002bbc <DS1307_GetYear>
 8002a12:	4603      	mov	r3, r0
 8002a14:	461a      	mov	r2, r3
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	621a      	str	r2, [r3, #32]
		HAL_GPIO_WritePin(MAX_CS3_GPIO_Port, MAX_CS3_Pin,
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	2102      	movs	r1, #2
 8002a1e:	4820      	ldr	r0, [pc, #128]	; (8002aa0 <Sens_Handler+0x114>)
 8002a20:	f003 fee0 	bl	80067e4 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_SPI_Receive_DMA(hspi, (uint8_t*) t->buffer, 1);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2201      	movs	r2, #1
 8002a28:	4619      	mov	r1, r3
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f005 fd18 	bl	8008460 <HAL_SPI_Receive_DMA>
		cntr++;
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	3301      	adds	r3, #1
 8002a34:	60bb      	str	r3, [r7, #8]
		break;
 8002a36:	e02d      	b.n	8002a94 <Sens_Handler+0x108>
	case 3:
		t->hour = DS1307_GetHour();
 8002a38:	f000 f8e2 	bl	8002c00 <DS1307_GetHour>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	461a      	mov	r2, r3
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		HAL_GPIO_WritePin(MAX_CS4_GPIO_Port, MAX_CS4_Pin,
 8002a46:	2200      	movs	r2, #0
 8002a48:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a4c:	4815      	ldr	r0, [pc, #84]	; (8002aa4 <Sens_Handler+0x118>)
 8002a4e:	f003 fec9 	bl	80067e4 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_SPI_Receive_DMA(hspi, (uint8_t*) t->buffer, 1);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2201      	movs	r2, #1
 8002a56:	4619      	mov	r1, r3
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f005 fd01 	bl	8008460 <HAL_SPI_Receive_DMA>
		cntr++;
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	3301      	adds	r3, #1
 8002a62:	60bb      	str	r3, [r7, #8]
		break;
 8002a64:	e016      	b.n	8002a94 <Sens_Handler+0x108>
	case 4:
		t->minute = DS1307_GetMinute();
 8002a66:	f000 f8da 	bl	8002c1e <DS1307_GetMinute>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		HAL_GPIO_WritePin(MAX_CS5_GPIO_Port, MAX_CS5_Pin,
 8002a74:	2200      	movs	r2, #0
 8002a76:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a7a:	480a      	ldr	r0, [pc, #40]	; (8002aa4 <Sens_Handler+0x118>)
 8002a7c:	f003 feb2 	bl	80067e4 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_SPI_Receive_DMA(hspi, (uint8_t*) t->buffer, 1);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2201      	movs	r2, #1
 8002a84:	4619      	mov	r1, r3
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f005 fcea 	bl	8008460 <HAL_SPI_Receive_DMA>
		cntr = 0;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	60bb      	str	r3, [r7, #8]
		break;
 8002a90:	e000      	b.n	8002a94 <Sens_Handler+0x108>
	default:
		break;
 8002a92:	bf00      	nop
	}
}
 8002a94:	bf00      	nop
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	40020000 	.word	0x40020000
 8002aa0:	40020400 	.word	0x40020400
 8002aa4:	40020800 	.word	0x40020800

08002aa8 <DS1307_Init>:
	
/**
 * @brief Initializes the DS1307 module. Sets clock halt bit to 0 to start timing.
 * @param hi2c User I2C handle pointer.
 */
void DS1307_Init(I2C_HandleTypeDef *hi2c) {
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
	_ds1307_ui2c = hi2c;
 8002ab0:	4a04      	ldr	r2, [pc, #16]	; (8002ac4 <DS1307_Init+0x1c>)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6013      	str	r3, [r2, #0]
	DS1307_SetClockHalt(0);
 8002ab6:	2000      	movs	r0, #0
 8002ab8:	f000 f806 	bl	8002ac8 <DS1307_SetClockHalt>
}
 8002abc:	bf00      	nop
 8002abe:	3708      	adds	r7, #8
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	200002d4 	.word	0x200002d4

08002ac8 <DS1307_SetClockHalt>:

/**
 * @brief Sets clock halt bit.
 * @param halt Clock halt bit to set, 0 or 1. 0 to start timing, 0 to stop.
 */
void DS1307_SetClockHalt(uint8_t halt) {
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	4603      	mov	r3, r0
 8002ad0:	71fb      	strb	r3, [r7, #7]
	uint8_t ch = (halt ? 1 << 7 : 0);
 8002ad2:	79fb      	ldrb	r3, [r7, #7]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d001      	beq.n	8002adc <DS1307_SetClockHalt+0x14>
 8002ad8:	2380      	movs	r3, #128	; 0x80
 8002ada:	e000      	b.n	8002ade <DS1307_SetClockHalt+0x16>
 8002adc:	2300      	movs	r3, #0
 8002ade:	73fb      	strb	r3, [r7, #15]
	DS1307_SetRegByte(DS1307_REG_SECOND, ch | (DS1307_GetRegByte(DS1307_REG_SECOND) & 0x7f));
 8002ae0:	2000      	movs	r0, #0
 8002ae2:	f000 f831 	bl	8002b48 <DS1307_GetRegByte>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	b25b      	sxtb	r3, r3
 8002aea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002aee:	b25a      	sxtb	r2, r3
 8002af0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	b25b      	sxtb	r3, r3
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	4619      	mov	r1, r3
 8002afc:	2000      	movs	r0, #0
 8002afe:	f000 f805 	bl	8002b0c <DS1307_SetRegByte>
}
 8002b02:	bf00      	nop
 8002b04:	3710      	adds	r7, #16
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
	...

08002b0c <DS1307_SetRegByte>:
/**
 * @brief Sets the byte in the designated DS1307 register to value.
 * @param regAddr Register address to write.
 * @param val Value to set, 0 to 255.
 */
void DS1307_SetRegByte(uint8_t regAddr, uint8_t val) {
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b086      	sub	sp, #24
 8002b10:	af02      	add	r7, sp, #8
 8002b12:	4603      	mov	r3, r0
 8002b14:	460a      	mov	r2, r1
 8002b16:	71fb      	strb	r3, [r7, #7]
 8002b18:	4613      	mov	r3, r2
 8002b1a:	71bb      	strb	r3, [r7, #6]
	uint8_t bytes[2] = { regAddr, val };
 8002b1c:	79fb      	ldrb	r3, [r7, #7]
 8002b1e:	733b      	strb	r3, [r7, #12]
 8002b20:	79bb      	ldrb	r3, [r7, #6]
 8002b22:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_ds1307_ui2c, DS1307_I2C_ADDR << 1, bytes, 2, DS1307_TIMEOUT);
 8002b24:	4b07      	ldr	r3, [pc, #28]	; (8002b44 <DS1307_SetRegByte+0x38>)
 8002b26:	6818      	ldr	r0, [r3, #0]
 8002b28:	f107 020c 	add.w	r2, r7, #12
 8002b2c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b30:	9300      	str	r3, [sp, #0]
 8002b32:	2302      	movs	r3, #2
 8002b34:	21d0      	movs	r1, #208	; 0xd0
 8002b36:	f003 ffcb 	bl	8006ad0 <HAL_I2C_Master_Transmit>
}
 8002b3a:	bf00      	nop
 8002b3c:	3710      	adds	r7, #16
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	200002d4 	.word	0x200002d4

08002b48 <DS1307_GetRegByte>:
/**
 * @brief Gets the byte in the designated DS1307 register.
 * @param regAddr Register address to read.
 * @return Value stored in the register, 0 to 255.
 */
uint8_t DS1307_GetRegByte(uint8_t regAddr) {
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b086      	sub	sp, #24
 8002b4c:	af02      	add	r7, sp, #8
 8002b4e:	4603      	mov	r3, r0
 8002b50:	71fb      	strb	r3, [r7, #7]
	uint8_t val;
	HAL_I2C_Master_Transmit(_ds1307_ui2c, DS1307_I2C_ADDR << 1, &regAddr, 1, DS1307_TIMEOUT);
 8002b52:	4b0d      	ldr	r3, [pc, #52]	; (8002b88 <DS1307_GetRegByte+0x40>)
 8002b54:	6818      	ldr	r0, [r3, #0]
 8002b56:	1dfa      	adds	r2, r7, #7
 8002b58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b5c:	9300      	str	r3, [sp, #0]
 8002b5e:	2301      	movs	r3, #1
 8002b60:	21d0      	movs	r1, #208	; 0xd0
 8002b62:	f003 ffb5 	bl	8006ad0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_ds1307_ui2c, DS1307_I2C_ADDR << 1, &val, 1, DS1307_TIMEOUT);
 8002b66:	4b08      	ldr	r3, [pc, #32]	; (8002b88 <DS1307_GetRegByte+0x40>)
 8002b68:	6818      	ldr	r0, [r3, #0]
 8002b6a:	f107 020f 	add.w	r2, r7, #15
 8002b6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b72:	9300      	str	r3, [sp, #0]
 8002b74:	2301      	movs	r3, #1
 8002b76:	21d0      	movs	r1, #208	; 0xd0
 8002b78:	f004 f8a8 	bl	8006ccc <HAL_I2C_Master_Receive>
	return val;
 8002b7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3710      	adds	r7, #16
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	200002d4 	.word	0x200002d4

08002b8c <DS1307_GetDate>:

/**
 * @brief Gets the current day of month.
 * @return Day of month, 1 to 31.
 */
uint8_t DS1307_GetDate(void) {
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_DATE));
 8002b90:	2004      	movs	r0, #4
 8002b92:	f7ff ffd9 	bl	8002b48 <DS1307_GetRegByte>
 8002b96:	4603      	mov	r3, r0
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f000 f8c2 	bl	8002d22 <DS1307_DecodeBCD>
 8002b9e:	4603      	mov	r3, r0
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	bd80      	pop	{r7, pc}

08002ba4 <DS1307_GetMonth>:

/**
 * @brief Gets the current month.
 * @return Month, 1 to 12.
 */
uint8_t DS1307_GetMonth(void) {
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_MONTH));
 8002ba8:	2005      	movs	r0, #5
 8002baa:	f7ff ffcd 	bl	8002b48 <DS1307_GetRegByte>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f000 f8b6 	bl	8002d22 <DS1307_DecodeBCD>
 8002bb6:	4603      	mov	r3, r0
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <DS1307_GetYear>:

/**
 * @brief Gets the current year.
 * @return Year, 2000 to 2099.
 */
uint16_t DS1307_GetYear(void) {
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
	uint16_t cen = DS1307_GetRegByte(DS1307_REG_CENT) * 100;
 8002bc2:	2010      	movs	r0, #16
 8002bc4:	f7ff ffc0 	bl	8002b48 <DS1307_GetRegByte>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	461a      	mov	r2, r3
 8002bce:	0092      	lsls	r2, r2, #2
 8002bd0:	4413      	add	r3, r2
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	0091      	lsls	r1, r2, #2
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	460b      	mov	r3, r1
 8002bda:	4413      	add	r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	80fb      	strh	r3, [r7, #6]
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_YEAR)) + cen;
 8002be0:	2006      	movs	r0, #6
 8002be2:	f7ff ffb1 	bl	8002b48 <DS1307_GetRegByte>
 8002be6:	4603      	mov	r3, r0
 8002be8:	4618      	mov	r0, r3
 8002bea:	f000 f89a 	bl	8002d22 <DS1307_DecodeBCD>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	b29a      	uxth	r2, r3
 8002bf2:	88fb      	ldrh	r3, [r7, #6]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	b29b      	uxth	r3, r3
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3708      	adds	r7, #8
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <DS1307_GetHour>:

/**
 * @brief Gets the current hour in 24h format.
 * @return Hour in 24h format, 0 to 23.
 */
uint8_t DS1307_GetHour(void) {
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_HOUR) & 0x3f);
 8002c04:	2002      	movs	r0, #2
 8002c06:	f7ff ff9f 	bl	8002b48 <DS1307_GetRegByte>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	4618      	mov	r0, r3
 8002c14:	f000 f885 	bl	8002d22 <DS1307_DecodeBCD>
 8002c18:	4603      	mov	r3, r0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <DS1307_GetMinute>:

/**
 * @brief Gets the current minute.
 * @return Minute, 0 to 59.
 */
uint8_t DS1307_GetMinute(void) {
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_MINUTE));
 8002c22:	2001      	movs	r0, #1
 8002c24:	f7ff ff90 	bl	8002b48 <DS1307_GetRegByte>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f000 f879 	bl	8002d22 <DS1307_DecodeBCD>
 8002c30:	4603      	mov	r3, r0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	bd80      	pop	{r7, pc}

08002c36 <DS1307_SetDate>:

/**
 * @brief Sets the current day of month.
 * @param date Day of month, 1 to 31.
 */
void DS1307_SetDate(uint8_t date) {
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b082      	sub	sp, #8
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	71fb      	strb	r3, [r7, #7]
	DS1307_SetRegByte(DS1307_REG_DATE, DS1307_EncodeBCD(date));
 8002c40:	79fb      	ldrb	r3, [r7, #7]
 8002c42:	4618      	mov	r0, r3
 8002c44:	f000 f886 	bl	8002d54 <DS1307_EncodeBCD>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	2004      	movs	r0, #4
 8002c4e:	f7ff ff5d 	bl	8002b0c <DS1307_SetRegByte>
}
 8002c52:	bf00      	nop
 8002c54:	3708      	adds	r7, #8
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <DS1307_SetMonth>:

/**
 * @brief Sets the current month.
 * @param month Month, 1 to 12.
 */
void DS1307_SetMonth(uint8_t month) {
 8002c5a:	b580      	push	{r7, lr}
 8002c5c:	b082      	sub	sp, #8
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	4603      	mov	r3, r0
 8002c62:	71fb      	strb	r3, [r7, #7]
	DS1307_SetRegByte(DS1307_REG_MONTH, DS1307_EncodeBCD(month));
 8002c64:	79fb      	ldrb	r3, [r7, #7]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f000 f874 	bl	8002d54 <DS1307_EncodeBCD>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	4619      	mov	r1, r3
 8002c70:	2005      	movs	r0, #5
 8002c72:	f7ff ff4b 	bl	8002b0c <DS1307_SetRegByte>
}
 8002c76:	bf00      	nop
 8002c78:	3708      	adds	r7, #8
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
	...

08002c80 <DS1307_SetYear>:

/**
 * @brief Sets the current year.
 * @param year Year, 2000 to 2099.
 */
void DS1307_SetYear(uint16_t year) {
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	80fb      	strh	r3, [r7, #6]
	DS1307_SetRegByte(DS1307_REG_CENT, year / 100);
 8002c8a:	88fb      	ldrh	r3, [r7, #6]
 8002c8c:	4a10      	ldr	r2, [pc, #64]	; (8002cd0 <DS1307_SetYear+0x50>)
 8002c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c92:	095b      	lsrs	r3, r3, #5
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	4619      	mov	r1, r3
 8002c9a:	2010      	movs	r0, #16
 8002c9c:	f7ff ff36 	bl	8002b0c <DS1307_SetRegByte>
	DS1307_SetRegByte(DS1307_REG_YEAR, DS1307_EncodeBCD(year % 100));
 8002ca0:	88fb      	ldrh	r3, [r7, #6]
 8002ca2:	4a0b      	ldr	r2, [pc, #44]	; (8002cd0 <DS1307_SetYear+0x50>)
 8002ca4:	fba2 1203 	umull	r1, r2, r2, r3
 8002ca8:	0952      	lsrs	r2, r2, #5
 8002caa:	2164      	movs	r1, #100	; 0x64
 8002cac:	fb01 f202 	mul.w	r2, r1, r2
 8002cb0:	1a9b      	subs	r3, r3, r2
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f000 f84c 	bl	8002d54 <DS1307_EncodeBCD>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	2006      	movs	r0, #6
 8002cc2:	f7ff ff23 	bl	8002b0c <DS1307_SetRegByte>
}
 8002cc6:	bf00      	nop
 8002cc8:	3708      	adds	r7, #8
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	51eb851f 	.word	0x51eb851f

08002cd4 <DS1307_SetHour>:

/**
 * @brief Sets the current hour, in 24h format.
 * @param hour_24mode Hour in 24h format, 0 to 23.
 */
void DS1307_SetHour(uint8_t hour_24mode) {
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	4603      	mov	r3, r0
 8002cdc:	71fb      	strb	r3, [r7, #7]
	DS1307_SetRegByte(DS1307_REG_HOUR, DS1307_EncodeBCD(hour_24mode & 0x3f));
 8002cde:	79fb      	ldrb	r3, [r7, #7]
 8002ce0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f000 f834 	bl	8002d54 <DS1307_EncodeBCD>
 8002cec:	4603      	mov	r3, r0
 8002cee:	4619      	mov	r1, r3
 8002cf0:	2002      	movs	r0, #2
 8002cf2:	f7ff ff0b 	bl	8002b0c <DS1307_SetRegByte>
}
 8002cf6:	bf00      	nop
 8002cf8:	3708      	adds	r7, #8
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <DS1307_SetMinute>:

/**
 * @brief Sets the current minute.
 * @param minute Minute, 0 to 59.
 */
void DS1307_SetMinute(uint8_t minute) {
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	b082      	sub	sp, #8
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	4603      	mov	r3, r0
 8002d06:	71fb      	strb	r3, [r7, #7]
	DS1307_SetRegByte(DS1307_REG_MINUTE, DS1307_EncodeBCD(minute));
 8002d08:	79fb      	ldrb	r3, [r7, #7]
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f000 f822 	bl	8002d54 <DS1307_EncodeBCD>
 8002d10:	4603      	mov	r3, r0
 8002d12:	4619      	mov	r1, r3
 8002d14:	2001      	movs	r0, #1
 8002d16:	f7ff fef9 	bl	8002b0c <DS1307_SetRegByte>
}
 8002d1a:	bf00      	nop
 8002d1c:	3708      	adds	r7, #8
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <DS1307_DecodeBCD>:
/**
 * @brief Decodes the raw binary value stored in registers to decimal format.
 * @param bin Binary-coded decimal value retrieved from register, 0 to 255.
 * @return Decoded decimal value.
 */
uint8_t DS1307_DecodeBCD(uint8_t bin) {
 8002d22:	b480      	push	{r7}
 8002d24:	b083      	sub	sp, #12
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	4603      	mov	r3, r0
 8002d2a:	71fb      	strb	r3, [r7, #7]
	return (((bin & 0xf0) >> 4) * 10) + (bin & 0x0f);
 8002d2c:	79fb      	ldrb	r3, [r7, #7]
 8002d2e:	091b      	lsrs	r3, r3, #4
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	461a      	mov	r2, r3
 8002d34:	0092      	lsls	r2, r2, #2
 8002d36:	4413      	add	r3, r2
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	b2da      	uxtb	r2, r3
 8002d3c:	79fb      	ldrb	r3, [r7, #7]
 8002d3e:	f003 030f 	and.w	r3, r3, #15
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	4413      	add	r3, r2
 8002d46:	b2db      	uxtb	r3, r3
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <DS1307_EncodeBCD>:
/**
 * @brief Encodes a decimal number to binaty-coded decimal for storage in registers.
 * @param dec Decimal number to encode.
 * @return Encoded binary-coded decimal value.
 */
uint8_t DS1307_EncodeBCD(uint8_t dec) {
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	71fb      	strb	r3, [r7, #7]
	return (dec % 10 + ((dec / 10) << 4));
 8002d5e:	79fa      	ldrb	r2, [r7, #7]
 8002d60:	4b0c      	ldr	r3, [pc, #48]	; (8002d94 <DS1307_EncodeBCD+0x40>)
 8002d62:	fba3 1302 	umull	r1, r3, r3, r2
 8002d66:	08d9      	lsrs	r1, r3, #3
 8002d68:	460b      	mov	r3, r1
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	440b      	add	r3, r1
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	b2da      	uxtb	r2, r3
 8002d74:	79fb      	ldrb	r3, [r7, #7]
 8002d76:	4907      	ldr	r1, [pc, #28]	; (8002d94 <DS1307_EncodeBCD+0x40>)
 8002d78:	fba1 1303 	umull	r1, r3, r1, r3
 8002d7c:	08db      	lsrs	r3, r3, #3
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	011b      	lsls	r3, r3, #4
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	4413      	add	r3, r2
 8002d86:	b2db      	uxtb	r3, r3
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr
 8002d94:	cccccccd 	.word	0xcccccccd

08002d98 <menu_send_setupLogo>:

void menu_send_flame(u8g2_t *display, uint8_t x, uint8_t y){
	u8g2_DrawXBMP(display, x, y, u8g_flame_width, u8g_flame_height, u8g_flame_bits);
}

void menu_send_setupLogo(u8g2_t *display, uint8_t x, uint8_t y){
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af02      	add	r7, sp, #8
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	460b      	mov	r3, r1
 8002da2:	70fb      	strb	r3, [r7, #3]
 8002da4:	4613      	mov	r3, r2
 8002da6:	70bb      	strb	r3, [r7, #2]
	u8g2_DrawXBMP(display, x, y, u8g_setupLogo_width, u8g_setupLogo_height, u8g_setupLogo_bits);
 8002da8:	78fb      	ldrb	r3, [r7, #3]
 8002daa:	b299      	uxth	r1, r3
 8002dac:	78bb      	ldrb	r3, [r7, #2]
 8002dae:	b29a      	uxth	r2, r3
 8002db0:	4b05      	ldr	r3, [pc, #20]	; (8002dc8 <menu_send_setupLogo+0x30>)
 8002db2:	9301      	str	r3, [sp, #4]
 8002db4:	2328      	movs	r3, #40	; 0x28
 8002db6:	9300      	str	r3, [sp, #0]
 8002db8:	237d      	movs	r3, #125	; 0x7d
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f007 f90c 	bl	8009fd8 <u8g2_DrawXBMP>
}
 8002dc0:	bf00      	nop
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	20000000 	.word	0x20000000

08002dcc <clampf>:
 */
#include "pi_control.h"
#include <math.h>

/*  yardmclar */
static inline float clampf(float v, float lo, float hi){
 8002dcc:	b480      	push	{r7}
 8002dce:	b085      	sub	sp, #20
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	ed87 0a03 	vstr	s0, [r7, #12]
 8002dd6:	edc7 0a02 	vstr	s1, [r7, #8]
 8002dda:	ed87 1a01 	vstr	s2, [r7, #4]
    if (v < lo) return lo;
 8002dde:	ed97 7a03 	vldr	s14, [r7, #12]
 8002de2:	edd7 7a02 	vldr	s15, [r7, #8]
 8002de6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dee:	d501      	bpl.n	8002df4 <clampf+0x28>
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	e00b      	b.n	8002e0c <clampf+0x40>
    if (v > hi) return hi;
 8002df4:	ed97 7a03 	vldr	s14, [r7, #12]
 8002df8:	edd7 7a01 	vldr	s15, [r7, #4]
 8002dfc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e04:	dd01      	ble.n	8002e0a <clampf+0x3e>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	e000      	b.n	8002e0c <clampf+0x40>
    return v;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
}
 8002e0c:	ee07 3a90 	vmov	s15, r3
 8002e10:	eeb0 0a67 	vmov.f32	s0, s15
 8002e14:	3714      	adds	r7, #20
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr

08002e1e <PI_Control_Init>:

void PI_Control_Init(PI_Oven* c, float kp, float ki, float out_min, float out_max)
{
 8002e1e:	b480      	push	{r7}
 8002e20:	b087      	sub	sp, #28
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6178      	str	r0, [r7, #20]
 8002e26:	ed87 0a04 	vstr	s0, [r7, #16]
 8002e2a:	edc7 0a03 	vstr	s1, [r7, #12]
 8002e2e:	ed87 1a02 	vstr	s2, [r7, #8]
 8002e32:	edc7 1a01 	vstr	s3, [r7, #4]
    c->kp = kp;
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	693a      	ldr	r2, [r7, #16]
 8002e3a:	601a      	str	r2, [r3, #0]
    c->ki = ki;
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	68fa      	ldr	r2, [r7, #12]
 8002e40:	605a      	str	r2, [r3, #4]
    c->out_min = (out_min < out_max) ? out_min : out_max;
 8002e42:	ed97 7a02 	vldr	s14, [r7, #8]
 8002e46:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e52:	d501      	bpl.n	8002e58 <PI_Control_Init+0x3a>
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	e000      	b.n	8002e5a <PI_Control_Init+0x3c>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	697a      	ldr	r2, [r7, #20]
 8002e5c:	6093      	str	r3, [r2, #8]
    c->out_max = (out_max > out_min) ? out_max : out_min;
 8002e5e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002e62:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e6e:	dd01      	ble.n	8002e74 <PI_Control_Init+0x56>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	e000      	b.n	8002e76 <PI_Control_Init+0x58>
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	697a      	ldr	r2, [r7, #20]
 8002e78:	60d3      	str	r3, [r2, #12]

    c->meas_alpha = 1.0f;   // filtre kapal
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002e80:	611a      	str	r2, [r3, #16]
    c->slew_per_sec = 0.0f; // slew kapal
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	f04f 0200 	mov.w	r2, #0
 8002e88:	615a      	str	r2, [r3, #20]

    c->integrator = 0.0f;
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	f04f 0200 	mov.w	r2, #0
 8002e90:	619a      	str	r2, [r3, #24]
    c->last_u = 0.0f;
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	f04f 0200 	mov.w	r2, #0
 8002e98:	61da      	str	r2, [r3, #28]
    c->y_filt = 0.0f;
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	f04f 0200 	mov.w	r2, #0
 8002ea0:	621a      	str	r2, [r3, #32]
    c->enabled = 1u;
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8002eaa:	bf00      	nop
 8002eac:	371c      	adds	r7, #28
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr

08002eb6 <PI_Control_Update>:
   - ntegrali her adm e += ki*dt ile bytmeden nce hesaplarz.
   - k doygunluuna gre ayn iaretliyse integrali kstlarz (clamp).
   - Bylece doygunlukta tama (windup) snrlanr.
*/
float PI_Control_Update(PI_Oven* c, float setpoint, float measurement, float dt)
{
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b08c      	sub	sp, #48	; 0x30
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	60f8      	str	r0, [r7, #12]
 8002ebe:	ed87 0a02 	vstr	s0, [r7, #8]
 8002ec2:	edc7 0a01 	vstr	s1, [r7, #4]
 8002ec6:	ed87 1a00 	vstr	s2, [r7]
    /* 1) lm filtrele (EMA) */
    float y = measurement;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (c->meas_alpha < 1.0f){
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	edd3 7a04 	vldr	s15, [r3, #16]
 8002ed4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002ed8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ee0:	d53d      	bpl.n	8002f5e <PI_Control_Update+0xa8>
        float a = c->meas_alpha; if (a < 0.0f) a = 0.0f; if (a > 1.0f) a = 1.0f;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	691b      	ldr	r3, [r3, #16]
 8002ee6:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ee8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002eec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ef4:	d502      	bpl.n	8002efc <PI_Control_Update+0x46>
 8002ef6:	f04f 0300 	mov.w	r3, #0
 8002efa:	62bb      	str	r3, [r7, #40]	; 0x28
 8002efc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002f00:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002f04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f0c:	dd02      	ble.n	8002f14 <PI_Control_Update+0x5e>
 8002f0e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002f12:	62bb      	str	r3, [r7, #40]	; 0x28
        c->y_filt = (c->y_filt == 0.0f) ? y : (a*y + (1.0f - a)*c->y_filt);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	edd3 7a08 	vldr	s15, [r3, #32]
 8002f1a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f22:	d013      	beq.n	8002f4c <PI_Control_Update+0x96>
 8002f24:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002f28:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002f2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f30:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002f34:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002f38:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002f42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f4a:	e001      	b.n	8002f50 <PI_Control_Update+0x9a>
 8002f4c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	edc3 7a08 	vstr	s15, [r3, #32]
        y = c->y_filt;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6a1b      	ldr	r3, [r3, #32]
 8002f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f5c:	e002      	b.n	8002f64 <PI_Control_Update+0xae>
    } else {
        c->y_filt = y;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f62:	621a      	str	r2, [r3, #32]
    }

    /* 2) Hata ve P terimi */
    float e  = setpoint - y;
 8002f64:	ed97 7a02 	vldr	s14, [r7, #8]
 8002f68:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002f6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f70:	edc7 7a08 	vstr	s15, [r7, #32]
    float up = c->kp * e;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	edd3 7a00 	vldr	s15, [r3]
 8002f7a:	ed97 7a08 	vldr	s14, [r7, #32]
 8002f7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f82:	edc7 7a07 	vstr	s15, [r7, #28]

    /* 3)  n t e g r a l  (anti-windup ile) */
    if (fabsf(e) > 10.0f) {
 8002f86:	edd7 7a08 	vldr	s15, [r7, #32]
 8002f8a:	eef0 7ae7 	vabs.f32	s15, s15
 8002f8e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002f92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f9a:	dc47      	bgt.n	800302c <PI_Control_Update+0x176>

    }else if(fabsf(e) < 7.0f){
 8002f9c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002fa0:	eef0 7ae7 	vabs.f32	s15, s15
 8002fa4:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 8002fa8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fb0:	d53c      	bpl.n	800302c <PI_Control_Update+0x176>
        if (dt > 0.0f && c->enabled){
 8002fb2:	edd7 7a00 	vldr	s15, [r7]
 8002fb6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002fba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fbe:	dd35      	ble.n	800302c <PI_Control_Update+0x176>
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d030      	beq.n	800302c <PI_Control_Update+0x176>
            c->integrator += c->ki * e * dt;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	ed93 7a06 	vldr	s14, [r3, #24]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	edd3 6a01 	vldr	s13, [r3, #4]
 8002fd6:	edd7 7a08 	vldr	s15, [r7, #32]
 8002fda:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002fde:	edd7 7a00 	vldr	s15, [r7]
 8002fe2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fe6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	edc3 7a06 	vstr	s15, [r3, #24]
            /* k snrn amayacak ekilde nceden kstla */
            c->integrator = clampf(c->integrator, c->out_min - up, c->out_max - up);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	edd3 6a06 	vldr	s13, [r3, #24]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	ed93 7a02 	vldr	s14, [r3, #8]
 8002ffc:	edd7 7a07 	vldr	s15, [r7, #28]
 8003000:	ee37 6a67 	vsub.f32	s12, s14, s15
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	ed93 7a03 	vldr	s14, [r3, #12]
 800300a:	edd7 7a07 	vldr	s15, [r7, #28]
 800300e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003012:	eeb0 1a67 	vmov.f32	s2, s15
 8003016:	eef0 0a46 	vmov.f32	s1, s12
 800301a:	eeb0 0a66 	vmov.f32	s0, s13
 800301e:	f7ff fed5 	bl	8002dcc <clampf>
 8003022:	eef0 7a40 	vmov.f32	s15, s0
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	edc3 7a06 	vstr	s15, [r3, #24]
    }



    /* 4) Toplam ve snr */
    float u = up + c->integrator;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	edd3 7a06 	vldr	s15, [r3, #24]
 8003032:	ed97 7a07 	vldr	s14, [r7, #28]
 8003036:	ee77 7a27 	vadd.f32	s15, s14, s15
 800303a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    u = clampf(u, c->out_min, c->out_max);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	edd3 7a02 	vldr	s15, [r3, #8]
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	ed93 7a03 	vldr	s14, [r3, #12]
 800304a:	eeb0 1a47 	vmov.f32	s2, s14
 800304e:	eef0 0a67 	vmov.f32	s1, s15
 8003052:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8003056:	f7ff feb9 	bl	8002dcc <clampf>
 800305a:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24

    /* 5) Slew (opsiyonel) */
    if (c->slew_per_sec > 0.0f && dt > 0.0f){
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	edd3 7a05 	vldr	s15, [r3, #20]
 8003064:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800306c:	dd3f      	ble.n	80030ee <PI_Control_Update+0x238>
 800306e:	edd7 7a00 	vldr	s15, [r7]
 8003072:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800307a:	dd38      	ble.n	80030ee <PI_Control_Update+0x238>
        float du_max = c->slew_per_sec * dt;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	edd3 7a05 	vldr	s15, [r3, #20]
 8003082:	ed97 7a00 	vldr	s14, [r7]
 8003086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800308a:	edc7 7a06 	vstr	s15, [r7, #24]
        float du = u - c->last_u;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	edd3 7a07 	vldr	s15, [r3, #28]
 8003094:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003098:	ee77 7a67 	vsub.f32	s15, s14, s15
 800309c:	edc7 7a05 	vstr	s15, [r7, #20]
        if (du > du_max) u = c->last_u + du_max;
 80030a0:	ed97 7a05 	vldr	s14, [r7, #20]
 80030a4:	edd7 7a06 	vldr	s15, [r7, #24]
 80030a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030b0:	dd09      	ble.n	80030c6 <PI_Control_Update+0x210>
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	edd3 7a07 	vldr	s15, [r3, #28]
 80030b8:	ed97 7a06 	vldr	s14, [r7, #24]
 80030bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030c0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 80030c4:	e013      	b.n	80030ee <PI_Control_Update+0x238>
        else if (du < -du_max) u = c->last_u - du_max;
 80030c6:	edd7 7a06 	vldr	s15, [r7, #24]
 80030ca:	eef1 7a67 	vneg.f32	s15, s15
 80030ce:	ed97 7a05 	vldr	s14, [r7, #20]
 80030d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030da:	d508      	bpl.n	80030ee <PI_Control_Update+0x238>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	ed93 7a07 	vldr	s14, [r3, #28]
 80030e2:	edd7 7a06 	vldr	s15, [r7, #24]
 80030e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030ea:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    }

    c->last_u = u;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030f2:	61da      	str	r2, [r3, #28]
    return u; // % (0..100 aral nerilir)
 80030f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f6:	ee07 3a90 	vmov	s15, r3
}
 80030fa:	eeb0 0a67 	vmov.f32	s0, s15
 80030fe:	3730      	adds	r7, #48	; 0x30
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <crc32_calc>:
#include <stddef.h>

/* ------------------------------- Yardmclar ------------------------------- */

static uint32_t crc32_calc(const void *data, size_t len)
{
 8003104:	b480      	push	{r7}
 8003106:	b087      	sub	sp, #28
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFFu;
 800310e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003112:	617b      	str	r3, [r7, #20]
    const uint8_t *p = (const uint8_t*)data;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	613b      	str	r3, [r7, #16]
    while (len--) {
 8003118:	e01b      	b.n	8003152 <crc32_calc+0x4e>
        crc ^= *p++;
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	1c5a      	adds	r2, r3, #1
 800311e:	613a      	str	r2, [r7, #16]
 8003120:	781b      	ldrb	r3, [r3, #0]
 8003122:	461a      	mov	r2, r3
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	4053      	eors	r3, r2
 8003128:	617b      	str	r3, [r7, #20]
        for (int i = 0; i < 8; i++) {
 800312a:	2300      	movs	r3, #0
 800312c:	60fb      	str	r3, [r7, #12]
 800312e:	e00d      	b.n	800314c <crc32_calc+0x48>
            crc = (crc >> 1) ^ (0xEDB88320u & (-(int32_t)(crc & 1)));
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	085a      	lsrs	r2, r3, #1
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	425b      	negs	r3, r3
 800313c:	4619      	mov	r1, r3
 800313e:	4b0b      	ldr	r3, [pc, #44]	; (800316c <crc32_calc+0x68>)
 8003140:	400b      	ands	r3, r1
 8003142:	4053      	eors	r3, r2
 8003144:	617b      	str	r3, [r7, #20]
        for (int i = 0; i < 8; i++) {
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	3301      	adds	r3, #1
 800314a:	60fb      	str	r3, [r7, #12]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2b07      	cmp	r3, #7
 8003150:	ddee      	ble.n	8003130 <crc32_calc+0x2c>
    while (len--) {
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	1e5a      	subs	r2, r3, #1
 8003156:	603a      	str	r2, [r7, #0]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d1de      	bne.n	800311a <crc32_calc+0x16>
        }
    }
    return ~crc;
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	43db      	mvns	r3, r3
}
 8003160:	4618      	mov	r0, r3
 8003162:	371c      	adds	r7, #28
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr
 800316c:	edb88320 	.word	0xedb88320

08003170 <FlashSizeKB>:

static inline uint32_t FlashSizeKB(void)
{
 8003170:	b480      	push	{r7}
 8003172:	af00      	add	r7, sp, #0
    return (uint32_t)(*(uint16_t*)FLASHSIZE_BASE);
 8003174:	4b03      	ldr	r3, [pc, #12]	; (8003184 <FlashSizeKB+0x14>)
 8003176:	881b      	ldrh	r3, [r3, #0]
}
 8003178:	4618      	mov	r0, r3
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	1fff7a22 	.word	0x1fff7a22

08003188 <GetSector>:

/* AdresSektr: 256 KB cihazda 0..5 mevcuttur; 512 KBda 6 ve 7 de olabilir.
   Sembol mevcut deilse (#ifdef) o dala hi girmeyeceiz. */
static uint32_t GetSector(uint32_t Address)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
    if      (Address < 0x08004000u) return FLASH_SECTOR_0; // 16KB
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4a15      	ldr	r2, [pc, #84]	; (80031e8 <GetSector+0x60>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d201      	bcs.n	800319c <GetSector+0x14>
 8003198:	2300      	movs	r3, #0
 800319a:	e01e      	b.n	80031da <GetSector+0x52>
    else if (Address < 0x08008000u) return FLASH_SECTOR_1; // 16KB
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a13      	ldr	r2, [pc, #76]	; (80031ec <GetSector+0x64>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d201      	bcs.n	80031a8 <GetSector+0x20>
 80031a4:	2301      	movs	r3, #1
 80031a6:	e018      	b.n	80031da <GetSector+0x52>
    else if (Address < 0x0800C000u) return FLASH_SECTOR_2; // 16KB
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a11      	ldr	r2, [pc, #68]	; (80031f0 <GetSector+0x68>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d201      	bcs.n	80031b4 <GetSector+0x2c>
 80031b0:	2302      	movs	r3, #2
 80031b2:	e012      	b.n	80031da <GetSector+0x52>
    else if (Address < 0x08010000u) return FLASH_SECTOR_3; // 16KB
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a0f      	ldr	r2, [pc, #60]	; (80031f4 <GetSector+0x6c>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d801      	bhi.n	80031c0 <GetSector+0x38>
 80031bc:	2303      	movs	r3, #3
 80031be:	e00c      	b.n	80031da <GetSector+0x52>
    else if (Address < 0x08020000u) return FLASH_SECTOR_4; // 64KB
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4a0d      	ldr	r2, [pc, #52]	; (80031f8 <GetSector+0x70>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d801      	bhi.n	80031cc <GetSector+0x44>
 80031c8:	2304      	movs	r3, #4
 80031ca:	e006      	b.n	80031da <GetSector+0x52>
    else if (Address < 0x08040000u) return FLASH_SECTOR_5; // 128KB
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4a0b      	ldr	r2, [pc, #44]	; (80031fc <GetSector+0x74>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d801      	bhi.n	80031d8 <GetSector+0x50>
 80031d4:	2305      	movs	r3, #5
 80031d6:	e000      	b.n	80031da <GetSector+0x52>
    else if (Address < 0x08060000u) return FLASH_SECTOR_6; // 128KB
    #endif
    #ifdef FLASH_SECTOR_7
    else                             return FLASH_SECTOR_7; // 128KB
    #else
    else                             return FLASH_SECTOR_5; // 256KB cihazda emniyetli dn
 80031d8:	2305      	movs	r3, #5
    #endif
}
 80031da:	4618      	mov	r0, r3
 80031dc:	370c      	adds	r7, #12
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	08004000 	.word	0x08004000
 80031ec:	08008000 	.word	0x08008000
 80031f0:	0800c000 	.word	0x0800c000
 80031f4:	0800ffff 	.word	0x0800ffff
 80031f8:	0801ffff 	.word	0x0801ffff
 80031fc:	0803ffff 	.word	0x0803ffff

08003200 <Flash_EraseRange>:

/* Voltaj aral: 2.73.6V iin RANGE_3 tipiktir */
#define FLASH_VR FLASH_VOLTAGE_RANGE_3

static int Flash_EraseRange(uint32_t start_addr, uint32_t end_addr_exclusive)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b08c      	sub	sp, #48	; 0x30
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	6039      	str	r1, [r7, #0]
    FLASH_EraseInitTypeDef ei = {0};
 800320a:	f107 0310 	add.w	r3, r7, #16
 800320e:	2200      	movs	r2, #0
 8003210:	601a      	str	r2, [r3, #0]
 8003212:	605a      	str	r2, [r3, #4]
 8003214:	609a      	str	r2, [r3, #8]
 8003216:	60da      	str	r2, [r3, #12]
 8003218:	611a      	str	r2, [r3, #16]
    uint32_t sector_error = 0;
 800321a:	2300      	movs	r3, #0
 800321c:	60fb      	str	r3, [r7, #12]

    uint32_t start_sector = GetSector(start_addr);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f7ff ffb2 	bl	8003188 <GetSector>
 8003224:	62f8      	str	r0, [r7, #44]	; 0x2c
    uint32_t end_sector   = GetSector(end_addr_exclusive);
 8003226:	6838      	ldr	r0, [r7, #0]
 8003228:	f7ff ffae 	bl	8003188 <GetSector>
 800322c:	62b8      	str	r0, [r7, #40]	; 0x28

    ei.TypeErase    = FLASH_TYPEERASE_SECTORS;
 800322e:	2300      	movs	r3, #0
 8003230:	613b      	str	r3, [r7, #16]
    ei.VoltageRange = FLASH_VR;
 8003232:	2302      	movs	r3, #2
 8003234:	623b      	str	r3, [r7, #32]
    ei.Sector       = start_sector;
 8003236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003238:	61bb      	str	r3, [r7, #24]
    ei.NbSectors    = (end_sector - start_sector) + 1;
 800323a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800323c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	3301      	adds	r3, #1
 8003242:	61fb      	str	r3, [r7, #28]

    HAL_FLASH_Unlock();
 8003244:	f002 fea0 	bl	8005f88 <HAL_FLASH_Unlock>
    HAL_StatusTypeDef st = HAL_FLASHEx_Erase(&ei, &sector_error);
 8003248:	f107 020c 	add.w	r2, r7, #12
 800324c:	f107 0310 	add.w	r3, r7, #16
 8003250:	4611      	mov	r1, r2
 8003252:	4618      	mov	r0, r3
 8003254:	f003 f80a 	bl	800626c <HAL_FLASHEx_Erase>
 8003258:	4603      	mov	r3, r0
 800325a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    HAL_FLASH_Lock();
 800325e:	f002 feb5 	bl	8005fcc <HAL_FLASH_Lock>

    return (st == HAL_OK) ? SETTINGS_OK : SETTINGS_ERR_FLASH_ERASE;
 8003262:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003266:	2b00      	cmp	r3, #0
 8003268:	d101      	bne.n	800326e <Flash_EraseRange+0x6e>
 800326a:	2300      	movs	r3, #0
 800326c:	e001      	b.n	8003272 <Flash_EraseRange+0x72>
 800326e:	f06f 0302 	mvn.w	r3, #2
}
 8003272:	4618      	mov	r0, r3
 8003274:	3730      	adds	r7, #48	; 0x30
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}

0800327a <Flash_ProgramWords>:

static int Flash_ProgramWords(uint32_t dst_addr, const uint32_t* words, uint32_t word_count)
{
 800327a:	b5b0      	push	{r4, r5, r7, lr}
 800327c:	b086      	sub	sp, #24
 800327e:	af00      	add	r7, sp, #0
 8003280:	60f8      	str	r0, [r7, #12]
 8003282:	60b9      	str	r1, [r7, #8]
 8003284:	607a      	str	r2, [r7, #4]
    HAL_FLASH_Unlock();
 8003286:	f002 fe7f 	bl	8005f88 <HAL_FLASH_Unlock>
    for (uint32_t i = 0; i < word_count; i++) {
 800328a:	2300      	movs	r3, #0
 800328c:	617b      	str	r3, [r7, #20]
 800328e:	e01b      	b.n	80032c8 <Flash_ProgramWords+0x4e>
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dst_addr, words[i]) != HAL_OK) {
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	68ba      	ldr	r2, [r7, #8]
 8003296:	4413      	add	r3, r2
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2200      	movs	r2, #0
 800329c:	461c      	mov	r4, r3
 800329e:	4615      	mov	r5, r2
 80032a0:	4622      	mov	r2, r4
 80032a2:	462b      	mov	r3, r5
 80032a4:	68f9      	ldr	r1, [r7, #12]
 80032a6:	2002      	movs	r0, #2
 80032a8:	f002 fe1c 	bl	8005ee4 <HAL_FLASH_Program>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d004      	beq.n	80032bc <Flash_ProgramWords+0x42>
            HAL_FLASH_Lock();
 80032b2:	f002 fe8b 	bl	8005fcc <HAL_FLASH_Lock>
            return SETTINGS_ERR_FLASH_PROGRAM;
 80032b6:	f06f 0303 	mvn.w	r3, #3
 80032ba:	e00c      	b.n	80032d6 <Flash_ProgramWords+0x5c>
        }
        dst_addr += 4u;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	3304      	adds	r3, #4
 80032c0:	60fb      	str	r3, [r7, #12]
    for (uint32_t i = 0; i < word_count; i++) {
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	3301      	adds	r3, #1
 80032c6:	617b      	str	r3, [r7, #20]
 80032c8:	697a      	ldr	r2, [r7, #20]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d3df      	bcc.n	8003290 <Flash_ProgramWords+0x16>
    }
    HAL_FLASH_Lock();
 80032d0:	f002 fe7c 	bl	8005fcc <HAL_FLASH_Lock>
    return SETTINGS_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3718      	adds	r7, #24
 80032da:	46bd      	mov	sp, r7
 80032dc:	bdb0      	pop	{r4, r5, r7, pc}

080032de <Flash_ReadWords>:

static void Flash_ReadWords(uint32_t src_addr, uint32_t* out_words, uint32_t word_count)
{
 80032de:	b480      	push	{r7}
 80032e0:	b087      	sub	sp, #28
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	60f8      	str	r0, [r7, #12]
 80032e6:	60b9      	str	r1, [r7, #8]
 80032e8:	607a      	str	r2, [r7, #4]
    for (uint32_t i = 0; i < word_count; i++) {
 80032ea:	2300      	movs	r3, #0
 80032ec:	617b      	str	r3, [r7, #20]
 80032ee:	e00c      	b.n	800330a <Flash_ReadWords+0x2c>
        out_words[i] = *(__IO uint32_t*)(src_addr);
 80032f0:	68fa      	ldr	r2, [r7, #12]
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	68b9      	ldr	r1, [r7, #8]
 80032f8:	440b      	add	r3, r1
 80032fa:	6812      	ldr	r2, [r2, #0]
 80032fc:	601a      	str	r2, [r3, #0]
        src_addr += 4u;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	3304      	adds	r3, #4
 8003302:	60fb      	str	r3, [r7, #12]
    for (uint32_t i = 0; i < word_count; i++) {
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	3301      	adds	r3, #1
 8003308:	617b      	str	r3, [r7, #20]
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	429a      	cmp	r2, r3
 8003310:	d3ee      	bcc.n	80032f0 <Flash_ReadWords+0x12>
    }
}
 8003312:	bf00      	nop
 8003314:	bf00      	nop
 8003316:	371c      	adds	r7, #28
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr

08003320 <PickBases>:
#define SETTINGS_BASE_256K     (0x08020000u) /* S5 */
#define SETTINGS_BASE_512K_A   (0x08040000u) /* S6 */
#define SETTINGS_BASE_512K_B   (0x08060000u) /* S7 */

static void PickBases(uint32_t* baseA, uint32_t* baseB)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
    if (FlashSizeKB() >= 512u) {
 800332a:	f7ff ff21 	bl	8003170 <FlashSizeKB>
 800332e:	4603      	mov	r3, r0
 8003330:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003334:	d306      	bcc.n	8003344 <PickBases+0x24>
        *baseA = SETTINGS_BASE_512K_A;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a07      	ldr	r2, [pc, #28]	; (8003358 <PickBases+0x38>)
 800333a:	601a      	str	r2, [r3, #0]
        /* Eer HAL bu cihazda S7 tanmlamadysa, Byi kapat */
        #ifdef FLASH_SECTOR_7
        *baseB = SETTINGS_BASE_512K_B;
        #else
        *baseB = 0u;
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	2200      	movs	r2, #0
 8003340:	601a      	str	r2, [r3, #0]
        #endif
    } else {
        *baseA = SETTINGS_BASE_256K;
        *baseB = 0u;
    }
}
 8003342:	e005      	b.n	8003350 <PickBases+0x30>
        *baseA = SETTINGS_BASE_256K;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	4a05      	ldr	r2, [pc, #20]	; (800335c <PickBases+0x3c>)
 8003348:	601a      	str	r2, [r3, #0]
        *baseB = 0u;
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	2200      	movs	r2, #0
 800334e:	601a      	str	r2, [r3, #0]
}
 8003350:	bf00      	nop
 8003352:	3708      	adds	r7, #8
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	08040000 	.word	0x08040000
 800335c:	08020000 	.word	0x08020000

08003360 <ReadOne>:

static int ReadOne(uint32_t base, AppSettings* out)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	6039      	str	r1, [r7, #0]
    if (base == 0u) return SETTINGS_ERR_MAGIC_VERSION;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d102      	bne.n	8003376 <ReadOne+0x16>
 8003370:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003374:	e024      	b.n	80033c0 <ReadOne+0x60>
    Flash_ReadWords(base, (uint32_t*)out, (uint32_t)((sizeof(AppSettings) + 3u)/4u));
 8003376:	f640 220d 	movw	r2, #2573	; 0xa0d
 800337a:	6839      	ldr	r1, [r7, #0]
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f7ff ffae 	bl	80032de <Flash_ReadWords>

    if (out->magic != SETTINGS_MAGIC || out->version != SETTINGS_VERSION)
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a10      	ldr	r2, [pc, #64]	; (80033c8 <ReadOne+0x68>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d104      	bne.n	8003396 <ReadOne+0x36>
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	889b      	ldrh	r3, [r3, #4]
 8003390:	b29b      	uxth	r3, r3
 8003392:	2b01      	cmp	r3, #1
 8003394:	d002      	beq.n	800339c <ReadOne+0x3c>
        return SETTINGS_ERR_MAGIC_VERSION;
 8003396:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800339a:	e011      	b.n	80033c0 <ReadOne+0x60>

    uint32_t calc = crc32_calc(out, sizeof(AppSettings) - sizeof(uint32_t));
 800339c:	f642 012f 	movw	r1, #10287	; 0x282f
 80033a0:	6838      	ldr	r0, [r7, #0]
 80033a2:	f7ff feaf 	bl	8003104 <crc32_calc>
 80033a6:	60f8      	str	r0, [r7, #12]
    if (calc != out->crc32) return SETTINGS_ERR_CRC;
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80033ae:	f8d3 382f 	ldr.w	r3, [r3, #2095]	; 0x82f
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d002      	beq.n	80033be <ReadOne+0x5e>
 80033b8:	f06f 0301 	mvn.w	r3, #1
 80033bc:	e000      	b.n	80033c0 <ReadOne+0x60>

    return SETTINGS_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3710      	adds	r7, #16
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	a5f1c0de 	.word	0xa5f1c0de

080033cc <WriteOne>:

static int WriteOne(uint32_t base, const AppSettings* in)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	f5ad 5d21 	sub.w	sp, sp, #10304	; 0x2840
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80033da:	f6a3 034c 	subw	r3, r3, #2124	; 0x84c
 80033de:	6018      	str	r0, [r3, #0]
 80033e0:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80033e4:	f5a3 6305 	sub.w	r3, r3, #2128	; 0x850
 80033e8:	6019      	str	r1, [r3, #0]
    AppSettings tmp = *in;
 80033ea:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80033ee:	f6a3 0244 	subw	r2, r3, #2116	; 0x844
 80033f2:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80033f6:	f5a3 6305 	sub.w	r3, r3, #2128	; 0x850
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4610      	mov	r0, r2
 80033fe:	4619      	mov	r1, r3
 8003400:	f642 0333 	movw	r3, #10291	; 0x2833
 8003404:	461a      	mov	r2, r3
 8003406:	f008 fc11 	bl	800bc2c <memcpy>
    tmp.magic   = SETTINGS_MAGIC;
 800340a:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 800340e:	f6a3 0344 	subw	r3, r3, #2116	; 0x844
 8003412:	4a3c      	ldr	r2, [pc, #240]	; (8003504 <WriteOne+0x138>)
 8003414:	601a      	str	r2, [r3, #0]
    tmp.version = SETTINGS_VERSION;
 8003416:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 800341a:	f6a3 0344 	subw	r3, r3, #2116	; 0x844
 800341e:	2201      	movs	r2, #1
 8003420:	809a      	strh	r2, [r3, #4]
    tmp.crc32   = 0u;
 8003422:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8003426:	f6a3 0344 	subw	r3, r3, #2116	; 0x844
 800342a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800342e:	2200      	movs	r2, #0
 8003430:	f883 282f 	strb.w	r2, [r3, #2095]	; 0x82f
 8003434:	2200      	movs	r2, #0
 8003436:	f883 2830 	strb.w	r2, [r3, #2096]	; 0x830
 800343a:	2200      	movs	r2, #0
 800343c:	f883 2831 	strb.w	r2, [r3, #2097]	; 0x831
 8003440:	2200      	movs	r2, #0
 8003442:	f883 2832 	strb.w	r2, [r3, #2098]	; 0x832
    tmp.crc32   = crc32_calc(&tmp, sizeof(AppSettings) - sizeof(uint32_t));
 8003446:	f107 0310 	add.w	r3, r7, #16
 800344a:	3b04      	subs	r3, #4
 800344c:	f642 012f 	movw	r1, #10287	; 0x282f
 8003450:	4618      	mov	r0, r3
 8003452:	f7ff fe57 	bl	8003104 <crc32_calc>
 8003456:	4602      	mov	r2, r0
 8003458:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 800345c:	f6a3 0344 	subw	r3, r3, #2116	; 0x844
 8003460:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8003464:	f8c3 282f 	str.w	r2, [r3, #2095]	; 0x82f

    const uint32_t start = base;
 8003468:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 800346c:	f6a3 034c 	subw	r3, r3, #2124	; 0x84c
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f507 5221 	add.w	r2, r7, #10304	; 0x2840
 8003476:	f102 020c 	add.w	r2, r2, #12
 800347a:	6013      	str	r3, [r2, #0]
    const uint32_t end   = base + (uint32_t)((sizeof(AppSettings) + 3u) & ~3u);
 800347c:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8003480:	f6a3 034c 	subw	r3, r3, #2124	; 0x84c
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800348a:	3334      	adds	r3, #52	; 0x34
 800348c:	f507 5221 	add.w	r2, r7, #10304	; 0x2840
 8003490:	f102 0208 	add.w	r2, r2, #8
 8003494:	6013      	str	r3, [r2, #0]

    int er = Flash_EraseRange(start, end);
 8003496:	f507 5321 	add.w	r3, r7, #10304	; 0x2840
 800349a:	f103 0308 	add.w	r3, r3, #8
 800349e:	6819      	ldr	r1, [r3, #0]
 80034a0:	f507 5321 	add.w	r3, r7, #10304	; 0x2840
 80034a4:	f103 030c 	add.w	r3, r3, #12
 80034a8:	6818      	ldr	r0, [r3, #0]
 80034aa:	f7ff fea9 	bl	8003200 <Flash_EraseRange>
 80034ae:	f507 5321 	add.w	r3, r7, #10304	; 0x2840
 80034b2:	f103 0304 	add.w	r3, r3, #4
 80034b6:	6018      	str	r0, [r3, #0]
    if (er != SETTINGS_OK) return er;
 80034b8:	f507 5321 	add.w	r3, r7, #10304	; 0x2840
 80034bc:	f103 0304 	add.w	r3, r3, #4
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d005      	beq.n	80034d2 <WriteOne+0x106>
 80034c6:	f507 5321 	add.w	r3, r7, #10304	; 0x2840
 80034ca:	f103 0304 	add.w	r3, r3, #4
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	e012      	b.n	80034f8 <WriteOne+0x12c>

    int pr = Flash_ProgramWords(base, (const uint32_t*)&tmp, (uint32_t)((sizeof(AppSettings) + 3u)/4u));
 80034d2:	f107 0310 	add.w	r3, r7, #16
 80034d6:	3b04      	subs	r3, #4
 80034d8:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 80034dc:	f6a2 004c 	subw	r0, r2, #2124	; 0x84c
 80034e0:	f640 220d 	movw	r2, #2573	; 0xa0d
 80034e4:	4619      	mov	r1, r3
 80034e6:	6800      	ldr	r0, [r0, #0]
 80034e8:	f7ff fec7 	bl	800327a <Flash_ProgramWords>
 80034ec:	f507 5321 	add.w	r3, r7, #10304	; 0x2840
 80034f0:	6018      	str	r0, [r3, #0]
    return pr;
 80034f2:	f507 5321 	add.w	r3, r7, #10304	; 0x2840
 80034f6:	681b      	ldr	r3, [r3, #0]
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	f507 5721 	add.w	r7, r7, #10304	; 0x2840
 80034fe:	3710      	adds	r7, #16
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	a5f1c0de 	.word	0xa5f1c0de

08003508 <Settings_FillDefaults>:
static AppSettings g_settings;
static uint32_t    g_baseA = 0, g_baseB = 0;
static int         g_usingB = 0;

void Settings_FillDefaults(AppSettings* s)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
    memset(s, 0, sizeof(*s));
 8003510:	f642 0233 	movw	r2, #10291	; 0x2833
 8003514:	2100      	movs	r1, #0
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f008 fb5b 	bl	800bbd2 <memset>
    s->magic = SETTINGS_MAGIC;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	f062 0221 	orn	r2, r2, #33	; 0x21
 8003524:	701a      	strb	r2, [r3, #0]
 8003526:	2200      	movs	r2, #0
 8003528:	f062 023f 	orn	r2, r2, #63	; 0x3f
 800352c:	705a      	strb	r2, [r3, #1]
 800352e:	2200      	movs	r2, #0
 8003530:	f062 020e 	orn	r2, r2, #14
 8003534:	709a      	strb	r2, [r3, #2]
 8003536:	2200      	movs	r2, #0
 8003538:	f062 025a 	orn	r2, r2, #90	; 0x5a
 800353c:	70da      	strb	r2, [r3, #3]
    s->version = SETTINGS_VERSION;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2200      	movs	r2, #0
 8003542:	f042 0201 	orr.w	r2, r2, #1
 8003546:	711a      	strb	r2, [r3, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	715a      	strb	r2, [r3, #5]
    s->gen = 1;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	f042 0201 	orr.w	r2, r2, #1
 8003554:	721a      	strb	r2, [r3, #8]
 8003556:	2200      	movs	r2, #0
 8003558:	725a      	strb	r2, [r3, #9]
 800355a:	2200      	movs	r2, #0
 800355c:	729a      	strb	r2, [r3, #10]
 800355e:	2200      	movs	r2, #0
 8003560:	72da      	strb	r2, [r3, #11]

    s->kp = 2.0f; s->ki = 0.5f; s->kd = 0.0f;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003568:	60da      	str	r2, [r3, #12]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8003570:	611a      	str	r2, [r3, #16]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f04f 0200 	mov.w	r2, #0
 8003578:	615a      	str	r2, [r3, #20]
    s->setpoint_default_C = 120.0f;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a3b      	ldr	r2, [pc, #236]	; (800366c <Settings_FillDefaults+0x164>)
 800357e:	621a      	str	r2, [r3, #32]
    s->calib_offset_C = 0.0f;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f04f 0200 	mov.w	r2, #0
 8003586:	625a      	str	r2, [r3, #36]	; 0x24
    s->fan_stage_map[0] = 40;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2228      	movs	r2, #40	; 0x28
 800358c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    s->fan_stage_map[1] = 80;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2250      	movs	r2, #80	; 0x50
 8003594:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    s->fan_stage_map[2] = 140;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	228c      	movs	r2, #140	; 0x8c
 800359c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
    s->soak_time_s = 1800;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f042 0208 	orr.w	r2, r2, #8
 80035a8:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 80035ac:	2200      	movs	r2, #0
 80035ae:	f042 0207 	orr.w	r2, r2, #7
 80035b2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 80035bc:	2200      	movs	r2, #0
 80035be:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

    for (int i=0;i<512;i++){
 80035c2:	2300      	movs	r3, #0
 80035c4:	60fb      	str	r3, [r7, #12]
 80035c6:	e047      	b.n	8003658 <Settings_FillDefaults+0x150>
        s->arr0[i]=0; s->arr1[i]=0; s->arr2[i]=0; s->arr3[i]=0; s->arr4[i]=0;
 80035c8:	687a      	ldr	r2, [r7, #4]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	330a      	adds	r3, #10
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	4413      	add	r3, r2
 80035d2:	2200      	movs	r2, #0
 80035d4:	71da      	strb	r2, [r3, #7]
 80035d6:	2200      	movs	r2, #0
 80035d8:	721a      	strb	r2, [r3, #8]
 80035da:	2200      	movs	r2, #0
 80035dc:	725a      	strb	r2, [r3, #9]
 80035de:	2200      	movs	r2, #0
 80035e0:	729a      	strb	r2, [r3, #10]
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f203 230a 	addw	r3, r3, #522	; 0x20a
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	4413      	add	r3, r2
 80035ee:	2200      	movs	r2, #0
 80035f0:	71da      	strb	r2, [r3, #7]
 80035f2:	2200      	movs	r2, #0
 80035f4:	721a      	strb	r2, [r3, #8]
 80035f6:	2200      	movs	r2, #0
 80035f8:	725a      	strb	r2, [r3, #9]
 80035fa:	2200      	movs	r2, #0
 80035fc:	729a      	strb	r2, [r3, #10]
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f203 430a 	addw	r3, r3, #1034	; 0x40a
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	4413      	add	r3, r2
 800360a:	2200      	movs	r2, #0
 800360c:	71da      	strb	r2, [r3, #7]
 800360e:	2200      	movs	r2, #0
 8003610:	721a      	strb	r2, [r3, #8]
 8003612:	2200      	movs	r2, #0
 8003614:	725a      	strb	r2, [r3, #9]
 8003616:	2200      	movs	r2, #0
 8003618:	729a      	strb	r2, [r3, #10]
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	f203 630a 	addw	r3, r3, #1546	; 0x60a
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	4413      	add	r3, r2
 8003626:	2200      	movs	r2, #0
 8003628:	71da      	strb	r2, [r3, #7]
 800362a:	2200      	movs	r2, #0
 800362c:	721a      	strb	r2, [r3, #8]
 800362e:	2200      	movs	r2, #0
 8003630:	725a      	strb	r2, [r3, #9]
 8003632:	2200      	movs	r2, #0
 8003634:	729a      	strb	r2, [r3, #10]
 8003636:	687a      	ldr	r2, [r7, #4]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f603 030a 	addw	r3, r3, #2058	; 0x80a
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	4413      	add	r3, r2
 8003642:	2200      	movs	r2, #0
 8003644:	71da      	strb	r2, [r3, #7]
 8003646:	2200      	movs	r2, #0
 8003648:	721a      	strb	r2, [r3, #8]
 800364a:	2200      	movs	r2, #0
 800364c:	725a      	strb	r2, [r3, #9]
 800364e:	2200      	movs	r2, #0
 8003650:	729a      	strb	r2, [r3, #10]
    for (int i=0;i<512;i++){
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	3301      	adds	r3, #1
 8003656:	60fb      	str	r3, [r7, #12]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800365e:	dbb3      	blt.n	80035c8 <Settings_FillDefaults+0xc0>
    }
}
 8003660:	bf00      	nop
 8003662:	bf00      	nop
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	42f00000 	.word	0x42f00000

08003670 <Settings_Init>:

/* ---------------------------------- API ------------------------------------ */

void Settings_Init(void)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	f5ad 4da0 	sub.w	sp, sp, #20480	; 0x5000
 8003676:	b09c      	sub	sp, #112	; 0x70
 8003678:	af00      	add	r7, sp, #0
    PickBases(&g_baseA, &g_baseB);
 800367a:	495a      	ldr	r1, [pc, #360]	; (80037e4 <Settings_Init+0x174>)
 800367c:	485a      	ldr	r0, [pc, #360]	; (80037e8 <Settings_Init+0x178>)
 800367e:	f7ff fe4f 	bl	8003320 <PickBases>

    AppSettings a = {0}, b = {0};
 8003682:	f507 5341 	add.w	r3, r7, #12352	; 0x3040
 8003686:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800368a:	f6a3 033c 	subw	r3, r3, #2108	; 0x83c
 800368e:	4618      	mov	r0, r3
 8003690:	f642 0333 	movw	r3, #10291	; 0x2833
 8003694:	461a      	mov	r2, r3
 8003696:	2100      	movs	r1, #0
 8003698:	f008 fa9b 	bl	800bbd2 <memset>
 800369c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80036a0:	3b70      	subs	r3, #112	; 0x70
 80036a2:	f642 0233 	movw	r2, #10291	; 0x2833
 80036a6:	2100      	movs	r1, #0
 80036a8:	4618      	mov	r0, r3
 80036aa:	f008 fa92 	bl	800bbd2 <memset>
    int ra = ReadOne(g_baseA, &a);
 80036ae:	4b4e      	ldr	r3, [pc, #312]	; (80037e8 <Settings_Init+0x178>)
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	f507 5321 	add.w	r3, r7, #10304	; 0x2840
 80036b6:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80036ba:	3b3c      	subs	r3, #60	; 0x3c
 80036bc:	4619      	mov	r1, r3
 80036be:	4610      	mov	r0, r2
 80036c0:	f7ff fe4e 	bl	8003360 <ReadOne>
 80036c4:	f507 43a0 	add.w	r3, r7, #20480	; 0x5000
 80036c8:	f103 036c 	add.w	r3, r3, #108	; 0x6c
 80036cc:	6018      	str	r0, [r3, #0]
    int rb = (g_baseB ? ReadOne(g_baseB, &b) : SETTINGS_ERR_MAGIC_VERSION);
 80036ce:	4b45      	ldr	r3, [pc, #276]	; (80037e4 <Settings_Init+0x174>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00a      	beq.n	80036ec <Settings_Init+0x7c>
 80036d6:	4b43      	ldr	r3, [pc, #268]	; (80037e4 <Settings_Init+0x174>)
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80036de:	3b70      	subs	r3, #112	; 0x70
 80036e0:	4619      	mov	r1, r3
 80036e2:	4610      	mov	r0, r2
 80036e4:	f7ff fe3c 	bl	8003360 <ReadOne>
 80036e8:	4603      	mov	r3, r0
 80036ea:	e001      	b.n	80036f0 <Settings_Init+0x80>
 80036ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80036f0:	f507 42a0 	add.w	r2, r7, #20480	; 0x5000
 80036f4:	f102 0268 	add.w	r2, r2, #104	; 0x68
 80036f8:	6013      	str	r3, [r2, #0]

    if (ra == SETTINGS_OK && rb == SETTINGS_OK) {
 80036fa:	f507 43a0 	add.w	r3, r7, #20480	; 0x5000
 80036fe:	f103 036c 	add.w	r3, r3, #108	; 0x6c
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d133      	bne.n	8003770 <Settings_Init+0x100>
 8003708:	f507 43a0 	add.w	r3, r7, #20480	; 0x5000
 800370c:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d12c      	bne.n	8003770 <Settings_Init+0x100>
        if (b.gen > a.gen) { g_settings = b; g_usingB = 1; }
 8003716:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800371a:	f853 2c68 	ldr.w	r2, [r3, #-104]
 800371e:	f507 5341 	add.w	r3, r7, #12352	; 0x3040
 8003722:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8003726:	f6a3 033c 	subw	r3, r3, #2108	; 0x83c
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	429a      	cmp	r2, r3
 800372e:	d90d      	bls.n	800374c <Settings_Init+0xdc>
 8003730:	4a2e      	ldr	r2, [pc, #184]	; (80037ec <Settings_Init+0x17c>)
 8003732:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003736:	4610      	mov	r0, r2
 8003738:	3b70      	subs	r3, #112	; 0x70
 800373a:	f642 0233 	movw	r2, #10291	; 0x2833
 800373e:	4619      	mov	r1, r3
 8003740:	f008 fa74 	bl	800bc2c <memcpy>
 8003744:	4b2a      	ldr	r3, [pc, #168]	; (80037f0 <Settings_Init+0x180>)
 8003746:	2201      	movs	r2, #1
 8003748:	601a      	str	r2, [r3, #0]
 800374a:	e045      	b.n	80037d8 <Settings_Init+0x168>
        else               { g_settings = a; g_usingB = 0; }
 800374c:	4a27      	ldr	r2, [pc, #156]	; (80037ec <Settings_Init+0x17c>)
 800374e:	f507 5341 	add.w	r3, r7, #12352	; 0x3040
 8003752:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8003756:	f6a3 033c 	subw	r3, r3, #2108	; 0x83c
 800375a:	4610      	mov	r0, r2
 800375c:	4619      	mov	r1, r3
 800375e:	f642 0333 	movw	r3, #10291	; 0x2833
 8003762:	461a      	mov	r2, r3
 8003764:	f008 fa62 	bl	800bc2c <memcpy>
 8003768:	4b21      	ldr	r3, [pc, #132]	; (80037f0 <Settings_Init+0x180>)
 800376a:	2200      	movs	r2, #0
 800376c:	601a      	str	r2, [r3, #0]
        if (b.gen > a.gen) { g_settings = b; g_usingB = 1; }
 800376e:	e033      	b.n	80037d8 <Settings_Init+0x168>
    } else if (ra == SETTINGS_OK) {
 8003770:	f507 43a0 	add.w	r3, r7, #20480	; 0x5000
 8003774:	f103 036c 	add.w	r3, r3, #108	; 0x6c
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d111      	bne.n	80037a2 <Settings_Init+0x132>
        g_settings = a; g_usingB = 0;
 800377e:	4a1b      	ldr	r2, [pc, #108]	; (80037ec <Settings_Init+0x17c>)
 8003780:	f507 5341 	add.w	r3, r7, #12352	; 0x3040
 8003784:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8003788:	f6a3 033c 	subw	r3, r3, #2108	; 0x83c
 800378c:	4610      	mov	r0, r2
 800378e:	4619      	mov	r1, r3
 8003790:	f642 0333 	movw	r3, #10291	; 0x2833
 8003794:	461a      	mov	r2, r3
 8003796:	f008 fa49 	bl	800bc2c <memcpy>
 800379a:	4b15      	ldr	r3, [pc, #84]	; (80037f0 <Settings_Init+0x180>)
 800379c:	2200      	movs	r2, #0
 800379e:	601a      	str	r2, [r3, #0]
        g_settings = b; g_usingB = 1;
    } else {
        Settings_FillDefaults(&g_settings);
        (void)Settings_Save();
    }
}
 80037a0:	e01a      	b.n	80037d8 <Settings_Init+0x168>
    } else if (rb == SETTINGS_OK) {
 80037a2:	f507 43a0 	add.w	r3, r7, #20480	; 0x5000
 80037a6:	f103 0368 	add.w	r3, r3, #104	; 0x68
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d10d      	bne.n	80037cc <Settings_Init+0x15c>
        g_settings = b; g_usingB = 1;
 80037b0:	4a0e      	ldr	r2, [pc, #56]	; (80037ec <Settings_Init+0x17c>)
 80037b2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80037b6:	4610      	mov	r0, r2
 80037b8:	3b70      	subs	r3, #112	; 0x70
 80037ba:	f642 0233 	movw	r2, #10291	; 0x2833
 80037be:	4619      	mov	r1, r3
 80037c0:	f008 fa34 	bl	800bc2c <memcpy>
 80037c4:	4b0a      	ldr	r3, [pc, #40]	; (80037f0 <Settings_Init+0x180>)
 80037c6:	2201      	movs	r2, #1
 80037c8:	601a      	str	r2, [r3, #0]
}
 80037ca:	e005      	b.n	80037d8 <Settings_Init+0x168>
        Settings_FillDefaults(&g_settings);
 80037cc:	4807      	ldr	r0, [pc, #28]	; (80037ec <Settings_Init+0x17c>)
 80037ce:	f7ff fe9b 	bl	8003508 <Settings_FillDefaults>
        (void)Settings_Save();
 80037d2:	f000 f819 	bl	8003808 <Settings_Save>
}
 80037d6:	e7ff      	b.n	80037d8 <Settings_Init+0x168>
 80037d8:	bf00      	nop
 80037da:	f507 47a0 	add.w	r7, r7, #20480	; 0x5000
 80037de:	3770      	adds	r7, #112	; 0x70
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	20002b10 	.word	0x20002b10
 80037e8:	20002b0c 	.word	0x20002b0c
 80037ec:	200002d8 	.word	0x200002d8
 80037f0:	20002b14 	.word	0x20002b14

080037f4 <Settings_Get>:

AppSettings* Settings_Get(void)
{
 80037f4:	b480      	push	{r7}
 80037f6:	af00      	add	r7, sp, #0
    return &g_settings;
 80037f8:	4b02      	ldr	r3, [pc, #8]	; (8003804 <Settings_Get+0x10>)
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr
 8003804:	200002d8 	.word	0x200002d8

08003808 <Settings_Save>:

int Settings_Save(void)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
    g_settings.gen = (g_settings.gen == 0u) ? 1u : (g_settings.gen + 1u);
 800380e:	4b1c      	ldr	r3, [pc, #112]	; (8003880 <Settings_Save+0x78>)
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d003      	beq.n	800381e <Settings_Save+0x16>
 8003816:	4b1a      	ldr	r3, [pc, #104]	; (8003880 <Settings_Save+0x78>)
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	3301      	adds	r3, #1
 800381c:	e000      	b.n	8003820 <Settings_Save+0x18>
 800381e:	2301      	movs	r3, #1
 8003820:	4a17      	ldr	r2, [pc, #92]	; (8003880 <Settings_Save+0x78>)
 8003822:	6093      	str	r3, [r2, #8]

    if (g_baseB != 0u) {
 8003824:	4b17      	ldr	r3, [pc, #92]	; (8003884 <Settings_Save+0x7c>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d01d      	beq.n	8003868 <Settings_Save+0x60>
        uint32_t target = g_usingB ? g_baseA : g_baseB;
 800382c:	4b16      	ldr	r3, [pc, #88]	; (8003888 <Settings_Save+0x80>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d002      	beq.n	800383a <Settings_Save+0x32>
 8003834:	4b15      	ldr	r3, [pc, #84]	; (800388c <Settings_Save+0x84>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	e001      	b.n	800383e <Settings_Save+0x36>
 800383a:	4b12      	ldr	r3, [pc, #72]	; (8003884 <Settings_Save+0x7c>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	607b      	str	r3, [r7, #4]
        int rc = WriteOne(target, &g_settings);
 8003840:	490f      	ldr	r1, [pc, #60]	; (8003880 <Settings_Save+0x78>)
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f7ff fdc2 	bl	80033cc <WriteOne>
 8003848:	6038      	str	r0, [r7, #0]
        if (rc == SETTINGS_OK) g_usingB = !g_usingB;
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d109      	bne.n	8003864 <Settings_Save+0x5c>
 8003850:	4b0d      	ldr	r3, [pc, #52]	; (8003888 <Settings_Save+0x80>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2b00      	cmp	r3, #0
 8003856:	bf0c      	ite	eq
 8003858:	2301      	moveq	r3, #1
 800385a:	2300      	movne	r3, #0
 800385c:	b2db      	uxtb	r3, r3
 800385e:	461a      	mov	r2, r3
 8003860:	4b09      	ldr	r3, [pc, #36]	; (8003888 <Settings_Save+0x80>)
 8003862:	601a      	str	r2, [r3, #0]
        return rc;
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	e006      	b.n	8003876 <Settings_Save+0x6e>
    } else {
        return WriteOne(g_baseA, &g_settings);
 8003868:	4b08      	ldr	r3, [pc, #32]	; (800388c <Settings_Save+0x84>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4904      	ldr	r1, [pc, #16]	; (8003880 <Settings_Save+0x78>)
 800386e:	4618      	mov	r0, r3
 8003870:	f7ff fdac 	bl	80033cc <WriteOne>
 8003874:	4603      	mov	r3, r0
    }
}
 8003876:	4618      	mov	r0, r3
 8003878:	3708      	adds	r7, #8
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	200002d8 	.word	0x200002d8
 8003884:	20002b10 	.word	0x20002b10
 8003888:	20002b14 	.word	0x20002b14
 800388c:	20002b0c 	.word	0x20002b0c

08003890 <PI_Control_SetFilter>:
float PI_Control_Update(PI_Oven* c, float setpoint, float measurement, float dt);

static inline void PI_Control_SetTunings(PI_Oven* c, float kp, float ki){
    c->kp = kp; c->ki = ki;
}
static inline void PI_Control_SetFilter(PI_Oven* c, float alpha){
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	ed87 0a00 	vstr	s0, [r7]
    c->meas_alpha = alpha;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	683a      	ldr	r2, [r7, #0]
 80038a0:	611a      	str	r2, [r3, #16]
}
 80038a2:	bf00      	nop
 80038a4:	370c      	adds	r7, #12
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr

080038ae <PI_Control_SetSlew>:
static inline void PI_Control_SetSlew(PI_Oven* c, float slew_per_sec){
 80038ae:	b480      	push	{r7}
 80038b0:	b083      	sub	sp, #12
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
 80038b6:	ed87 0a00 	vstr	s0, [r7]
    c->slew_per_sec = slew_per_sec;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	683a      	ldr	r2, [r7, #0]
 80038be:	615a      	str	r2, [r3, #20]
}
 80038c0:	bf00      	nop
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
// THIS IRQ HANDLER WILL BE SIMPLIFIED. THIS IS FOR FAST PROTOTYPING.

	if (htim->Instance == TIM1) {
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a28      	ldr	r2, [pc, #160]	; (800397c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d10f      	bne.n	80038fe <HAL_TIM_PeriodElapsedCallback+0x32>

		sensorRead_flag = TRUE;
 80038de:	4b28      	ldr	r3, [pc, #160]	; (8003980 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80038e0:	2201      	movs	r2, #1
 80038e2:	701a      	strb	r2, [r3, #0]

		if (++cooling_delay >= 50) {
 80038e4:	4b27      	ldr	r3, [pc, #156]	; (8003984 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	3301      	adds	r3, #1
 80038ea:	b2da      	uxtb	r2, r3
 80038ec:	4b25      	ldr	r3, [pc, #148]	; (8003984 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80038ee:	701a      	strb	r2, [r3, #0]
 80038f0:	4b24      	ldr	r3, [pc, #144]	; (8003984 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	2b31      	cmp	r3, #49	; 0x31
 80038f6:	d902      	bls.n	80038fe <HAL_TIM_PeriodElapsedCallback+0x32>
			cooling_flag = TRUE;
 80038f8:	4b23      	ldr	r3, [pc, #140]	; (8003988 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80038fa:	2201      	movs	r2, #1
 80038fc:	701a      	strb	r2, [r3, #0]
		}

	}

	if (htim->Instance == TIM9) {
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a22      	ldr	r2, [pc, #136]	; (800398c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d134      	bne.n	8003972 <HAL_TIM_PeriodElapsedCallback+0xa6>

		if (HAL_GPIO_ReadPin(ENC_1_BUTTON_GPIO_Port, ENC_1_BUTTON_Pin)
 8003908:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800390c:	4820      	ldr	r0, [pc, #128]	; (8003990 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800390e:	f002 ff51 	bl	80067b4 <HAL_GPIO_ReadPin>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d109      	bne.n	800392c <HAL_TIM_PeriodElapsedCallback+0x60>
				== GPIO_PIN_RESET) {

			IRQ_encoder1_flag = TRUE;
 8003918:	4b1e      	ldr	r3, [pc, #120]	; (8003994 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800391a:	2201      	movs	r2, #1
 800391c:	701a      	strb	r2, [r3, #0]
			buttonState = TRUE;
 800391e:	4b1e      	ldr	r3, [pc, #120]	; (8003998 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8003920:	2201      	movs	r2, #1
 8003922:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim9);
 8003924:	481d      	ldr	r0, [pc, #116]	; (800399c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8003926:	f005 fa4f 	bl	8008dc8 <HAL_TIM_Base_Stop_IT>
			buttonState = TRUE;
			HAL_TIM_Base_Stop_IT(&htim9);

		}
	}
}
 800392a:	e022      	b.n	8003972 <HAL_TIM_PeriodElapsedCallback+0xa6>
		} else if (HAL_GPIO_ReadPin(ENC_2_BUTTON_GPIO_Port, ENC_2_BUTTON_Pin)
 800392c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003930:	4817      	ldr	r0, [pc, #92]	; (8003990 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8003932:	f002 ff3f 	bl	80067b4 <HAL_GPIO_ReadPin>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d109      	bne.n	8003950 <HAL_TIM_PeriodElapsedCallback+0x84>
			IRQ_encoder2_flag = TRUE;
 800393c:	4b18      	ldr	r3, [pc, #96]	; (80039a0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 800393e:	2201      	movs	r2, #1
 8003940:	701a      	strb	r2, [r3, #0]
			buttonState = TRUE;
 8003942:	4b15      	ldr	r3, [pc, #84]	; (8003998 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8003944:	2201      	movs	r2, #1
 8003946:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim9);
 8003948:	4814      	ldr	r0, [pc, #80]	; (800399c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800394a:	f005 fa3d 	bl	8008dc8 <HAL_TIM_Base_Stop_IT>
}
 800394e:	e010      	b.n	8003972 <HAL_TIM_PeriodElapsedCallback+0xa6>
		} else if (HAL_GPIO_ReadPin(ENC_3_BUTTON_GPIO_Port, ENC_3_BUTTON_Pin)
 8003950:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003954:	480e      	ldr	r0, [pc, #56]	; (8003990 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8003956:	f002 ff2d 	bl	80067b4 <HAL_GPIO_ReadPin>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d108      	bne.n	8003972 <HAL_TIM_PeriodElapsedCallback+0xa6>
			IRQ_encoder3_flag = TRUE;
 8003960:	4b10      	ldr	r3, [pc, #64]	; (80039a4 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8003962:	2201      	movs	r2, #1
 8003964:	701a      	strb	r2, [r3, #0]
			buttonState = TRUE;
 8003966:	4b0c      	ldr	r3, [pc, #48]	; (8003998 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8003968:	2201      	movs	r2, #1
 800396a:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim9);
 800396c:	480b      	ldr	r0, [pc, #44]	; (800399c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800396e:	f005 fa2b 	bl	8008dc8 <HAL_TIM_Base_Stop_IT>
}
 8003972:	bf00      	nop
 8003974:	3708      	adds	r7, #8
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	40010000 	.word	0x40010000
 8003980:	20002f64 	.word	0x20002f64
 8003984:	20003042 	.word	0x20003042
 8003988:	20003043 	.word	0x20003043
 800398c:	40014000 	.word	0x40014000
 8003990:	40020400 	.word	0x40020400
 8003994:	20002f6c 	.word	0x20002f6c
 8003998:	20000280 	.word	0x20000280
 800399c:	20002ebc 	.word	0x20002ebc
 80039a0:	20002f6d 	.word	0x20002f6d
 80039a4:	20002f6e 	.word	0x20002f6e

080039a8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	4603      	mov	r3, r0
 80039b0:	80fb      	strh	r3, [r7, #6]
	// THIS IRQ HANDLER WILL BE SIMPLIFIED. THIS IS FOR FAST PROTOTYPING.


	if(GPIO_Pin == ENC_1_BUTTON_Pin && buttonState == TRUE){
 80039b2:	88fb      	ldrh	r3, [r7, #6]
 80039b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039b8:	d10a      	bne.n	80039d0 <HAL_GPIO_EXTI_Callback+0x28>
 80039ba:	4b18      	ldr	r3, [pc, #96]	; (8003a1c <HAL_GPIO_EXTI_Callback+0x74>)
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d106      	bne.n	80039d0 <HAL_GPIO_EXTI_Callback+0x28>
		HAL_TIM_Base_Start_IT(&htim9);
 80039c2:	4817      	ldr	r0, [pc, #92]	; (8003a20 <HAL_GPIO_EXTI_Callback+0x78>)
 80039c4:	f005 f99e 	bl	8008d04 <HAL_TIM_Base_Start_IT>
		buttonState = FALSE;
 80039c8:	4b14      	ldr	r3, [pc, #80]	; (8003a1c <HAL_GPIO_EXTI_Callback+0x74>)
 80039ca:	2200      	movs	r2, #0
 80039cc:	701a      	strb	r2, [r3, #0]
 80039ce:	e000      	b.n	80039d2 <HAL_GPIO_EXTI_Callback+0x2a>
	}
	else{
		__NOP();
 80039d0:	bf00      	nop
	}

	if(GPIO_Pin == ENC_2_BUTTON_Pin && buttonState == TRUE){
 80039d2:	88fb      	ldrh	r3, [r7, #6]
 80039d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039d8:	d10a      	bne.n	80039f0 <HAL_GPIO_EXTI_Callback+0x48>
 80039da:	4b10      	ldr	r3, [pc, #64]	; (8003a1c <HAL_GPIO_EXTI_Callback+0x74>)
 80039dc:	781b      	ldrb	r3, [r3, #0]
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d106      	bne.n	80039f0 <HAL_GPIO_EXTI_Callback+0x48>
		HAL_TIM_Base_Start_IT(&htim9);
 80039e2:	480f      	ldr	r0, [pc, #60]	; (8003a20 <HAL_GPIO_EXTI_Callback+0x78>)
 80039e4:	f005 f98e 	bl	8008d04 <HAL_TIM_Base_Start_IT>
		buttonState = FALSE;
 80039e8:	4b0c      	ldr	r3, [pc, #48]	; (8003a1c <HAL_GPIO_EXTI_Callback+0x74>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	701a      	strb	r2, [r3, #0]
 80039ee:	e000      	b.n	80039f2 <HAL_GPIO_EXTI_Callback+0x4a>
	}
	else{
		__NOP();
 80039f0:	bf00      	nop
	}

	if(GPIO_Pin == ENC_3_BUTTON_Pin && buttonState == TRUE){
 80039f2:	88fb      	ldrh	r3, [r7, #6]
 80039f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80039f8:	d10a      	bne.n	8003a10 <HAL_GPIO_EXTI_Callback+0x68>
 80039fa:	4b08      	ldr	r3, [pc, #32]	; (8003a1c <HAL_GPIO_EXTI_Callback+0x74>)
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d106      	bne.n	8003a10 <HAL_GPIO_EXTI_Callback+0x68>
		HAL_TIM_Base_Start_IT(&htim9);
 8003a02:	4807      	ldr	r0, [pc, #28]	; (8003a20 <HAL_GPIO_EXTI_Callback+0x78>)
 8003a04:	f005 f97e 	bl	8008d04 <HAL_TIM_Base_Start_IT>
		buttonState = FALSE;
 8003a08:	4b04      	ldr	r3, [pc, #16]	; (8003a1c <HAL_GPIO_EXTI_Callback+0x74>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	701a      	strb	r2, [r3, #0]
 8003a0e:	e001      	b.n	8003a14 <HAL_GPIO_EXTI_Callback+0x6c>
	}
	else{
		__NOP();
 8003a10:	bf00      	nop
	}



}
 8003a12:	bf00      	nop
 8003a14:	bf00      	nop
 8003a16:	3708      	adds	r7, #8
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	20000280 	.word	0x20000280
 8003a20:	20002ebc 	.word	0x20002ebc

08003a24 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
	// THIS IRQ HANDLER WILL BE SIMPLIFIED. THIS IS FOR FAST PROTOTYPING.

	if (htim->Instance == TIM2) {
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a34:	f040 821d 	bne.w	8003e72 <HAL_TIM_IC_CaptureCallback+0x44e>

		encoder1.counter  = __HAL_TIM_GET_COUNTER(htim);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a3e:	4ac3      	ldr	r2, [pc, #780]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003a40:	6013      	str	r3, [r2, #0]

		encoder1.position = encoder1.counter / 4;
 8003a42:	4bc2      	ldr	r3, [pc, #776]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	089b      	lsrs	r3, r3, #2
 8003a48:	4ac0      	ldr	r2, [pc, #768]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003a4a:	6053      	str	r3, [r2, #4]

		switch(m.flag){
 8003a4c:	4bc0      	ldr	r3, [pc, #768]	; (8003d50 <HAL_TIM_IC_CaptureCallback+0x32c>)
 8003a4e:	781b      	ldrb	r3, [r3, #0]
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b3d      	cmp	r3, #61	; 0x3d
 8003a54:	f200 8280 	bhi.w	8003f58 <HAL_TIM_IC_CaptureCallback+0x534>
 8003a58:	a201      	add	r2, pc, #4	; (adr r2, 8003a60 <HAL_TIM_IC_CaptureCallback+0x3c>)
 8003a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a5e:	bf00      	nop
 8003a60:	08003b59 	.word	0x08003b59
 8003a64:	08003b67 	.word	0x08003b67
 8003a68:	08003db3 	.word	0x08003db3
 8003a6c:	08003f59 	.word	0x08003f59
 8003a70:	08003f59 	.word	0x08003f59
 8003a74:	08003f59 	.word	0x08003f59
 8003a78:	08003e63 	.word	0x08003e63
 8003a7c:	08003dc1 	.word	0x08003dc1
 8003a80:	08003dcf 	.word	0x08003dcf
 8003a84:	08003ddf 	.word	0x08003ddf
 8003a88:	08003def 	.word	0x08003def
 8003a8c:	08003dfd 	.word	0x08003dfd
 8003a90:	08003f59 	.word	0x08003f59
 8003a94:	08003f59 	.word	0x08003f59
 8003a98:	08003f59 	.word	0x08003f59
 8003a9c:	08003f59 	.word	0x08003f59
 8003aa0:	08003f59 	.word	0x08003f59
 8003aa4:	08003f59 	.word	0x08003f59
 8003aa8:	08003e0b 	.word	0x08003e0b
 8003aac:	08003e19 	.word	0x08003e19
 8003ab0:	08003e27 	.word	0x08003e27
 8003ab4:	08003e35 	.word	0x08003e35
 8003ab8:	08003e43 	.word	0x08003e43
 8003abc:	08003e51 	.word	0x08003e51
 8003ac0:	08003b75 	.word	0x08003b75
 8003ac4:	08003b83 	.word	0x08003b83
 8003ac8:	08003b93 	.word	0x08003b93
 8003acc:	08003ba3 	.word	0x08003ba3
 8003ad0:	08003bb3 	.word	0x08003bb3
 8003ad4:	08003bc3 	.word	0x08003bc3
 8003ad8:	08003bd1 	.word	0x08003bd1
 8003adc:	08003bdf 	.word	0x08003bdf
 8003ae0:	08003bef 	.word	0x08003bef
 8003ae4:	08003bff 	.word	0x08003bff
 8003ae8:	08003c0f 	.word	0x08003c0f
 8003aec:	08003c1f 	.word	0x08003c1f
 8003af0:	08003c2f 	.word	0x08003c2f
 8003af4:	08003f59 	.word	0x08003f59
 8003af8:	08003c3f 	.word	0x08003c3f
 8003afc:	08003c4d 	.word	0x08003c4d
 8003b00:	08003c5d 	.word	0x08003c5d
 8003b04:	08003c6d 	.word	0x08003c6d
 8003b08:	08003c7b 	.word	0x08003c7b
 8003b0c:	08003c89 	.word	0x08003c89
 8003b10:	08003c99 	.word	0x08003c99
 8003b14:	08003ca9 	.word	0x08003ca9
 8003b18:	08003cb7 	.word	0x08003cb7
 8003b1c:	08003cc5 	.word	0x08003cc5
 8003b20:	08003cd5 	.word	0x08003cd5
 8003b24:	08003ce5 	.word	0x08003ce5
 8003b28:	08003cf3 	.word	0x08003cf3
 8003b2c:	08003d01 	.word	0x08003d01
 8003b30:	08003d11 	.word	0x08003d11
 8003b34:	08003d21 	.word	0x08003d21
 8003b38:	08003d2f 	.word	0x08003d2f
 8003b3c:	08003d3d 	.word	0x08003d3d
 8003b40:	08003d59 	.word	0x08003d59
 8003b44:	08003d69 	.word	0x08003d69
 8003b48:	08003d77 	.word	0x08003d77
 8003b4c:	08003d85 	.word	0x08003d85
 8003b50:	08003d95 	.word	0x08003d95
 8003b54:	08003da5 	.word	0x08003da5
		case HOME:
			set_value(&encoder1, &menu_counter, 0, 1);
 8003b58:	2301      	movs	r3, #1
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	497d      	ldr	r1, [pc, #500]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003b5e:	487b      	ldr	r0, [pc, #492]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003b60:	f001 f846 	bl	8004bf0 <set_value>
			break;
 8003b64:	e1fb      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS:
			set_value(&encoder1, &menu_counter, 0, 3);
 8003b66:	2303      	movs	r3, #3
 8003b68:	2200      	movs	r2, #0
 8003b6a:	497a      	ldr	r1, [pc, #488]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003b6c:	4877      	ldr	r0, [pc, #476]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003b6e:	f001 f83f 	bl	8004bf0 <set_value>
			break;
 8003b72:	e1f4      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_FASTSTART:
			set_value(&encoder1, &menu_counter, 0, 5);
 8003b74:	2305      	movs	r3, #5
 8003b76:	2200      	movs	r2, #0
 8003b78:	4976      	ldr	r1, [pc, #472]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003b7a:	4874      	ldr	r0, [pc, #464]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003b7c:	f001 f838 	bl	8004bf0 <set_value>
			break;
 8003b80:	e1ed      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_FASTSTART_TEMP:
			set_value(&encoder1, &menu_counter, 0, 300);
 8003b82:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003b86:	2200      	movs	r2, #0
 8003b88:	4972      	ldr	r1, [pc, #456]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003b8a:	4870      	ldr	r0, [pc, #448]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003b8c:	f001 f830 	bl	8004bf0 <set_value>
			break;
 8003b90:	e1e5      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_FASTSTART_RISETIME:
			set_value(&encoder1, &menu_counter, 0, 512);
 8003b92:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b96:	2200      	movs	r2, #0
 8003b98:	496e      	ldr	r1, [pc, #440]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003b9a:	486c      	ldr	r0, [pc, #432]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003b9c:	f001 f828 	bl	8004bf0 <set_value>
			break;
 8003ba0:	e1dd      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_FASTSTART_FALLTIME:
			set_value(&encoder1, &menu_counter, 0, 512);
 8003ba2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	496a      	ldr	r1, [pc, #424]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003baa:	4868      	ldr	r0, [pc, #416]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003bac:	f001 f820 	bl	8004bf0 <set_value>
			break;
 8003bb0:	e1d5      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_FASTSTART_DURATION:
			set_value(&encoder1, &menu_counter, 0, 512);
 8003bb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	4966      	ldr	r1, [pc, #408]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003bba:	4864      	ldr	r0, [pc, #400]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003bbc:	f001 f818 	bl	8004bf0 <set_value>
			break;
 8003bc0:	e1cd      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL:
			set_value(&encoder1, &menu_counter, 0, 8);
 8003bc2:	2308      	movs	r3, #8
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	4963      	ldr	r1, [pc, #396]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003bc8:	4860      	ldr	r0, [pc, #384]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003bca:	f001 f811 	bl	8004bf0 <set_value>
			break;
 8003bce:	e1c6      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_RISINGTIME:
			set_value(&encoder1, &menu_counter, 0, 8);
 8003bd0:	2308      	movs	r3, #8
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	495f      	ldr	r1, [pc, #380]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003bd6:	485d      	ldr	r0, [pc, #372]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003bd8:	f001 f80a 	bl	8004bf0 <set_value>
			break;
 8003bdc:	e1bf      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S1:
			set_value(&encoder1, &menu_counter, 0, 999);
 8003bde:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003be2:	2200      	movs	r2, #0
 8003be4:	495b      	ldr	r1, [pc, #364]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003be6:	4859      	ldr	r0, [pc, #356]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003be8:	f001 f802 	bl	8004bf0 <set_value>
			break;
 8003bec:	e1b7      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S2:
			set_value(&encoder1, &menu_counter, 0, 999);
 8003bee:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	4957      	ldr	r1, [pc, #348]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003bf6:	4855      	ldr	r0, [pc, #340]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003bf8:	f000 fffa 	bl	8004bf0 <set_value>
			break;
 8003bfc:	e1af      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S3:
			set_value(&encoder1, &menu_counter, 0, 999);
 8003bfe:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003c02:	2200      	movs	r2, #0
 8003c04:	4953      	ldr	r1, [pc, #332]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003c06:	4851      	ldr	r0, [pc, #324]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003c08:	f000 fff2 	bl	8004bf0 <set_value>
			break;
 8003c0c:	e1a7      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S4:
			set_value(&encoder1, &menu_counter, 0, 999);
 8003c0e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003c12:	2200      	movs	r2, #0
 8003c14:	494f      	ldr	r1, [pc, #316]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003c16:	484d      	ldr	r0, [pc, #308]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003c18:	f000 ffea 	bl	8004bf0 <set_value>
			break;
 8003c1c:	e19f      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S5:
			set_value(&encoder1, &menu_counter, 0, 999);
 8003c1e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003c22:	2200      	movs	r2, #0
 8003c24:	494b      	ldr	r1, [pc, #300]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003c26:	4849      	ldr	r0, [pc, #292]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003c28:	f000 ffe2 	bl	8004bf0 <set_value>
			break;
 8003c2c:	e197      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_RISINGTIME_S6:
			set_value(&encoder1, &menu_counter, 0, 999);
 8003c2e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003c32:	2200      	movs	r2, #0
 8003c34:	4947      	ldr	r1, [pc, #284]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003c36:	4845      	ldr	r0, [pc, #276]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003c38:	f000 ffda 	bl	8004bf0 <set_value>
			break;
 8003c3c:	e18f      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T1:
			set_value(&encoder1, &menu_counter, 0, 3);
 8003c3e:	2303      	movs	r3, #3
 8003c40:	2200      	movs	r2, #0
 8003c42:	4944      	ldr	r1, [pc, #272]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003c44:	4841      	ldr	r0, [pc, #260]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003c46:	f000 ffd3 	bl	8004bf0 <set_value>
			break;
 8003c4a:	e188      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T1_TEMP:
			set_value(&encoder1, &menu_counter, 0, 300);
 8003c4c:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003c50:	2200      	movs	r2, #0
 8003c52:	4940      	ldr	r1, [pc, #256]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003c54:	483d      	ldr	r0, [pc, #244]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003c56:	f000 ffcb 	bl	8004bf0 <set_value>
			break;
 8003c5a:	e180      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T1_DUR:
			set_value(&encoder1, &menu_counter, 0, 999);
 8003c5c:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003c60:	2200      	movs	r2, #0
 8003c62:	493c      	ldr	r1, [pc, #240]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003c64:	4839      	ldr	r0, [pc, #228]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003c66:	f000 ffc3 	bl	8004bf0 <set_value>
			break;
 8003c6a:	e178      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T1_SETRESET:
			set_value(&encoder1, &menu_counter, 0, 1);
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	2200      	movs	r2, #0
 8003c70:	4938      	ldr	r1, [pc, #224]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003c72:	4836      	ldr	r0, [pc, #216]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003c74:	f000 ffbc 	bl	8004bf0 <set_value>
			break;
 8003c78:	e171      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T2:
			set_value(&encoder1, &menu_counter, 0, 3);
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	4935      	ldr	r1, [pc, #212]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003c80:	4832      	ldr	r0, [pc, #200]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003c82:	f000 ffb5 	bl	8004bf0 <set_value>
			break;
 8003c86:	e16a      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T2_TEMP:
			set_value(&encoder1, &menu_counter, 0, 300);
 8003c88:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	4931      	ldr	r1, [pc, #196]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003c90:	482e      	ldr	r0, [pc, #184]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003c92:	f000 ffad 	bl	8004bf0 <set_value>
			break;
 8003c96:	e162      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T2_DUR:
			set_value(&encoder1, &menu_counter, 0, 999);
 8003c98:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	492d      	ldr	r1, [pc, #180]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003ca0:	482a      	ldr	r0, [pc, #168]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003ca2:	f000 ffa5 	bl	8004bf0 <set_value>
			break;
 8003ca6:	e15a      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T2_SETRESET:
			set_value(&encoder1, &menu_counter, 0, 1);
 8003ca8:	2301      	movs	r3, #1
 8003caa:	2200      	movs	r2, #0
 8003cac:	4929      	ldr	r1, [pc, #164]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003cae:	4827      	ldr	r0, [pc, #156]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003cb0:	f000 ff9e 	bl	8004bf0 <set_value>
			break;
 8003cb4:	e153      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T3:
			set_value(&encoder1, &menu_counter, 0, 3);
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	2200      	movs	r2, #0
 8003cba:	4926      	ldr	r1, [pc, #152]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003cbc:	4823      	ldr	r0, [pc, #140]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003cbe:	f000 ff97 	bl	8004bf0 <set_value>
			break;
 8003cc2:	e14c      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T3_TEMP:
			set_value(&encoder1, &menu_counter, 0, 300);
 8003cc4:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003cc8:	2200      	movs	r2, #0
 8003cca:	4922      	ldr	r1, [pc, #136]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003ccc:	481f      	ldr	r0, [pc, #124]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003cce:	f000 ff8f 	bl	8004bf0 <set_value>
			break;
 8003cd2:	e144      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T3_DUR:
			set_value(&encoder1, &menu_counter, 0, 999);
 8003cd4:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003cd8:	2200      	movs	r2, #0
 8003cda:	491e      	ldr	r1, [pc, #120]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003cdc:	481b      	ldr	r0, [pc, #108]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003cde:	f000 ff87 	bl	8004bf0 <set_value>
			break;
 8003ce2:	e13c      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T3_SETRESET:
			set_value(&encoder1, &menu_counter, 0, 1);
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	491a      	ldr	r1, [pc, #104]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003cea:	4818      	ldr	r0, [pc, #96]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003cec:	f000 ff80 	bl	8004bf0 <set_value>
			break;
 8003cf0:	e135      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T4:
			set_value(&encoder1, &menu_counter, 0, 3);
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	4917      	ldr	r1, [pc, #92]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003cf8:	4814      	ldr	r0, [pc, #80]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003cfa:	f000 ff79 	bl	8004bf0 <set_value>
			break;
 8003cfe:	e12e      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T4_TEMP:
			set_value(&encoder1, &menu_counter, 0, 300);
 8003d00:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003d04:	2200      	movs	r2, #0
 8003d06:	4913      	ldr	r1, [pc, #76]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003d08:	4810      	ldr	r0, [pc, #64]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003d0a:	f000 ff71 	bl	8004bf0 <set_value>
			break;
 8003d0e:	e126      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T4_DUR:
			set_value(&encoder1, &menu_counter, 0, 999);
 8003d10:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003d14:	2200      	movs	r2, #0
 8003d16:	490f      	ldr	r1, [pc, #60]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003d18:	480c      	ldr	r0, [pc, #48]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003d1a:	f000 ff69 	bl	8004bf0 <set_value>
			break;
 8003d1e:	e11e      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T4_SETRESET:
			set_value(&encoder1, &menu_counter, 0, 1);
 8003d20:	2301      	movs	r3, #1
 8003d22:	2200      	movs	r2, #0
 8003d24:	490b      	ldr	r1, [pc, #44]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003d26:	4809      	ldr	r0, [pc, #36]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003d28:	f000 ff62 	bl	8004bf0 <set_value>
			break;
 8003d2c:	e117      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T5:
			set_value(&encoder1, &menu_counter, 0, 3);
 8003d2e:	2303      	movs	r3, #3
 8003d30:	2200      	movs	r2, #0
 8003d32:	4908      	ldr	r1, [pc, #32]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003d34:	4805      	ldr	r0, [pc, #20]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003d36:	f000 ff5b 	bl	8004bf0 <set_value>
			break;
 8003d3a:	e110      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T5_TEMP:
			set_value(&encoder1, &menu_counter, 0, 300);
 8003d3c:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003d40:	2200      	movs	r2, #0
 8003d42:	4904      	ldr	r1, [pc, #16]	; (8003d54 <HAL_TIM_IC_CaptureCallback+0x330>)
 8003d44:	4801      	ldr	r0, [pc, #4]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x328>)
 8003d46:	f000 ff53 	bl	8004bf0 <set_value>
			break;
 8003d4a:	e108      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
 8003d4c:	20002fe8 	.word	0x20002fe8
 8003d50:	20002f70 	.word	0x20002f70
 8003d54:	2000303c 	.word	0x2000303c
		case PROGRAMS_ADVTEMPCTRL_T5_DUR:
			set_value(&encoder1, &menu_counter, 0, 999);
 8003d58:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	4982      	ldr	r1, [pc, #520]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003d60:	4882      	ldr	r0, [pc, #520]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003d62:	f000 ff45 	bl	8004bf0 <set_value>
			break;
 8003d66:	e0fa      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T5_SETRESET:
			set_value(&encoder1, &menu_counter, 0, 1);
 8003d68:	2301      	movs	r3, #1
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	497e      	ldr	r1, [pc, #504]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003d6e:	487f      	ldr	r0, [pc, #508]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003d70:	f000 ff3e 	bl	8004bf0 <set_value>
			break;
 8003d74:	e0f3      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T6:
			set_value(&encoder1, &menu_counter, 0, 3);
 8003d76:	2303      	movs	r3, #3
 8003d78:	2200      	movs	r2, #0
 8003d7a:	497b      	ldr	r1, [pc, #492]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003d7c:	487b      	ldr	r0, [pc, #492]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003d7e:	f000 ff37 	bl	8004bf0 <set_value>
			break;
 8003d82:	e0ec      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T6_TEMP:
			set_value(&encoder1, &menu_counter, 0, 300);
 8003d84:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003d88:	2200      	movs	r2, #0
 8003d8a:	4977      	ldr	r1, [pc, #476]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003d8c:	4877      	ldr	r0, [pc, #476]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003d8e:	f000 ff2f 	bl	8004bf0 <set_value>
			break;
 8003d92:	e0e4      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T6_DUR:
			set_value(&encoder1, &menu_counter, 0, 999);
 8003d94:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003d98:	2200      	movs	r2, #0
 8003d9a:	4973      	ldr	r1, [pc, #460]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003d9c:	4873      	ldr	r0, [pc, #460]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003d9e:	f000 ff27 	bl	8004bf0 <set_value>
			break;
 8003da2:	e0dc      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case PROGRAMS_ADVTEMPCTRL_T6_SETRESET:
			set_value(&encoder1, &menu_counter, 0, 1);
 8003da4:	2301      	movs	r3, #1
 8003da6:	2200      	movs	r2, #0
 8003da8:	496f      	ldr	r1, [pc, #444]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003daa:	4870      	ldr	r0, [pc, #448]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003dac:	f000 ff20 	bl	8004bf0 <set_value>
			break;
 8003db0:	e0d5      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case SETTINGS:
			set_value(&encoder1, &menu_counter, 0, 5);
 8003db2:	2305      	movs	r3, #5
 8003db4:	2200      	movs	r2, #0
 8003db6:	496c      	ldr	r1, [pc, #432]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003db8:	486c      	ldr	r0, [pc, #432]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003dba:	f000 ff19 	bl	8004bf0 <set_value>
			break;
 8003dbe:	e0ce      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case SETTINGS_PI:
			set_value(&encoder1, &menu_counter, 0, 4);
 8003dc0:	2304      	movs	r3, #4
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	4968      	ldr	r1, [pc, #416]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003dc6:	4869      	ldr	r0, [pc, #420]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003dc8:	f000 ff12 	bl	8004bf0 <set_value>
			break;
 8003dcc:	e0c7      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case SETTINGS_PI_KP:
			set_value(&encoder1, &menu_counter, 0, 1000);
 8003dce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	4964      	ldr	r1, [pc, #400]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003dd6:	4865      	ldr	r0, [pc, #404]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003dd8:	f000 ff0a 	bl	8004bf0 <set_value>
			break;
 8003ddc:	e0bf      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case SETTINGS_PI_KI:
			set_value(&encoder1, &menu_counter, 0, 1000);
 8003dde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003de2:	2200      	movs	r2, #0
 8003de4:	4960      	ldr	r1, [pc, #384]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003de6:	4861      	ldr	r0, [pc, #388]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003de8:	f000 ff02 	bl	8004bf0 <set_value>
			break;
 8003dec:	e0b7      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case SETTINGS_PI_SLEW:
			set_value(&encoder1, &menu_counter, 0, 100);
 8003dee:	2364      	movs	r3, #100	; 0x64
 8003df0:	2200      	movs	r2, #0
 8003df2:	495d      	ldr	r1, [pc, #372]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003df4:	485d      	ldr	r0, [pc, #372]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003df6:	f000 fefb 	bl	8004bf0 <set_value>
			break;
 8003dfa:	e0b0      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case SETTINGS_PI_MAXPOWER:
			set_value(&encoder1, &menu_counter, 0, 100);
 8003dfc:	2364      	movs	r3, #100	; 0x64
 8003dfe:	2200      	movs	r2, #0
 8003e00:	4959      	ldr	r1, [pc, #356]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003e02:	485a      	ldr	r0, [pc, #360]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003e04:	f000 fef4 	bl	8004bf0 <set_value>
			break;
 8003e08:	e0a9      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case SETTINGS_TIMEDATE:
			set_value(&encoder1, &menu_counter, 0, 5);
 8003e0a:	2305      	movs	r3, #5
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	4956      	ldr	r1, [pc, #344]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003e10:	4856      	ldr	r0, [pc, #344]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003e12:	f000 feed 	bl	8004bf0 <set_value>
			break;
 8003e16:	e0a2      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case SETTINGS_TIMEDATE_HOUR:
			set_value(&encoder1, &menu_counter, 0, 23);
 8003e18:	2317      	movs	r3, #23
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	4952      	ldr	r1, [pc, #328]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003e1e:	4853      	ldr	r0, [pc, #332]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003e20:	f000 fee6 	bl	8004bf0 <set_value>
			break;
 8003e24:	e09b      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case SETTINGS_TIMEDATE_MINUTE:
			 set_value(&encoder1, &menu_counter, 0, 59);
 8003e26:	233b      	movs	r3, #59	; 0x3b
 8003e28:	2200      	movs	r2, #0
 8003e2a:	494f      	ldr	r1, [pc, #316]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003e2c:	484f      	ldr	r0, [pc, #316]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003e2e:	f000 fedf 	bl	8004bf0 <set_value>
			 break;
 8003e32:	e094      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case SETTINGS_TIMEDATE_DAY:
			 set_value(&encoder1, &menu_counter, 0, 31);
 8003e34:	231f      	movs	r3, #31
 8003e36:	2200      	movs	r2, #0
 8003e38:	494b      	ldr	r1, [pc, #300]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003e3a:	484c      	ldr	r0, [pc, #304]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003e3c:	f000 fed8 	bl	8004bf0 <set_value>
			 break;
 8003e40:	e08d      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case SETTINGS_TIMEDATE_MONTH:
			 set_value(&encoder1, &menu_counter, 0, 12);
 8003e42:	230c      	movs	r3, #12
 8003e44:	2200      	movs	r2, #0
 8003e46:	4948      	ldr	r1, [pc, #288]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003e48:	4848      	ldr	r0, [pc, #288]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003e4a:	f000 fed1 	bl	8004bf0 <set_value>
			 break;
 8003e4e:	e086      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case SETTINGS_TIMEDATE_YEAR:
			 set_value(&encoder1, &menu_counter, 2020, 2100);
 8003e50:	f640 0334 	movw	r3, #2100	; 0x834
 8003e54:	f240 72e4 	movw	r2, #2020	; 0x7e4
 8003e58:	4943      	ldr	r1, [pc, #268]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003e5a:	4844      	ldr	r0, [pc, #272]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003e5c:	f000 fec8 	bl	8004bf0 <set_value>
			 break;
 8003e60:	e07d      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case COOKING_DURATION:
			set_value(&encoder1, &menu_counter, 0, 1000);
 8003e62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e66:	2200      	movs	r2, #0
 8003e68:	493f      	ldr	r1, [pc, #252]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003e6a:	4840      	ldr	r0, [pc, #256]	; (8003f6c <HAL_TIM_IC_CaptureCallback+0x548>)
 8003e6c:	f000 fec0 	bl	8004bf0 <set_value>
			break;
 8003e70:	e075      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		}




	}else if (htim->Instance == TIM3) {
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a3e      	ldr	r2, [pc, #248]	; (8003f70 <HAL_TIM_IC_CaptureCallback+0x54c>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d157      	bne.n	8003f2c <HAL_TIM_IC_CaptureCallback+0x508>

		encoder2.counter  = __HAL_TIM_GET_COUNTER(htim);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e82:	4a3c      	ldr	r2, [pc, #240]	; (8003f74 <HAL_TIM_IC_CaptureCallback+0x550>)
 8003e84:	6013      	str	r3, [r2, #0]

		encoder2.position = encoder2.counter / 4;
 8003e86:	4b3b      	ldr	r3, [pc, #236]	; (8003f74 <HAL_TIM_IC_CaptureCallback+0x550>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	089b      	lsrs	r3, r3, #2
 8003e8c:	4a39      	ldr	r2, [pc, #228]	; (8003f74 <HAL_TIM_IC_CaptureCallback+0x550>)
 8003e8e:	6053      	str	r3, [r2, #4]

		switch(cooking_flag){
 8003e90:	4b39      	ldr	r3, [pc, #228]	; (8003f78 <HAL_TIM_IC_CaptureCallback+0x554>)
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	3b01      	subs	r3, #1
 8003e96:	2b06      	cmp	r3, #6
 8003e98:	d860      	bhi.n	8003f5c <HAL_TIM_IC_CaptureCallback+0x538>
 8003e9a:	a201      	add	r2, pc, #4	; (adr r2, 8003ea0 <HAL_TIM_IC_CaptureCallback+0x47c>)
 8003e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ea0:	08003ebd 	.word	0x08003ebd
 8003ea4:	08003ecd 	.word	0x08003ecd
 8003ea8:	08003edd 	.word	0x08003edd
 8003eac:	08003eed 	.word	0x08003eed
 8003eb0:	08003efd 	.word	0x08003efd
 8003eb4:	08003f0d 	.word	0x08003f0d
 8003eb8:	08003f1d 	.word	0x08003f1d
		case STAGE_1:
			set_value(&encoder2, &menu_counter, 0, 300);
 8003ebc:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	4929      	ldr	r1, [pc, #164]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003ec4:	482b      	ldr	r0, [pc, #172]	; (8003f74 <HAL_TIM_IC_CaptureCallback+0x550>)
 8003ec6:	f000 fe93 	bl	8004bf0 <set_value>
			break;
 8003eca:	e048      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case STAGE_2:
			set_value(&encoder2, &menu_counter, 0, 300);
 8003ecc:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	4925      	ldr	r1, [pc, #148]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003ed4:	4827      	ldr	r0, [pc, #156]	; (8003f74 <HAL_TIM_IC_CaptureCallback+0x550>)
 8003ed6:	f000 fe8b 	bl	8004bf0 <set_value>
			break;
 8003eda:	e040      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case STAGE_3:
			set_value(&encoder2, &menu_counter, 0, 300);
 8003edc:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	4921      	ldr	r1, [pc, #132]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003ee4:	4823      	ldr	r0, [pc, #140]	; (8003f74 <HAL_TIM_IC_CaptureCallback+0x550>)
 8003ee6:	f000 fe83 	bl	8004bf0 <set_value>
			break;
 8003eea:	e038      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case STAGE_4:
			set_value(&encoder2, &menu_counter, 0, 300);
 8003eec:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	491d      	ldr	r1, [pc, #116]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003ef4:	481f      	ldr	r0, [pc, #124]	; (8003f74 <HAL_TIM_IC_CaptureCallback+0x550>)
 8003ef6:	f000 fe7b 	bl	8004bf0 <set_value>
			break;
 8003efa:	e030      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case STAGE_5:
			set_value(&encoder2, &menu_counter, 0, 300);
 8003efc:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003f00:	2200      	movs	r2, #0
 8003f02:	4919      	ldr	r1, [pc, #100]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003f04:	481b      	ldr	r0, [pc, #108]	; (8003f74 <HAL_TIM_IC_CaptureCallback+0x550>)
 8003f06:	f000 fe73 	bl	8004bf0 <set_value>
			break;
 8003f0a:	e028      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case STAGE_6:
			set_value(&encoder2, &menu_counter, 0, 300);
 8003f0c:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003f10:	2200      	movs	r2, #0
 8003f12:	4915      	ldr	r1, [pc, #84]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003f14:	4817      	ldr	r0, [pc, #92]	; (8003f74 <HAL_TIM_IC_CaptureCallback+0x550>)
 8003f16:	f000 fe6b 	bl	8004bf0 <set_value>
			break;
 8003f1a:	e020      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		case FASTSTART:
			set_value(&encoder2, &menu_counter, 0, 300);
 8003f1c:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003f20:	2200      	movs	r2, #0
 8003f22:	4911      	ldr	r1, [pc, #68]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003f24:	4813      	ldr	r0, [pc, #76]	; (8003f74 <HAL_TIM_IC_CaptureCallback+0x550>)
 8003f26:	f000 fe63 	bl	8004bf0 <set_value>
			break;
 8003f2a:	e018      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
		}




	}else if (htim->Instance == TIM4) {
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a12      	ldr	r2, [pc, #72]	; (8003f7c <HAL_TIM_IC_CaptureCallback+0x558>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d113      	bne.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>

		encoder3.counter  = __HAL_TIM_GET_COUNTER(htim);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f3c:	4a10      	ldr	r2, [pc, #64]	; (8003f80 <HAL_TIM_IC_CaptureCallback+0x55c>)
 8003f3e:	6013      	str	r3, [r2, #0]

		encoder3.position = encoder3.counter / 4;
 8003f40:	4b0f      	ldr	r3, [pc, #60]	; (8003f80 <HAL_TIM_IC_CaptureCallback+0x55c>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	089b      	lsrs	r3, r3, #2
 8003f46:	4a0e      	ldr	r2, [pc, #56]	; (8003f80 <HAL_TIM_IC_CaptureCallback+0x55c>)
 8003f48:	6053      	str	r3, [r2, #4]

		set_value(&encoder3, &menu_counter, 0, 100);
 8003f4a:	2364      	movs	r3, #100	; 0x64
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	4906      	ldr	r1, [pc, #24]	; (8003f68 <HAL_TIM_IC_CaptureCallback+0x544>)
 8003f50:	480b      	ldr	r0, [pc, #44]	; (8003f80 <HAL_TIM_IC_CaptureCallback+0x55c>)
 8003f52:	f000 fe4d 	bl	8004bf0 <set_value>


	}


}
 8003f56:	e002      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
			break;
 8003f58:	bf00      	nop
 8003f5a:	e000      	b.n	8003f5e <HAL_TIM_IC_CaptureCallback+0x53a>
			break;
 8003f5c:	bf00      	nop
}
 8003f5e:	bf00      	nop
 8003f60:	3708      	adds	r7, #8
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	2000303c 	.word	0x2000303c
 8003f6c:	20002fe8 	.word	0x20002fe8
 8003f70:	40000400 	.word	0x40000400
 8003f74:	20003004 	.word	0x20003004
 8003f78:	20003040 	.word	0x20003040
 8003f7c:	40000800 	.word	0x40000800
 8003f80:	20003020 	.word	0x20003020

08003f84 <HAL_SPI_RxCpltCallback>:




void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b082      	sub	sp, #8
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]

	// THIS IRQ HANDLER WILL BE SIMPLIFIED. THIS IS FOR FAST PROTOTYPING.

	TempSens_IRQ_Handler(&t, hspi);
 8003f8c:	6879      	ldr	r1, [r7, #4]
 8003f8e:	4803      	ldr	r0, [pc, #12]	; (8003f9c <HAL_SPI_RxCpltCallback+0x18>)
 8003f90:	f7fe fc3c 	bl	800280c <TempSens_IRQ_Handler>

}
 8003f94:	bf00      	nop
 8003f96:	3708      	adds	r7, #8
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	20002fa4 	.word	0x20002fa4

08003fa0 <u8x8_gpio_and_delay>:

uint8_t u8x8_gpio_and_delay(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int,
		void *arg_ptr)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	607b      	str	r3, [r7, #4]
 8003faa:	460b      	mov	r3, r1
 8003fac:	72fb      	strb	r3, [r7, #11]
 8003fae:	4613      	mov	r3, r2
 8003fb0:	72bb      	strb	r3, [r7, #10]
	switch (msg) {
 8003fb2:	7afb      	ldrb	r3, [r7, #11]
 8003fb4:	2b4b      	cmp	r3, #75	; 0x4b
 8003fb6:	d016      	beq.n	8003fe6 <u8x8_gpio_and_delay+0x46>
 8003fb8:	2b4b      	cmp	r3, #75	; 0x4b
 8003fba:	dc1d      	bgt.n	8003ff8 <u8x8_gpio_and_delay+0x58>
 8003fbc:	2b4a      	cmp	r3, #74	; 0x4a
 8003fbe:	d01a      	beq.n	8003ff6 <u8x8_gpio_and_delay+0x56>
 8003fc0:	2b4a      	cmp	r3, #74	; 0x4a
 8003fc2:	dc19      	bgt.n	8003ff8 <u8x8_gpio_and_delay+0x58>
 8003fc4:	2b29      	cmp	r3, #41	; 0x29
 8003fc6:	d002      	beq.n	8003fce <u8x8_gpio_and_delay+0x2e>
 8003fc8:	2b49      	cmp	r3, #73	; 0x49
 8003fca:	d005      	beq.n	8003fd8 <u8x8_gpio_and_delay+0x38>
 8003fcc:	e014      	b.n	8003ff8 <u8x8_gpio_and_delay+0x58>
	case U8X8_MSG_DELAY_MILLI:
		HAL_Delay(arg_int);
 8003fce:	7abb      	ldrb	r3, [r7, #10]
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f001 fac7 	bl	8005564 <HAL_Delay>
		break;
 8003fd6:	e00f      	b.n	8003ff8 <u8x8_gpio_and_delay+0x58>
	case U8X8_MSG_GPIO_CS:
		HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, arg_int);
 8003fd8:	7abb      	ldrb	r3, [r7, #10]
 8003fda:	461a      	mov	r2, r3
 8003fdc:	2101      	movs	r1, #1
 8003fde:	4809      	ldr	r0, [pc, #36]	; (8004004 <u8x8_gpio_and_delay+0x64>)
 8003fe0:	f002 fc00 	bl	80067e4 <HAL_GPIO_WritePin>
		break;
 8003fe4:	e008      	b.n	8003ff8 <u8x8_gpio_and_delay+0x58>
	case U8X8_MSG_GPIO_DC:
//		HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, arg_int);
		break;
	case U8X8_MSG_GPIO_RESET:
		HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, arg_int);
 8003fe6:	7abb      	ldrb	r3, [r7, #10]
 8003fe8:	461a      	mov	r2, r3
 8003fea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003fee:	4806      	ldr	r0, [pc, #24]	; (8004008 <u8x8_gpio_and_delay+0x68>)
 8003ff0:	f002 fbf8 	bl	80067e4 <HAL_GPIO_WritePin>
		break;
 8003ff4:	e000      	b.n	8003ff8 <u8x8_gpio_and_delay+0x58>
		break;
 8003ff6:	bf00      	nop
	}
	return 1;
 8003ff8:	2301      	movs	r3, #1
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	40020400 	.word	0x40020400
 8004008:	40020000 	.word	0x40020000

0800400c <u8x8_spi>:

uint8_t u8x8_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int,
		void *arg_ptr) {
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	607b      	str	r3, [r7, #4]
 8004016:	460b      	mov	r3, r1
 8004018:	72fb      	strb	r3, [r7, #11]
 800401a:	4613      	mov	r3, r2
 800401c:	72bb      	strb	r3, [r7, #10]

	switch (msg) {
 800401e:	7afb      	ldrb	r3, [r7, #11]
 8004020:	3b17      	subs	r3, #23
 8004022:	2b09      	cmp	r3, #9
 8004024:	d82b      	bhi.n	800407e <u8x8_spi+0x72>
 8004026:	a201      	add	r2, pc, #4	; (adr r2, 800402c <u8x8_spi+0x20>)
 8004028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800402c:	08004055 	.word	0x08004055
 8004030:	08004067 	.word	0x08004067
 8004034:	08004073 	.word	0x08004073
 8004038:	0800407f 	.word	0x0800407f
 800403c:	0800407f 	.word	0x0800407f
 8004040:	0800407f 	.word	0x0800407f
 8004044:	0800407f 	.word	0x0800407f
 8004048:	0800407f 	.word	0x0800407f
 800404c:	0800407f 	.word	0x0800407f
 8004050:	0800407f 	.word	0x0800407f
	case U8X8_MSG_BYTE_SET_DC:
//		HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, arg_int);
		break;
	case U8X8_MSG_BYTE_SEND:
		HAL_SPI_Transmit(&hspi2, (uint8_t *)arg_ptr, arg_int, 1000);
 8004054:	7abb      	ldrb	r3, [r7, #10]
 8004056:	b29a      	uxth	r2, r3
 8004058:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800405c:	6879      	ldr	r1, [r7, #4]
 800405e:	480a      	ldr	r0, [pc, #40]	; (8004088 <u8x8_spi+0x7c>)
 8004060:	f004 f8b9 	bl	80081d6 <HAL_SPI_Transmit>
		break;
 8004064:	e00b      	b.n	800407e <u8x8_spi+0x72>
	case U8X8_MSG_BYTE_START_TRANSFER:
		HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8004066:	2201      	movs	r2, #1
 8004068:	2101      	movs	r1, #1
 800406a:	4808      	ldr	r0, [pc, #32]	; (800408c <u8x8_spi+0x80>)
 800406c:	f002 fbba 	bl	80067e4 <HAL_GPIO_WritePin>
		break;
 8004070:	e005      	b.n	800407e <u8x8_spi+0x72>
	case U8X8_MSG_BYTE_END_TRANSFER:
		HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8004072:	2200      	movs	r2, #0
 8004074:	2101      	movs	r1, #1
 8004076:	4805      	ldr	r0, [pc, #20]	; (800408c <u8x8_spi+0x80>)
 8004078:	f002 fbb4 	bl	80067e4 <HAL_GPIO_WritePin>
		break;
 800407c:	bf00      	nop
	}
	return 1;
 800407e:	2301      	movs	r3, #1
}
 8004080:	4618      	mov	r0, r3
 8004082:	3710      	adds	r7, #16
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}
 8004088:	20002c3c 	.word	0x20002c3c
 800408c:	40020400 	.word	0x40020400

08004090 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004090:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004092:	b08d      	sub	sp, #52	; 0x34
 8004094:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE BEGIN 1 */
	HAL_GPIO_WritePin(MAX_CS1_GPIO_Port, MAX_CS1_Pin, GPIO_PIN_SET);
 8004096:	2201      	movs	r2, #1
 8004098:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800409c:	48ae      	ldr	r0, [pc, #696]	; (8004358 <main+0x2c8>)
 800409e:	f002 fba1 	bl	80067e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MAX_CS2_GPIO_Port, MAX_CS2_Pin, GPIO_PIN_SET);
 80040a2:	2201      	movs	r2, #1
 80040a4:	2110      	movs	r1, #16
 80040a6:	48ac      	ldr	r0, [pc, #688]	; (8004358 <main+0x2c8>)
 80040a8:	f002 fb9c 	bl	80067e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MAX_CS3_GPIO_Port, MAX_CS3_Pin, GPIO_PIN_SET);
 80040ac:	2201      	movs	r2, #1
 80040ae:	2102      	movs	r1, #2
 80040b0:	48aa      	ldr	r0, [pc, #680]	; (800435c <main+0x2cc>)
 80040b2:	f002 fb97 	bl	80067e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MAX_CS4_GPIO_Port, MAX_CS4_Pin, GPIO_PIN_SET);
 80040b6:	2201      	movs	r2, #1
 80040b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80040bc:	48a8      	ldr	r0, [pc, #672]	; (8004360 <main+0x2d0>)
 80040be:	f002 fb91 	bl	80067e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MAX_CS5_GPIO_Port, MAX_CS5_Pin, GPIO_PIN_SET);
 80040c2:	2201      	movs	r2, #1
 80040c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80040c8:	48a5      	ldr	r0, [pc, #660]	; (8004360 <main+0x2d0>)
 80040ca:	f002 fb8b 	bl	80067e4 <HAL_GPIO_WritePin>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80040ce:	f001 f9d7 	bl	8005480 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80040d2:	f000 f983 	bl	80043dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80040d6:	f000 fcd9 	bl	8004a8c <MX_GPIO_Init>
  MX_DMA_Init();
 80040da:	f000 fc99 	bl	8004a10 <MX_DMA_Init>
  MX_SPI1_Init();
 80040de:	f000 fa15 	bl	800450c <MX_SPI1_Init>
  MX_TIM2_Init();
 80040e2:	f000 fad1 	bl	8004688 <MX_TIM2_Init>
  MX_TIM3_Init();
 80040e6:	f000 fb23 	bl	8004730 <MX_TIM3_Init>
  MX_TIM4_Init();
 80040ea:	f000 fb75 	bl	80047d8 <MX_TIM4_Init>
  MX_I2C1_Init();
 80040ee:	f000 f9df 	bl	80044b0 <MX_I2C1_Init>
  MX_TIM1_Init();
 80040f2:	f000 fa79 	bl	80045e8 <MX_TIM1_Init>
  MX_SPI2_Init();
 80040f6:	f000 fa41 	bl	800457c <MX_SPI2_Init>
  MX_TIM5_Init();
 80040fa:	f000 fbc1 	bl	8004880 <MX_TIM5_Init>
  MX_TIM9_Init();
 80040fe:	f000 fc4d 	bl	800499c <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */

	DS1307_Init(&hi2c1);
 8004102:	4898      	ldr	r0, [pc, #608]	; (8004364 <main+0x2d4>)
 8004104:	f7fe fcd0 	bl	8002aa8 <DS1307_Init>
//  DS1307_SetMonth(2);
//  DS1307_SetYear(2024);
//  DS1307_SetDayOfWeek(4);
	         // %/s  (0 = kapal)

	u8g2_Setup_st7920_s_128x64_f(&display, U8G2_R2, u8x8_spi,
 8004108:	4b97      	ldr	r3, [pc, #604]	; (8004368 <main+0x2d8>)
 800410a:	4a98      	ldr	r2, [pc, #608]	; (800436c <main+0x2dc>)
 800410c:	4998      	ldr	r1, [pc, #608]	; (8004370 <main+0x2e0>)
 800410e:	4899      	ldr	r0, [pc, #612]	; (8004374 <main+0x2e4>)
 8004110:	f006 f8a6 	bl	800a260 <u8g2_Setup_st7920_s_128x64_f>
			u8x8_gpio_and_delay);
	u8g2_InitDisplay(&display);
 8004114:	4897      	ldr	r0, [pc, #604]	; (8004374 <main+0x2e4>)
 8004116:	f007 fcbf 	bl	800ba98 <u8x8_InitDisplay>
	u8g2_SetPowerSave(&display, 0);
 800411a:	2100      	movs	r1, #0
 800411c:	4895      	ldr	r0, [pc, #596]	; (8004374 <main+0x2e4>)
 800411e:	f007 fcca 	bl	800bab6 <u8x8_SetPowerSave>

	u8g2_ClearDisplay(&display);
 8004122:	4894      	ldr	r0, [pc, #592]	; (8004374 <main+0x2e4>)
 8004124:	f006 f876 	bl	800a214 <u8g2_ClearDisplay>

	u8g2_SendBuffer(&display);
 8004128:	4892      	ldr	r0, [pc, #584]	; (8004374 <main+0x2e4>)
 800412a:	f006 f80b 	bl	800a144 <u8g2_SendBuffer>

	u8g2_ClearBuffer(&display);
 800412e:	4891      	ldr	r0, [pc, #580]	; (8004374 <main+0x2e4>)
 8004130:	f005 ff95 	bl	800a05e <u8g2_ClearBuffer>
	u8g2_SetFont(&display, u8g2_font_04b_03_tr);
 8004134:	4990      	ldr	r1, [pc, #576]	; (8004378 <main+0x2e8>)
 8004136:	488f      	ldr	r0, [pc, #572]	; (8004374 <main+0x2e4>)
 8004138:	f006 fe42 	bl	800adc0 <u8g2_SetFont>
	u8g2_DrawStr(&display, 13, 5, "Composite Curing Furnace");
 800413c:	4b8f      	ldr	r3, [pc, #572]	; (800437c <main+0x2ec>)
 800413e:	2205      	movs	r2, #5
 8004140:	210d      	movs	r1, #13
 8004142:	488c      	ldr	r0, [pc, #560]	; (8004374 <main+0x2e4>)
 8004144:	f006 fd9a 	bl	800ac7c <u8g2_DrawStr>
	menu_send_setupLogo(&display, 2, 14);
 8004148:	220e      	movs	r2, #14
 800414a:	2102      	movs	r1, #2
 800414c:	4889      	ldr	r0, [pc, #548]	; (8004374 <main+0x2e4>)
 800414e:	f7fe fe23 	bl	8002d98 <menu_send_setupLogo>
	u8g2_DrawStr(&display, 9, 62, "Developed by Eren Egdemir");
 8004152:	4b8b      	ldr	r3, [pc, #556]	; (8004380 <main+0x2f0>)
 8004154:	223e      	movs	r2, #62	; 0x3e
 8004156:	2109      	movs	r1, #9
 8004158:	4886      	ldr	r0, [pc, #536]	; (8004374 <main+0x2e4>)
 800415a:	f006 fd8f 	bl	800ac7c <u8g2_DrawStr>
	u8g2_DrawStr(&display, 45, 12, "Controller");
 800415e:	4b89      	ldr	r3, [pc, #548]	; (8004384 <main+0x2f4>)
 8004160:	220c      	movs	r2, #12
 8004162:	212d      	movs	r1, #45	; 0x2d
 8004164:	4883      	ldr	r0, [pc, #524]	; (8004374 <main+0x2e4>)
 8004166:	f006 fd89 	bl	800ac7c <u8g2_DrawStr>
	u8g2_SendBuffer(&display);
 800416a:	4882      	ldr	r0, [pc, #520]	; (8004374 <main+0x2e4>)
 800416c:	f005 ffea 	bl	800a144 <u8g2_SendBuffer>

	Settings_Init();
 8004170:	f7ff fa7e 	bl	8003670 <Settings_Init>
	cfg = Settings_Get();
 8004174:	f7ff fb3e 	bl	80037f4 <Settings_Get>
 8004178:	4603      	mov	r3, r0
 800417a:	4a83      	ldr	r2, [pc, #524]	; (8004388 <main+0x2f8>)
 800417c:	6013      	str	r3, [r2, #0]


	setting.kp = cfg->kp;
 800417e:	4b82      	ldr	r3, [pc, #520]	; (8004388 <main+0x2f8>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	4a81      	ldr	r2, [pc, #516]	; (800438c <main+0x2fc>)
 8004186:	6013      	str	r3, [r2, #0]
	setting.ki = cfg->ki;
 8004188:	4b7f      	ldr	r3, [pc, #508]	; (8004388 <main+0x2f8>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	4a7f      	ldr	r2, [pc, #508]	; (800438c <main+0x2fc>)
 8004190:	6053      	str	r3, [r2, #4]
	setting.slew = cfg->slew;
 8004192:	4b7d      	ldr	r3, [pc, #500]	; (8004388 <main+0x2f8>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	699b      	ldr	r3, [r3, #24]
 8004198:	4a7c      	ldr	r2, [pc, #496]	; (800438c <main+0x2fc>)
 800419a:	6093      	str	r3, [r2, #8]
	setting.max_pwr = cfg->maxPwr;
 800419c:	4b7a      	ldr	r3, [pc, #488]	; (8004388 <main+0x2f8>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	69db      	ldr	r3, [r3, #28]
 80041a2:	4a7a      	ldr	r2, [pc, #488]	; (800438c <main+0x2fc>)
 80041a4:	60d3      	str	r3, [r2, #12]

	HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 80041a6:	213c      	movs	r1, #60	; 0x3c
 80041a8:	4879      	ldr	r0, [pc, #484]	; (8004390 <main+0x300>)
 80041aa:	f004 ffeb 	bl	8009184 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 80041ae:	213c      	movs	r1, #60	; 0x3c
 80041b0:	4878      	ldr	r0, [pc, #480]	; (8004394 <main+0x304>)
 80041b2:	f004 ffe7 	bl	8009184 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 80041b6:	213c      	movs	r1, #60	; 0x3c
 80041b8:	4877      	ldr	r0, [pc, #476]	; (8004398 <main+0x308>)
 80041ba:	f004 ffe3 	bl	8009184 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Base_Start_IT(&htim1);
 80041be:	4877      	ldr	r0, [pc, #476]	; (800439c <main+0x30c>)
 80041c0:	f004 fda0 	bl	8008d04 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 80041c4:	2104      	movs	r1, #4
 80041c6:	4876      	ldr	r0, [pc, #472]	; (80043a0 <main+0x310>)
 80041c8:	f004 fe86 	bl	8008ed8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 80041cc:	2108      	movs	r1, #8
 80041ce:	4874      	ldr	r0, [pc, #464]	; (80043a0 <main+0x310>)
 80041d0:	f004 fe82 	bl	8008ed8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 80041d4:	210c      	movs	r1, #12
 80041d6:	4872      	ldr	r0, [pc, #456]	; (80043a0 <main+0x310>)
 80041d8:	f004 fe7e 	bl	8008ed8 <HAL_TIM_PWM_Start>

	PI_Control_Init(&pi1, setting.kp, setting.ki, 0.0f, setting.max_pwr);
 80041dc:	4b6b      	ldr	r3, [pc, #428]	; (800438c <main+0x2fc>)
 80041de:	edd3 7a00 	vldr	s15, [r3]
 80041e2:	4b6a      	ldr	r3, [pc, #424]	; (800438c <main+0x2fc>)
 80041e4:	ed93 7a01 	vldr	s14, [r3, #4]
 80041e8:	4b68      	ldr	r3, [pc, #416]	; (800438c <main+0x2fc>)
 80041ea:	edd3 6a03 	vldr	s13, [r3, #12]
 80041ee:	eef0 1a66 	vmov.f32	s3, s13
 80041f2:	ed9f 1a6c 	vldr	s2, [pc, #432]	; 80043a4 <main+0x314>
 80041f6:	eef0 0a47 	vmov.f32	s1, s14
 80041fa:	eeb0 0a67 	vmov.f32	s0, s15
 80041fe:	486a      	ldr	r0, [pc, #424]	; (80043a8 <main+0x318>)
 8004200:	f7fe fe0d 	bl	8002e1e <PI_Control_Init>
	PI_Control_SetFilter(&pi1, 0.6f);        // 0.30.7 tipik
 8004204:	ed9f 0a69 	vldr	s0, [pc, #420]	; 80043ac <main+0x31c>
 8004208:	4867      	ldr	r0, [pc, #412]	; (80043a8 <main+0x318>)
 800420a:	f7ff fb41 	bl	8003890 <PI_Control_SetFilter>
	PI_Control_SetSlew(&pi1, setting.slew);
 800420e:	4b5f      	ldr	r3, [pc, #380]	; (800438c <main+0x2fc>)
 8004210:	edd3 7a02 	vldr	s15, [r3, #8]
 8004214:	eeb0 0a67 	vmov.f32	s0, s15
 8004218:	4863      	ldr	r0, [pc, #396]	; (80043a8 <main+0x318>)
 800421a:	f7ff fb48 	bl	80038ae <PI_Control_SetSlew>

	PI_Control_Init(&pi2, setting.kp, setting.ki, 0.0f, setting.max_pwr);
 800421e:	4b5b      	ldr	r3, [pc, #364]	; (800438c <main+0x2fc>)
 8004220:	edd3 7a00 	vldr	s15, [r3]
 8004224:	4b59      	ldr	r3, [pc, #356]	; (800438c <main+0x2fc>)
 8004226:	ed93 7a01 	vldr	s14, [r3, #4]
 800422a:	4b58      	ldr	r3, [pc, #352]	; (800438c <main+0x2fc>)
 800422c:	edd3 6a03 	vldr	s13, [r3, #12]
 8004230:	eef0 1a66 	vmov.f32	s3, s13
 8004234:	ed9f 1a5b 	vldr	s2, [pc, #364]	; 80043a4 <main+0x314>
 8004238:	eef0 0a47 	vmov.f32	s1, s14
 800423c:	eeb0 0a67 	vmov.f32	s0, s15
 8004240:	485b      	ldr	r0, [pc, #364]	; (80043b0 <main+0x320>)
 8004242:	f7fe fdec 	bl	8002e1e <PI_Control_Init>
	PI_Control_SetFilter(&pi2, 0.6f);        // 0.30.7 tipik
 8004246:	ed9f 0a59 	vldr	s0, [pc, #356]	; 80043ac <main+0x31c>
 800424a:	4859      	ldr	r0, [pc, #356]	; (80043b0 <main+0x320>)
 800424c:	f7ff fb20 	bl	8003890 <PI_Control_SetFilter>
	PI_Control_SetSlew(&pi2, setting.slew);
 8004250:	4b4e      	ldr	r3, [pc, #312]	; (800438c <main+0x2fc>)
 8004252:	edd3 7a02 	vldr	s15, [r3, #8]
 8004256:	eeb0 0a67 	vmov.f32	s0, s15
 800425a:	4855      	ldr	r0, [pc, #340]	; (80043b0 <main+0x320>)
 800425c:	f7ff fb27 	bl	80038ae <PI_Control_SetSlew>

	PI_Control_Init(&pi3, setting.kp, setting.ki, 0.0f, setting.max_pwr);
 8004260:	4b4a      	ldr	r3, [pc, #296]	; (800438c <main+0x2fc>)
 8004262:	edd3 7a00 	vldr	s15, [r3]
 8004266:	4b49      	ldr	r3, [pc, #292]	; (800438c <main+0x2fc>)
 8004268:	ed93 7a01 	vldr	s14, [r3, #4]
 800426c:	4b47      	ldr	r3, [pc, #284]	; (800438c <main+0x2fc>)
 800426e:	edd3 6a03 	vldr	s13, [r3, #12]
 8004272:	eef0 1a66 	vmov.f32	s3, s13
 8004276:	ed9f 1a4b 	vldr	s2, [pc, #300]	; 80043a4 <main+0x314>
 800427a:	eef0 0a47 	vmov.f32	s1, s14
 800427e:	eeb0 0a67 	vmov.f32	s0, s15
 8004282:	484c      	ldr	r0, [pc, #304]	; (80043b4 <main+0x324>)
 8004284:	f7fe fdcb 	bl	8002e1e <PI_Control_Init>
	PI_Control_SetFilter(&pi3, 0.6f);        // 0.30.7 tipik
 8004288:	ed9f 0a48 	vldr	s0, [pc, #288]	; 80043ac <main+0x31c>
 800428c:	4849      	ldr	r0, [pc, #292]	; (80043b4 <main+0x324>)
 800428e:	f7ff faff 	bl	8003890 <PI_Control_SetFilter>
	PI_Control_SetSlew(&pi3, setting.slew);
 8004292:	4b3e      	ldr	r3, [pc, #248]	; (800438c <main+0x2fc>)
 8004294:	edd3 7a02 	vldr	s15, [r3, #8]
 8004298:	eeb0 0a67 	vmov.f32	s0, s15
 800429c:	4845      	ldr	r0, [pc, #276]	; (80043b4 <main+0x324>)
 800429e:	f7ff fb06 	bl	80038ae <PI_Control_SetSlew>
	HAL_Delay(1500);
 80042a2:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80042a6:	f001 f95d 	bl	8005564 <HAL_Delay>

    /* USER CODE BEGIN 3 */
//	  u8g2_ClearDisplay(&display);
//	  menu_programs_AdvTempCtrl_run(&display, menu_counter);

		if(IRQ_encoder1_flag == TRUE){
 80042aa:	4b43      	ldr	r3, [pc, #268]	; (80043b8 <main+0x328>)
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d113      	bne.n	80042da <main+0x24a>

			button_handler_encoder1(&m, &c, t);
 80042b2:	4e42      	ldr	r6, [pc, #264]	; (80043bc <main+0x32c>)
 80042b4:	466d      	mov	r5, sp
 80042b6:	f106 0408 	add.w	r4, r6, #8
 80042ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80042bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80042be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80042c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80042c2:	6823      	ldr	r3, [r4, #0]
 80042c4:	602b      	str	r3, [r5, #0]
 80042c6:	e896 000c 	ldmia.w	r6, {r2, r3}
 80042ca:	493d      	ldr	r1, [pc, #244]	; (80043c0 <main+0x330>)
 80042cc:	483d      	ldr	r0, [pc, #244]	; (80043c4 <main+0x334>)
 80042ce:	f7fc fc5b 	bl	8000b88 <button_handler_encoder1>
			IRQ_encoder1_flag = FALSE;
 80042d2:	4b39      	ldr	r3, [pc, #228]	; (80043b8 <main+0x328>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	701a      	strb	r2, [r3, #0]
 80042d8:	e01a      	b.n	8004310 <main+0x280>

		}else if(IRQ_encoder2_flag == TRUE){
 80042da:	4b3b      	ldr	r3, [pc, #236]	; (80043c8 <main+0x338>)
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d107      	bne.n	80042f2 <main+0x262>

			button_handler_encoder2(&m, &c);
 80042e2:	4937      	ldr	r1, [pc, #220]	; (80043c0 <main+0x330>)
 80042e4:	4837      	ldr	r0, [pc, #220]	; (80043c4 <main+0x334>)
 80042e6:	f7fd fbed 	bl	8001ac4 <button_handler_encoder2>
			IRQ_encoder2_flag = FALSE;
 80042ea:	4b37      	ldr	r3, [pc, #220]	; (80043c8 <main+0x338>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	701a      	strb	r2, [r3, #0]
 80042f0:	e00e      	b.n	8004310 <main+0x280>

		}else if(IRQ_encoder3_flag == TRUE){
 80042f2:	4b36      	ldr	r3, [pc, #216]	; (80043cc <main+0x33c>)
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d10a      	bne.n	8004310 <main+0x280>

			button_handler_encoder3(&m, &setting, &pi1, &pi2, &pi3);
 80042fa:	4b2e      	ldr	r3, [pc, #184]	; (80043b4 <main+0x324>)
 80042fc:	9300      	str	r3, [sp, #0]
 80042fe:	4b2c      	ldr	r3, [pc, #176]	; (80043b0 <main+0x320>)
 8004300:	4a29      	ldr	r2, [pc, #164]	; (80043a8 <main+0x318>)
 8004302:	4922      	ldr	r1, [pc, #136]	; (800438c <main+0x2fc>)
 8004304:	482f      	ldr	r0, [pc, #188]	; (80043c4 <main+0x334>)
 8004306:	f7fd fc95 	bl	8001c34 <button_handler_encoder3>
			IRQ_encoder3_flag = FALSE;
 800430a:	4b30      	ldr	r3, [pc, #192]	; (80043cc <main+0x33c>)
 800430c:	2200      	movs	r2, #0
 800430e:	701a      	strb	r2, [r3, #0]
		}

		if (sensorRead_flag == TRUE) {
 8004310:	4b2f      	ldr	r3, [pc, #188]	; (80043d0 <main+0x340>)
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	2b01      	cmp	r3, #1
 8004316:	d1c8      	bne.n	80042aa <main+0x21a>

			sensorRead_flag = FALSE;
 8004318:	4b2d      	ldr	r3, [pc, #180]	; (80043d0 <main+0x340>)
 800431a:	2200      	movs	r2, #0
 800431c:	701a      	strb	r2, [r3, #0]

			Sens_Handler(&t, TIM_counter, &hspi2);
 800431e:	4b2d      	ldr	r3, [pc, #180]	; (80043d4 <main+0x344>)
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	4a2d      	ldr	r2, [pc, #180]	; (80043d8 <main+0x348>)
 8004324:	4619      	mov	r1, r3
 8004326:	4825      	ldr	r0, [pc, #148]	; (80043bc <main+0x32c>)
 8004328:	f7fe fb30 	bl	800298c <Sens_Handler>

			Cooking_Handler(&c, t, &pi1, &pi2, &pi3);
 800432c:	4e23      	ldr	r6, [pc, #140]	; (80043bc <main+0x32c>)
 800432e:	4b21      	ldr	r3, [pc, #132]	; (80043b4 <main+0x324>)
 8004330:	930a      	str	r3, [sp, #40]	; 0x28
 8004332:	4b1f      	ldr	r3, [pc, #124]	; (80043b0 <main+0x320>)
 8004334:	9309      	str	r3, [sp, #36]	; 0x24
 8004336:	4b1c      	ldr	r3, [pc, #112]	; (80043a8 <main+0x318>)
 8004338:	9308      	str	r3, [sp, #32]
 800433a:	466d      	mov	r5, sp
 800433c:	f106 040c 	add.w	r4, r6, #12
 8004340:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004342:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004344:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8004348:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800434c:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8004350:	481b      	ldr	r0, [pc, #108]	; (80043c0 <main+0x330>)
 8004352:	f7fd fd0b 	bl	8001d6c <Cooking_Handler>
		if(IRQ_encoder1_flag == TRUE){
 8004356:	e7a8      	b.n	80042aa <main+0x21a>
 8004358:	40020000 	.word	0x40020000
 800435c:	40020400 	.word	0x40020400
 8004360:	40020800 	.word	0x40020800
 8004364:	20002b90 	.word	0x20002b90
 8004368:	08003fa1 	.word	0x08003fa1
 800436c:	0800400d 	.word	0x0800400d
 8004370:	0800bfa8 	.word	0x0800bfa8
 8004374:	20003044 	.word	0x20003044
 8004378:	0800bcc4 	.word	0x0800bcc4
 800437c:	0800bc60 	.word	0x0800bc60
 8004380:	0800bc7c 	.word	0x0800bc7c
 8004384:	0800bc98 	.word	0x0800bc98
 8004388:	20002f68 	.word	0x20002f68
 800438c:	20002fd0 	.word	0x20002fd0
 8004390:	20002d9c 	.word	0x20002d9c
 8004394:	20002de4 	.word	0x20002de4
 8004398:	20002e2c 	.word	0x20002e2c
 800439c:	20002d54 	.word	0x20002d54
 80043a0:	20002e74 	.word	0x20002e74
 80043a4:	00000000 	.word	0x00000000
 80043a8:	20002b18 	.word	0x20002b18
 80043ac:	3f19999a 	.word	0x3f19999a
 80043b0:	20002b40 	.word	0x20002b40
 80043b4:	20002b68 	.word	0x20002b68
 80043b8:	20002f6c 	.word	0x20002f6c
 80043bc:	20002fa4 	.word	0x20002fa4
 80043c0:	20002f78 	.word	0x20002f78
 80043c4:	20002f70 	.word	0x20002f70
 80043c8:	20002f6d 	.word	0x20002f6d
 80043cc:	20002f6e 	.word	0x20002f6e
 80043d0:	20002f64 	.word	0x20002f64
 80043d4:	20003041 	.word	0x20003041
 80043d8:	20002c3c 	.word	0x20002c3c

080043dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b094      	sub	sp, #80	; 0x50
 80043e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80043e2:	f107 0320 	add.w	r3, r7, #32
 80043e6:	2230      	movs	r2, #48	; 0x30
 80043e8:	2100      	movs	r1, #0
 80043ea:	4618      	mov	r0, r3
 80043ec:	f007 fbf1 	bl	800bbd2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80043f0:	f107 030c 	add.w	r3, r7, #12
 80043f4:	2200      	movs	r2, #0
 80043f6:	601a      	str	r2, [r3, #0]
 80043f8:	605a      	str	r2, [r3, #4]
 80043fa:	609a      	str	r2, [r3, #8]
 80043fc:	60da      	str	r2, [r3, #12]
 80043fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004400:	2300      	movs	r3, #0
 8004402:	60bb      	str	r3, [r7, #8]
 8004404:	4b28      	ldr	r3, [pc, #160]	; (80044a8 <SystemClock_Config+0xcc>)
 8004406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004408:	4a27      	ldr	r2, [pc, #156]	; (80044a8 <SystemClock_Config+0xcc>)
 800440a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800440e:	6413      	str	r3, [r2, #64]	; 0x40
 8004410:	4b25      	ldr	r3, [pc, #148]	; (80044a8 <SystemClock_Config+0xcc>)
 8004412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004414:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004418:	60bb      	str	r3, [r7, #8]
 800441a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800441c:	2300      	movs	r3, #0
 800441e:	607b      	str	r3, [r7, #4]
 8004420:	4b22      	ldr	r3, [pc, #136]	; (80044ac <SystemClock_Config+0xd0>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004428:	4a20      	ldr	r2, [pc, #128]	; (80044ac <SystemClock_Config+0xd0>)
 800442a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800442e:	6013      	str	r3, [r2, #0]
 8004430:	4b1e      	ldr	r3, [pc, #120]	; (80044ac <SystemClock_Config+0xd0>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004438:	607b      	str	r3, [r7, #4]
 800443a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800443c:	2301      	movs	r3, #1
 800443e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004440:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004444:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004446:	2302      	movs	r3, #2
 8004448:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800444a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800444e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8004450:	2319      	movs	r3, #25
 8004452:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004454:	23a8      	movs	r3, #168	; 0xa8
 8004456:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004458:	2302      	movs	r3, #2
 800445a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800445c:	2304      	movs	r3, #4
 800445e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004460:	f107 0320 	add.w	r3, r7, #32
 8004464:	4618      	mov	r0, r3
 8004466:	f003 f9e9 	bl	800783c <HAL_RCC_OscConfig>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d001      	beq.n	8004474 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8004470:	f000 fbf0 	bl	8004c54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004474:	230f      	movs	r3, #15
 8004476:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004478:	2302      	movs	r3, #2
 800447a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800447c:	2300      	movs	r3, #0
 800447e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004480:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004484:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004486:	2300      	movs	r3, #0
 8004488:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800448a:	f107 030c 	add.w	r3, r7, #12
 800448e:	2102      	movs	r1, #2
 8004490:	4618      	mov	r0, r3
 8004492:	f003 fc4b 	bl	8007d2c <HAL_RCC_ClockConfig>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d001      	beq.n	80044a0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800449c:	f000 fbda 	bl	8004c54 <Error_Handler>
  }
}
 80044a0:	bf00      	nop
 80044a2:	3750      	adds	r7, #80	; 0x50
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	40023800 	.word	0x40023800
 80044ac:	40007000 	.word	0x40007000

080044b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80044b4:	4b13      	ldr	r3, [pc, #76]	; (8004504 <MX_I2C1_Init+0x54>)
 80044b6:	4a14      	ldr	r2, [pc, #80]	; (8004508 <MX_I2C1_Init+0x58>)
 80044b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 1000;
 80044ba:	4b12      	ldr	r3, [pc, #72]	; (8004504 <MX_I2C1_Init+0x54>)
 80044bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80044c0:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80044c2:	4b10      	ldr	r3, [pc, #64]	; (8004504 <MX_I2C1_Init+0x54>)
 80044c4:	2200      	movs	r2, #0
 80044c6:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80044c8:	4b0e      	ldr	r3, [pc, #56]	; (8004504 <MX_I2C1_Init+0x54>)
 80044ca:	2200      	movs	r2, #0
 80044cc:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80044ce:	4b0d      	ldr	r3, [pc, #52]	; (8004504 <MX_I2C1_Init+0x54>)
 80044d0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80044d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80044d6:	4b0b      	ldr	r3, [pc, #44]	; (8004504 <MX_I2C1_Init+0x54>)
 80044d8:	2200      	movs	r2, #0
 80044da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80044dc:	4b09      	ldr	r3, [pc, #36]	; (8004504 <MX_I2C1_Init+0x54>)
 80044de:	2200      	movs	r2, #0
 80044e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80044e2:	4b08      	ldr	r3, [pc, #32]	; (8004504 <MX_I2C1_Init+0x54>)
 80044e4:	2200      	movs	r2, #0
 80044e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80044e8:	4b06      	ldr	r3, [pc, #24]	; (8004504 <MX_I2C1_Init+0x54>)
 80044ea:	2200      	movs	r2, #0
 80044ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80044ee:	4805      	ldr	r0, [pc, #20]	; (8004504 <MX_I2C1_Init+0x54>)
 80044f0:	f002 f9aa 	bl	8006848 <HAL_I2C_Init>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d001      	beq.n	80044fe <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 80044fa:	f000 fbab 	bl	8004c54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80044fe:	bf00      	nop
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	20002b90 	.word	0x20002b90
 8004508:	40005400 	.word	0x40005400

0800450c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004510:	4b18      	ldr	r3, [pc, #96]	; (8004574 <MX_SPI1_Init+0x68>)
 8004512:	4a19      	ldr	r2, [pc, #100]	; (8004578 <MX_SPI1_Init+0x6c>)
 8004514:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004516:	4b17      	ldr	r3, [pc, #92]	; (8004574 <MX_SPI1_Init+0x68>)
 8004518:	f44f 7282 	mov.w	r2, #260	; 0x104
 800451c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800451e:	4b15      	ldr	r3, [pc, #84]	; (8004574 <MX_SPI1_Init+0x68>)
 8004520:	2200      	movs	r2, #0
 8004522:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8004524:	4b13      	ldr	r3, [pc, #76]	; (8004574 <MX_SPI1_Init+0x68>)
 8004526:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800452a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800452c:	4b11      	ldr	r3, [pc, #68]	; (8004574 <MX_SPI1_Init+0x68>)
 800452e:	2202      	movs	r2, #2
 8004530:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004532:	4b10      	ldr	r3, [pc, #64]	; (8004574 <MX_SPI1_Init+0x68>)
 8004534:	2201      	movs	r2, #1
 8004536:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004538:	4b0e      	ldr	r3, [pc, #56]	; (8004574 <MX_SPI1_Init+0x68>)
 800453a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800453e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8004540:	4b0c      	ldr	r3, [pc, #48]	; (8004574 <MX_SPI1_Init+0x68>)
 8004542:	2238      	movs	r2, #56	; 0x38
 8004544:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004546:	4b0b      	ldr	r3, [pc, #44]	; (8004574 <MX_SPI1_Init+0x68>)
 8004548:	2200      	movs	r2, #0
 800454a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800454c:	4b09      	ldr	r3, [pc, #36]	; (8004574 <MX_SPI1_Init+0x68>)
 800454e:	2200      	movs	r2, #0
 8004550:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004552:	4b08      	ldr	r3, [pc, #32]	; (8004574 <MX_SPI1_Init+0x68>)
 8004554:	2200      	movs	r2, #0
 8004556:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004558:	4b06      	ldr	r3, [pc, #24]	; (8004574 <MX_SPI1_Init+0x68>)
 800455a:	220a      	movs	r2, #10
 800455c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800455e:	4805      	ldr	r0, [pc, #20]	; (8004574 <MX_SPI1_Init+0x68>)
 8004560:	f003 fdb0 	bl	80080c4 <HAL_SPI_Init>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d001      	beq.n	800456e <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800456a:	f000 fb73 	bl	8004c54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800456e:	bf00      	nop
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	20002be4 	.word	0x20002be4
 8004578:	40013000 	.word	0x40013000

0800457c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004580:	4b17      	ldr	r3, [pc, #92]	; (80045e0 <MX_SPI2_Init+0x64>)
 8004582:	4a18      	ldr	r2, [pc, #96]	; (80045e4 <MX_SPI2_Init+0x68>)
 8004584:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004586:	4b16      	ldr	r3, [pc, #88]	; (80045e0 <MX_SPI2_Init+0x64>)
 8004588:	f44f 7282 	mov.w	r2, #260	; 0x104
 800458c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800458e:	4b14      	ldr	r3, [pc, #80]	; (80045e0 <MX_SPI2_Init+0x64>)
 8004590:	2200      	movs	r2, #0
 8004592:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004594:	4b12      	ldr	r3, [pc, #72]	; (80045e0 <MX_SPI2_Init+0x64>)
 8004596:	2200      	movs	r2, #0
 8004598:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800459a:	4b11      	ldr	r3, [pc, #68]	; (80045e0 <MX_SPI2_Init+0x64>)
 800459c:	2200      	movs	r2, #0
 800459e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80045a0:	4b0f      	ldr	r3, [pc, #60]	; (80045e0 <MX_SPI2_Init+0x64>)
 80045a2:	2200      	movs	r2, #0
 80045a4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80045a6:	4b0e      	ldr	r3, [pc, #56]	; (80045e0 <MX_SPI2_Init+0x64>)
 80045a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045ac:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80045ae:	4b0c      	ldr	r3, [pc, #48]	; (80045e0 <MX_SPI2_Init+0x64>)
 80045b0:	2228      	movs	r2, #40	; 0x28
 80045b2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80045b4:	4b0a      	ldr	r3, [pc, #40]	; (80045e0 <MX_SPI2_Init+0x64>)
 80045b6:	2200      	movs	r2, #0
 80045b8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80045ba:	4b09      	ldr	r3, [pc, #36]	; (80045e0 <MX_SPI2_Init+0x64>)
 80045bc:	2200      	movs	r2, #0
 80045be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045c0:	4b07      	ldr	r3, [pc, #28]	; (80045e0 <MX_SPI2_Init+0x64>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80045c6:	4b06      	ldr	r3, [pc, #24]	; (80045e0 <MX_SPI2_Init+0x64>)
 80045c8:	220a      	movs	r2, #10
 80045ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80045cc:	4804      	ldr	r0, [pc, #16]	; (80045e0 <MX_SPI2_Init+0x64>)
 80045ce:	f003 fd79 	bl	80080c4 <HAL_SPI_Init>
 80045d2:	4603      	mov	r3, r0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d001      	beq.n	80045dc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80045d8:	f000 fb3c 	bl	8004c54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80045dc:	bf00      	nop
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	20002c3c 	.word	0x20002c3c
 80045e4:	40003800 	.word	0x40003800

080045e8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b086      	sub	sp, #24
 80045ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80045ee:	f107 0308 	add.w	r3, r7, #8
 80045f2:	2200      	movs	r2, #0
 80045f4:	601a      	str	r2, [r3, #0]
 80045f6:	605a      	str	r2, [r3, #4]
 80045f8:	609a      	str	r2, [r3, #8]
 80045fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045fc:	463b      	mov	r3, r7
 80045fe:	2200      	movs	r2, #0
 8004600:	601a      	str	r2, [r3, #0]
 8004602:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004604:	4b1e      	ldr	r3, [pc, #120]	; (8004680 <MX_TIM1_Init+0x98>)
 8004606:	4a1f      	ldr	r2, [pc, #124]	; (8004684 <MX_TIM1_Init+0x9c>)
 8004608:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 40999;
 800460a:	4b1d      	ldr	r3, [pc, #116]	; (8004680 <MX_TIM1_Init+0x98>)
 800460c:	f24a 0227 	movw	r2, #40999	; 0xa027
 8004610:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004612:	4b1b      	ldr	r3, [pc, #108]	; (8004680 <MX_TIM1_Init+0x98>)
 8004614:	2200      	movs	r2, #0
 8004616:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8004618:	4b19      	ldr	r3, [pc, #100]	; (8004680 <MX_TIM1_Init+0x98>)
 800461a:	2263      	movs	r2, #99	; 0x63
 800461c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800461e:	4b18      	ldr	r3, [pc, #96]	; (8004680 <MX_TIM1_Init+0x98>)
 8004620:	2200      	movs	r2, #0
 8004622:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004624:	4b16      	ldr	r3, [pc, #88]	; (8004680 <MX_TIM1_Init+0x98>)
 8004626:	2200      	movs	r2, #0
 8004628:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800462a:	4b15      	ldr	r3, [pc, #84]	; (8004680 <MX_TIM1_Init+0x98>)
 800462c:	2200      	movs	r2, #0
 800462e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004630:	4813      	ldr	r0, [pc, #76]	; (8004680 <MX_TIM1_Init+0x98>)
 8004632:	f004 fb17 	bl	8008c64 <HAL_TIM_Base_Init>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d001      	beq.n	8004640 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800463c:	f000 fb0a 	bl	8004c54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004640:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004644:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004646:	f107 0308 	add.w	r3, r7, #8
 800464a:	4619      	mov	r1, r3
 800464c:	480c      	ldr	r0, [pc, #48]	; (8004680 <MX_TIM1_Init+0x98>)
 800464e:	f004 fff9 	bl	8009644 <HAL_TIM_ConfigClockSource>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d001      	beq.n	800465c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8004658:	f000 fafc 	bl	8004c54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800465c:	2300      	movs	r3, #0
 800465e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004660:	2300      	movs	r3, #0
 8004662:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004664:	463b      	mov	r3, r7
 8004666:	4619      	mov	r1, r3
 8004668:	4805      	ldr	r0, [pc, #20]	; (8004680 <MX_TIM1_Init+0x98>)
 800466a:	f005 fba3 	bl	8009db4 <HAL_TIMEx_MasterConfigSynchronization>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d001      	beq.n	8004678 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8004674:	f000 faee 	bl	8004c54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8004678:	bf00      	nop
 800467a:	3718      	adds	r7, #24
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	20002d54 	.word	0x20002d54
 8004684:	40010000 	.word	0x40010000

08004688 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b08c      	sub	sp, #48	; 0x30
 800468c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800468e:	f107 030c 	add.w	r3, r7, #12
 8004692:	2224      	movs	r2, #36	; 0x24
 8004694:	2100      	movs	r1, #0
 8004696:	4618      	mov	r0, r3
 8004698:	f007 fa9b 	bl	800bbd2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800469c:	1d3b      	adds	r3, r7, #4
 800469e:	2200      	movs	r2, #0
 80046a0:	601a      	str	r2, [r3, #0]
 80046a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80046a4:	4b21      	ldr	r3, [pc, #132]	; (800472c <MX_TIM2_Init+0xa4>)
 80046a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80046aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80046ac:	4b1f      	ldr	r3, [pc, #124]	; (800472c <MX_TIM2_Init+0xa4>)
 80046ae:	2200      	movs	r2, #0
 80046b0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046b2:	4b1e      	ldr	r3, [pc, #120]	; (800472c <MX_TIM2_Init+0xa4>)
 80046b4:	2200      	movs	r2, #0
 80046b6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF;
 80046b8:	4b1c      	ldr	r3, [pc, #112]	; (800472c <MX_TIM2_Init+0xa4>)
 80046ba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80046be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046c0:	4b1a      	ldr	r3, [pc, #104]	; (800472c <MX_TIM2_Init+0xa4>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046c6:	4b19      	ldr	r3, [pc, #100]	; (800472c <MX_TIM2_Init+0xa4>)
 80046c8:	2200      	movs	r2, #0
 80046ca:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80046cc:	2303      	movs	r3, #3
 80046ce:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80046d0:	2302      	movs	r3, #2
 80046d2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80046d4:	2301      	movs	r3, #1
 80046d6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80046d8:	2300      	movs	r3, #0
 80046da:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80046dc:	230a      	movs	r3, #10
 80046de:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80046e0:	2302      	movs	r3, #2
 80046e2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80046e4:	2301      	movs	r3, #1
 80046e6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80046e8:	2300      	movs	r3, #0
 80046ea:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 80046ec:	230a      	movs	r3, #10
 80046ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80046f0:	f107 030c 	add.w	r3, r7, #12
 80046f4:	4619      	mov	r1, r3
 80046f6:	480d      	ldr	r0, [pc, #52]	; (800472c <MX_TIM2_Init+0xa4>)
 80046f8:	f004 fc9e 	bl	8009038 <HAL_TIM_Encoder_Init>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d001      	beq.n	8004706 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8004702:	f000 faa7 	bl	8004c54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004706:	2300      	movs	r3, #0
 8004708:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800470a:	2300      	movs	r3, #0
 800470c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800470e:	1d3b      	adds	r3, r7, #4
 8004710:	4619      	mov	r1, r3
 8004712:	4806      	ldr	r0, [pc, #24]	; (800472c <MX_TIM2_Init+0xa4>)
 8004714:	f005 fb4e 	bl	8009db4 <HAL_TIMEx_MasterConfigSynchronization>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d001      	beq.n	8004722 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800471e:	f000 fa99 	bl	8004c54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004722:	bf00      	nop
 8004724:	3730      	adds	r7, #48	; 0x30
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	20002d9c 	.word	0x20002d9c

08004730 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b08c      	sub	sp, #48	; 0x30
 8004734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004736:	f107 030c 	add.w	r3, r7, #12
 800473a:	2224      	movs	r2, #36	; 0x24
 800473c:	2100      	movs	r1, #0
 800473e:	4618      	mov	r0, r3
 8004740:	f007 fa47 	bl	800bbd2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004744:	1d3b      	adds	r3, r7, #4
 8004746:	2200      	movs	r2, #0
 8004748:	601a      	str	r2, [r3, #0]
 800474a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800474c:	4b20      	ldr	r3, [pc, #128]	; (80047d0 <MX_TIM3_Init+0xa0>)
 800474e:	4a21      	ldr	r2, [pc, #132]	; (80047d4 <MX_TIM3_Init+0xa4>)
 8004750:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004752:	4b1f      	ldr	r3, [pc, #124]	; (80047d0 <MX_TIM3_Init+0xa0>)
 8004754:	2200      	movs	r2, #0
 8004756:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004758:	4b1d      	ldr	r3, [pc, #116]	; (80047d0 <MX_TIM3_Init+0xa0>)
 800475a:	2200      	movs	r2, #0
 800475c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800475e:	4b1c      	ldr	r3, [pc, #112]	; (80047d0 <MX_TIM3_Init+0xa0>)
 8004760:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004764:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004766:	4b1a      	ldr	r3, [pc, #104]	; (80047d0 <MX_TIM3_Init+0xa0>)
 8004768:	2200      	movs	r2, #0
 800476a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800476c:	4b18      	ldr	r3, [pc, #96]	; (80047d0 <MX_TIM3_Init+0xa0>)
 800476e:	2200      	movs	r2, #0
 8004770:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004772:	2303      	movs	r3, #3
 8004774:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8004776:	2302      	movs	r3, #2
 8004778:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800477a:	2301      	movs	r3, #1
 800477c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800477e:	2300      	movs	r3, #0
 8004780:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8004782:	2304      	movs	r3, #4
 8004784:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8004786:	2302      	movs	r3, #2
 8004788:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800478a:	2301      	movs	r3, #1
 800478c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800478e:	2300      	movs	r3, #0
 8004790:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 4;
 8004792:	2304      	movs	r3, #4
 8004794:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8004796:	f107 030c 	add.w	r3, r7, #12
 800479a:	4619      	mov	r1, r3
 800479c:	480c      	ldr	r0, [pc, #48]	; (80047d0 <MX_TIM3_Init+0xa0>)
 800479e:	f004 fc4b 	bl	8009038 <HAL_TIM_Encoder_Init>
 80047a2:	4603      	mov	r3, r0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d001      	beq.n	80047ac <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80047a8:	f000 fa54 	bl	8004c54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047ac:	2300      	movs	r3, #0
 80047ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047b0:	2300      	movs	r3, #0
 80047b2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80047b4:	1d3b      	adds	r3, r7, #4
 80047b6:	4619      	mov	r1, r3
 80047b8:	4805      	ldr	r0, [pc, #20]	; (80047d0 <MX_TIM3_Init+0xa0>)
 80047ba:	f005 fafb 	bl	8009db4 <HAL_TIMEx_MasterConfigSynchronization>
 80047be:	4603      	mov	r3, r0
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d001      	beq.n	80047c8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80047c4:	f000 fa46 	bl	8004c54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80047c8:	bf00      	nop
 80047ca:	3730      	adds	r7, #48	; 0x30
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	20002de4 	.word	0x20002de4
 80047d4:	40000400 	.word	0x40000400

080047d8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b08c      	sub	sp, #48	; 0x30
 80047dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80047de:	f107 030c 	add.w	r3, r7, #12
 80047e2:	2224      	movs	r2, #36	; 0x24
 80047e4:	2100      	movs	r1, #0
 80047e6:	4618      	mov	r0, r3
 80047e8:	f007 f9f3 	bl	800bbd2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047ec:	1d3b      	adds	r3, r7, #4
 80047ee:	2200      	movs	r2, #0
 80047f0:	601a      	str	r2, [r3, #0]
 80047f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80047f4:	4b20      	ldr	r3, [pc, #128]	; (8004878 <MX_TIM4_Init+0xa0>)
 80047f6:	4a21      	ldr	r2, [pc, #132]	; (800487c <MX_TIM4_Init+0xa4>)
 80047f8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80047fa:	4b1f      	ldr	r3, [pc, #124]	; (8004878 <MX_TIM4_Init+0xa0>)
 80047fc:	2200      	movs	r2, #0
 80047fe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004800:	4b1d      	ldr	r3, [pc, #116]	; (8004878 <MX_TIM4_Init+0xa0>)
 8004802:	2200      	movs	r2, #0
 8004804:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004806:	4b1c      	ldr	r3, [pc, #112]	; (8004878 <MX_TIM4_Init+0xa0>)
 8004808:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800480c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800480e:	4b1a      	ldr	r3, [pc, #104]	; (8004878 <MX_TIM4_Init+0xa0>)
 8004810:	2200      	movs	r2, #0
 8004812:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004814:	4b18      	ldr	r3, [pc, #96]	; (8004878 <MX_TIM4_Init+0xa0>)
 8004816:	2200      	movs	r2, #0
 8004818:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800481a:	2303      	movs	r3, #3
 800481c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800481e:	2302      	movs	r3, #2
 8004820:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004822:	2301      	movs	r3, #1
 8004824:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004826:	2300      	movs	r3, #0
 8004828:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800482a:	2300      	movs	r3, #0
 800482c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800482e:	2302      	movs	r3, #2
 8004830:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004832:	2301      	movs	r3, #1
 8004834:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004836:	2300      	movs	r3, #0
 8004838:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800483a:	2300      	movs	r3, #0
 800483c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800483e:	f107 030c 	add.w	r3, r7, #12
 8004842:	4619      	mov	r1, r3
 8004844:	480c      	ldr	r0, [pc, #48]	; (8004878 <MX_TIM4_Init+0xa0>)
 8004846:	f004 fbf7 	bl	8009038 <HAL_TIM_Encoder_Init>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d001      	beq.n	8004854 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8004850:	f000 fa00 	bl	8004c54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004854:	2300      	movs	r3, #0
 8004856:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004858:	2300      	movs	r3, #0
 800485a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800485c:	1d3b      	adds	r3, r7, #4
 800485e:	4619      	mov	r1, r3
 8004860:	4805      	ldr	r0, [pc, #20]	; (8004878 <MX_TIM4_Init+0xa0>)
 8004862:	f005 faa7 	bl	8009db4 <HAL_TIMEx_MasterConfigSynchronization>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d001      	beq.n	8004870 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800486c:	f000 f9f2 	bl	8004c54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004870:	bf00      	nop
 8004872:	3730      	adds	r7, #48	; 0x30
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}
 8004878:	20002e2c 	.word	0x20002e2c
 800487c:	40000800 	.word	0x40000800

08004880 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b08e      	sub	sp, #56	; 0x38
 8004884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004886:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800488a:	2200      	movs	r2, #0
 800488c:	601a      	str	r2, [r3, #0]
 800488e:	605a      	str	r2, [r3, #4]
 8004890:	609a      	str	r2, [r3, #8]
 8004892:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004894:	f107 0320 	add.w	r3, r7, #32
 8004898:	2200      	movs	r2, #0
 800489a:	601a      	str	r2, [r3, #0]
 800489c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800489e:	1d3b      	adds	r3, r7, #4
 80048a0:	2200      	movs	r2, #0
 80048a2:	601a      	str	r2, [r3, #0]
 80048a4:	605a      	str	r2, [r3, #4]
 80048a6:	609a      	str	r2, [r3, #8]
 80048a8:	60da      	str	r2, [r3, #12]
 80048aa:	611a      	str	r2, [r3, #16]
 80048ac:	615a      	str	r2, [r3, #20]
 80048ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80048b0:	4b38      	ldr	r3, [pc, #224]	; (8004994 <MX_TIM5_Init+0x114>)
 80048b2:	4a39      	ldr	r2, [pc, #228]	; (8004998 <MX_TIM5_Init+0x118>)
 80048b4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 41999;
 80048b6:	4b37      	ldr	r3, [pc, #220]	; (8004994 <MX_TIM5_Init+0x114>)
 80048b8:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80048bc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048be:	4b35      	ldr	r3, [pc, #212]	; (8004994 <MX_TIM5_Init+0x114>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 80048c4:	4b33      	ldr	r3, [pc, #204]	; (8004994 <MX_TIM5_Init+0x114>)
 80048c6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80048ca:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048cc:	4b31      	ldr	r3, [pc, #196]	; (8004994 <MX_TIM5_Init+0x114>)
 80048ce:	2200      	movs	r2, #0
 80048d0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048d2:	4b30      	ldr	r3, [pc, #192]	; (8004994 <MX_TIM5_Init+0x114>)
 80048d4:	2200      	movs	r2, #0
 80048d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80048d8:	482e      	ldr	r0, [pc, #184]	; (8004994 <MX_TIM5_Init+0x114>)
 80048da:	f004 f9c3 	bl	8008c64 <HAL_TIM_Base_Init>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d001      	beq.n	80048e8 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 80048e4:	f000 f9b6 	bl	8004c54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80048e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80048ec:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80048ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80048f2:	4619      	mov	r1, r3
 80048f4:	4827      	ldr	r0, [pc, #156]	; (8004994 <MX_TIM5_Init+0x114>)
 80048f6:	f004 fea5 	bl	8009644 <HAL_TIM_ConfigClockSource>
 80048fa:	4603      	mov	r3, r0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d001      	beq.n	8004904 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8004900:	f000 f9a8 	bl	8004c54 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8004904:	4823      	ldr	r0, [pc, #140]	; (8004994 <MX_TIM5_Init+0x114>)
 8004906:	f004 fa8e 	bl	8008e26 <HAL_TIM_PWM_Init>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d001      	beq.n	8004914 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8004910:	f000 f9a0 	bl	8004c54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004914:	2300      	movs	r3, #0
 8004916:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004918:	2300      	movs	r3, #0
 800491a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800491c:	f107 0320 	add.w	r3, r7, #32
 8004920:	4619      	mov	r1, r3
 8004922:	481c      	ldr	r0, [pc, #112]	; (8004994 <MX_TIM5_Init+0x114>)
 8004924:	f005 fa46 	bl	8009db4 <HAL_TIMEx_MasterConfigSynchronization>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d001      	beq.n	8004932 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 800492e:	f000 f991 	bl	8004c54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004932:	2360      	movs	r3, #96	; 0x60
 8004934:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004936:	2300      	movs	r3, #0
 8004938:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800493a:	2300      	movs	r3, #0
 800493c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800493e:	2300      	movs	r3, #0
 8004940:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004942:	1d3b      	adds	r3, r7, #4
 8004944:	2204      	movs	r2, #4
 8004946:	4619      	mov	r1, r3
 8004948:	4812      	ldr	r0, [pc, #72]	; (8004994 <MX_TIM5_Init+0x114>)
 800494a:	f004 fdb9 	bl	80094c0 <HAL_TIM_PWM_ConfigChannel>
 800494e:	4603      	mov	r3, r0
 8004950:	2b00      	cmp	r3, #0
 8004952:	d001      	beq.n	8004958 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8004954:	f000 f97e 	bl	8004c54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004958:	1d3b      	adds	r3, r7, #4
 800495a:	2208      	movs	r2, #8
 800495c:	4619      	mov	r1, r3
 800495e:	480d      	ldr	r0, [pc, #52]	; (8004994 <MX_TIM5_Init+0x114>)
 8004960:	f004 fdae 	bl	80094c0 <HAL_TIM_PWM_ConfigChannel>
 8004964:	4603      	mov	r3, r0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d001      	beq.n	800496e <MX_TIM5_Init+0xee>
  {
    Error_Handler();
 800496a:	f000 f973 	bl	8004c54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800496e:	1d3b      	adds	r3, r7, #4
 8004970:	220c      	movs	r2, #12
 8004972:	4619      	mov	r1, r3
 8004974:	4807      	ldr	r0, [pc, #28]	; (8004994 <MX_TIM5_Init+0x114>)
 8004976:	f004 fda3 	bl	80094c0 <HAL_TIM_PWM_ConfigChannel>
 800497a:	4603      	mov	r3, r0
 800497c:	2b00      	cmp	r3, #0
 800497e:	d001      	beq.n	8004984 <MX_TIM5_Init+0x104>
  {
    Error_Handler();
 8004980:	f000 f968 	bl	8004c54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8004984:	4803      	ldr	r0, [pc, #12]	; (8004994 <MX_TIM5_Init+0x114>)
 8004986:	f000 fc6d 	bl	8005264 <HAL_TIM_MspPostInit>

}
 800498a:	bf00      	nop
 800498c:	3738      	adds	r7, #56	; 0x38
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	20002e74 	.word	0x20002e74
 8004998:	40000c00 	.word	0x40000c00

0800499c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80049a2:	463b      	mov	r3, r7
 80049a4:	2200      	movs	r2, #0
 80049a6:	601a      	str	r2, [r3, #0]
 80049a8:	605a      	str	r2, [r3, #4]
 80049aa:	609a      	str	r2, [r3, #8]
 80049ac:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80049ae:	4b16      	ldr	r3, [pc, #88]	; (8004a08 <MX_TIM9_Init+0x6c>)
 80049b0:	4a16      	ldr	r2, [pc, #88]	; (8004a0c <MX_TIM9_Init+0x70>)
 80049b2:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 41999;
 80049b4:	4b14      	ldr	r3, [pc, #80]	; (8004a08 <MX_TIM9_Init+0x6c>)
 80049b6:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80049ba:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049bc:	4b12      	ldr	r3, [pc, #72]	; (8004a08 <MX_TIM9_Init+0x6c>)
 80049be:	2200      	movs	r2, #0
 80049c0:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 99;
 80049c2:	4b11      	ldr	r3, [pc, #68]	; (8004a08 <MX_TIM9_Init+0x6c>)
 80049c4:	2263      	movs	r2, #99	; 0x63
 80049c6:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80049c8:	4b0f      	ldr	r3, [pc, #60]	; (8004a08 <MX_TIM9_Init+0x6c>)
 80049ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80049ce:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80049d0:	4b0d      	ldr	r3, [pc, #52]	; (8004a08 <MX_TIM9_Init+0x6c>)
 80049d2:	2200      	movs	r2, #0
 80049d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80049d6:	480c      	ldr	r0, [pc, #48]	; (8004a08 <MX_TIM9_Init+0x6c>)
 80049d8:	f004 f944 	bl	8008c64 <HAL_TIM_Base_Init>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d001      	beq.n	80049e6 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 80049e2:	f000 f937 	bl	8004c54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80049e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80049ea:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80049ec:	463b      	mov	r3, r7
 80049ee:	4619      	mov	r1, r3
 80049f0:	4805      	ldr	r0, [pc, #20]	; (8004a08 <MX_TIM9_Init+0x6c>)
 80049f2:	f004 fe27 	bl	8009644 <HAL_TIM_ConfigClockSource>
 80049f6:	4603      	mov	r3, r0
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d001      	beq.n	8004a00 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 80049fc:	f000 f92a 	bl	8004c54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8004a00:	bf00      	nop
 8004a02:	3710      	adds	r7, #16
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	20002ebc 	.word	0x20002ebc
 8004a0c:	40014000 	.word	0x40014000

08004a10 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b082      	sub	sp, #8
 8004a14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004a16:	2300      	movs	r3, #0
 8004a18:	607b      	str	r3, [r7, #4]
 8004a1a:	4b1b      	ldr	r3, [pc, #108]	; (8004a88 <MX_DMA_Init+0x78>)
 8004a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a1e:	4a1a      	ldr	r2, [pc, #104]	; (8004a88 <MX_DMA_Init+0x78>)
 8004a20:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004a24:	6313      	str	r3, [r2, #48]	; 0x30
 8004a26:	4b18      	ldr	r3, [pc, #96]	; (8004a88 <MX_DMA_Init+0x78>)
 8004a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a2e:	607b      	str	r3, [r7, #4]
 8004a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004a32:	2300      	movs	r3, #0
 8004a34:	603b      	str	r3, [r7, #0]
 8004a36:	4b14      	ldr	r3, [pc, #80]	; (8004a88 <MX_DMA_Init+0x78>)
 8004a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a3a:	4a13      	ldr	r2, [pc, #76]	; (8004a88 <MX_DMA_Init+0x78>)
 8004a3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004a40:	6313      	str	r3, [r2, #48]	; 0x30
 8004a42:	4b11      	ldr	r3, [pc, #68]	; (8004a88 <MX_DMA_Init+0x78>)
 8004a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a4a:	603b      	str	r3, [r7, #0]
 8004a4c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8004a4e:	2200      	movs	r2, #0
 8004a50:	2100      	movs	r1, #0
 8004a52:	200b      	movs	r0, #11
 8004a54:	f000 fe9b 	bl	800578e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8004a58:	200b      	movs	r0, #11
 8004a5a:	f000 feb4 	bl	80057c6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8004a5e:	2200      	movs	r2, #0
 8004a60:	2100      	movs	r1, #0
 8004a62:	2038      	movs	r0, #56	; 0x38
 8004a64:	f000 fe93 	bl	800578e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004a68:	2038      	movs	r0, #56	; 0x38
 8004a6a:	f000 feac 	bl	80057c6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8004a6e:	2200      	movs	r2, #0
 8004a70:	2100      	movs	r1, #0
 8004a72:	203b      	movs	r0, #59	; 0x3b
 8004a74:	f000 fe8b 	bl	800578e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8004a78:	203b      	movs	r0, #59	; 0x3b
 8004a7a:	f000 fea4 	bl	80057c6 <HAL_NVIC_EnableIRQ>

}
 8004a7e:	bf00      	nop
 8004a80:	3708      	adds	r7, #8
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	40023800 	.word	0x40023800

08004a8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b08a      	sub	sp, #40	; 0x28
 8004a90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a92:	f107 0314 	add.w	r3, r7, #20
 8004a96:	2200      	movs	r2, #0
 8004a98:	601a      	str	r2, [r3, #0]
 8004a9a:	605a      	str	r2, [r3, #4]
 8004a9c:	609a      	str	r2, [r3, #8]
 8004a9e:	60da      	str	r2, [r3, #12]
 8004aa0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */

/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	613b      	str	r3, [r7, #16]
 8004aa6:	4b4e      	ldr	r3, [pc, #312]	; (8004be0 <MX_GPIO_Init+0x154>)
 8004aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aaa:	4a4d      	ldr	r2, [pc, #308]	; (8004be0 <MX_GPIO_Init+0x154>)
 8004aac:	f043 0304 	orr.w	r3, r3, #4
 8004ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ab2:	4b4b      	ldr	r3, [pc, #300]	; (8004be0 <MX_GPIO_Init+0x154>)
 8004ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab6:	f003 0304 	and.w	r3, r3, #4
 8004aba:	613b      	str	r3, [r7, #16]
 8004abc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004abe:	2300      	movs	r3, #0
 8004ac0:	60fb      	str	r3, [r7, #12]
 8004ac2:	4b47      	ldr	r3, [pc, #284]	; (8004be0 <MX_GPIO_Init+0x154>)
 8004ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ac6:	4a46      	ldr	r2, [pc, #280]	; (8004be0 <MX_GPIO_Init+0x154>)
 8004ac8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004acc:	6313      	str	r3, [r2, #48]	; 0x30
 8004ace:	4b44      	ldr	r3, [pc, #272]	; (8004be0 <MX_GPIO_Init+0x154>)
 8004ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ad6:	60fb      	str	r3, [r7, #12]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ada:	2300      	movs	r3, #0
 8004adc:	60bb      	str	r3, [r7, #8]
 8004ade:	4b40      	ldr	r3, [pc, #256]	; (8004be0 <MX_GPIO_Init+0x154>)
 8004ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae2:	4a3f      	ldr	r2, [pc, #252]	; (8004be0 <MX_GPIO_Init+0x154>)
 8004ae4:	f043 0301 	orr.w	r3, r3, #1
 8004ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8004aea:	4b3d      	ldr	r3, [pc, #244]	; (8004be0 <MX_GPIO_Init+0x154>)
 8004aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aee:	f003 0301 	and.w	r3, r3, #1
 8004af2:	60bb      	str	r3, [r7, #8]
 8004af4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004af6:	2300      	movs	r3, #0
 8004af8:	607b      	str	r3, [r7, #4]
 8004afa:	4b39      	ldr	r3, [pc, #228]	; (8004be0 <MX_GPIO_Init+0x154>)
 8004afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afe:	4a38      	ldr	r2, [pc, #224]	; (8004be0 <MX_GPIO_Init+0x154>)
 8004b00:	f043 0302 	orr.w	r3, r3, #2
 8004b04:	6313      	str	r3, [r2, #48]	; 0x30
 8004b06:	4b36      	ldr	r3, [pc, #216]	; (8004be0 <MX_GPIO_Init+0x154>)
 8004b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b0a:	f003 0302 	and.w	r3, r3, #2
 8004b0e:	607b      	str	r3, [r7, #4]
 8004b10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MAX_CS5_Pin|MAX_CS4_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 8004b12:	2200      	movs	r2, #0
 8004b14:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8004b18:	4832      	ldr	r0, [pc, #200]	; (8004be4 <MX_GPIO_Init+0x158>)
 8004b1a:	f001 fe63 	bl	80067e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RELAY_3_Pin|MAX_CS2_Pin|RESET_Pin|MAX_CS1_Pin
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f641 1111 	movw	r1, #6417	; 0x1911
 8004b24:	4830      	ldr	r0, [pc, #192]	; (8004be8 <MX_GPIO_Init+0x15c>)
 8004b26:	f001 fe5d 	bl	80067e4 <HAL_GPIO_WritePin>
                          |SD_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_CS_Pin|MAX_CS3_Pin|RELAY_2_Pin, GPIO_PIN_RESET);
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	2107      	movs	r1, #7
 8004b2e:	482f      	ldr	r0, [pc, #188]	; (8004bec <MX_GPIO_Init+0x160>)
 8004b30:	f001 fe58 	bl	80067e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MAX_CS5_Pin MAX_CS4_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = MAX_CS5_Pin|MAX_CS4_Pin|BUZZER_Pin;
 8004b34:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004b38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b42:	2300      	movs	r3, #0
 8004b44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b46:	f107 0314 	add.w	r3, r7, #20
 8004b4a:	4619      	mov	r1, r3
 8004b4c:	4825      	ldr	r0, [pc, #148]	; (8004be4 <MX_GPIO_Init+0x158>)
 8004b4e:	f001 fcad 	bl	80064ac <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY_3_Pin MAX_CS2_Pin MAX_CS1_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RELAY_3_Pin|MAX_CS2_Pin|MAX_CS1_Pin|SD_CS_Pin;
 8004b52:	f641 0311 	movw	r3, #6161	; 0x1811
 8004b56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b60:	2300      	movs	r3, #0
 8004b62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b64:	f107 0314 	add.w	r3, r7, #20
 8004b68:	4619      	mov	r1, r3
 8004b6a:	481f      	ldr	r0, [pc, #124]	; (8004be8 <MX_GPIO_Init+0x15c>)
 8004b6c:	f001 fc9e 	bl	80064ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CS_Pin MAX_CS3_Pin RELAY_2_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|MAX_CS3_Pin|RELAY_2_Pin;
 8004b70:	2307      	movs	r3, #7
 8004b72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b74:	2301      	movs	r3, #1
 8004b76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b80:	f107 0314 	add.w	r3, r7, #20
 8004b84:	4619      	mov	r1, r3
 8004b86:	4819      	ldr	r0, [pc, #100]	; (8004bec <MX_GPIO_Init+0x160>)
 8004b88:	f001 fc90 	bl	80064ac <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC_1_BUTTON_Pin ENC_2_BUTTON_Pin ENC_3_BUTTON_Pin */
  GPIO_InitStruct.Pin = ENC_1_BUTTON_Pin|ENC_2_BUTTON_Pin|ENC_3_BUTTON_Pin;
 8004b8c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8004b90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004b92:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8004b96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b9c:	f107 0314 	add.w	r3, r7, #20
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	4812      	ldr	r0, [pc, #72]	; (8004bec <MX_GPIO_Init+0x160>)
 8004ba4:	f001 fc82 	bl	80064ac <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_Pin */
  GPIO_InitStruct.Pin = RESET_Pin;
 8004ba8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004bac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 8004bba:	f107 0314 	add.w	r3, r7, #20
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	4809      	ldr	r0, [pc, #36]	; (8004be8 <MX_GPIO_Init+0x15c>)
 8004bc2:	f001 fc73 	bl	80064ac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	2105      	movs	r1, #5
 8004bca:	2028      	movs	r0, #40	; 0x28
 8004bcc:	f000 fddf 	bl	800578e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004bd0:	2028      	movs	r0, #40	; 0x28
 8004bd2:	f000 fdf8 	bl	80057c6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */

/* USER CODE END MX_GPIO_Init_2 */
}
 8004bd6:	bf00      	nop
 8004bd8:	3728      	adds	r7, #40	; 0x28
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop
 8004be0:	40023800 	.word	0x40023800
 8004be4:	40020800 	.word	0x40020800
 8004be8:	40020000 	.word	0x40020000
 8004bec:	40020400 	.word	0x40020400

08004bf0 <set_value>:

/* USER CODE BEGIN 4 */


void set_value(volatile encoder *enc, uint32_t *var,
		uint32_t min_value, uint32_t max_value) {
 8004bf0:	b480      	push	{r7}
 8004bf2:	b085      	sub	sp, #20
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	607a      	str	r2, [r7, #4]
 8004bfc:	603b      	str	r3, [r7, #0]

	if (enc->position > enc->old_position) {
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	685a      	ldr	r2, [r3, #4]
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d90a      	bls.n	8004c20 <set_value+0x30>

		if (*var < max_value) {
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	683a      	ldr	r2, [r7, #0]
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d915      	bls.n	8004c40 <set_value+0x50>
			(*var)++;
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	1c5a      	adds	r2, r3, #1
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	601a      	str	r2, [r3, #0]
 8004c1e:	e00f      	b.n	8004c40 <set_value+0x50>
		}

	} else if (enc->position < enc->old_position) {
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	685a      	ldr	r2, [r3, #4]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d209      	bcs.n	8004c40 <set_value+0x50>
		if (*var > min_value) {
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	687a      	ldr	r2, [r7, #4]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d204      	bcs.n	8004c40 <set_value+0x50>
			(*var)--;
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	1e5a      	subs	r2, r3, #1
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	601a      	str	r2, [r3, #0]
		}

	}

	enc->old_position = enc->position;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	685a      	ldr	r2, [r3, #4]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	609a      	str	r2, [r3, #8]
}
 8004c48:	bf00      	nop
 8004c4a:	3714      	adds	r7, #20
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c52:	4770      	bx	lr

08004c54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004c54:	b480      	push	{r7}
 8004c56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004c58:	b672      	cpsid	i
}
 8004c5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004c5c:	e7fe      	b.n	8004c5c <Error_Handler+0x8>
	...

08004c60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b083      	sub	sp, #12
 8004c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c66:	2300      	movs	r3, #0
 8004c68:	607b      	str	r3, [r7, #4]
 8004c6a:	4b10      	ldr	r3, [pc, #64]	; (8004cac <HAL_MspInit+0x4c>)
 8004c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c6e:	4a0f      	ldr	r2, [pc, #60]	; (8004cac <HAL_MspInit+0x4c>)
 8004c70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c74:	6453      	str	r3, [r2, #68]	; 0x44
 8004c76:	4b0d      	ldr	r3, [pc, #52]	; (8004cac <HAL_MspInit+0x4c>)
 8004c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c7e:	607b      	str	r3, [r7, #4]
 8004c80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004c82:	2300      	movs	r3, #0
 8004c84:	603b      	str	r3, [r7, #0]
 8004c86:	4b09      	ldr	r3, [pc, #36]	; (8004cac <HAL_MspInit+0x4c>)
 8004c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8a:	4a08      	ldr	r2, [pc, #32]	; (8004cac <HAL_MspInit+0x4c>)
 8004c8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c90:	6413      	str	r3, [r2, #64]	; 0x40
 8004c92:	4b06      	ldr	r3, [pc, #24]	; (8004cac <HAL_MspInit+0x4c>)
 8004c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c9a:	603b      	str	r3, [r7, #0]
 8004c9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004c9e:	bf00      	nop
 8004ca0:	370c      	adds	r7, #12
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr
 8004caa:	bf00      	nop
 8004cac:	40023800 	.word	0x40023800

08004cb0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b08a      	sub	sp, #40	; 0x28
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cb8:	f107 0314 	add.w	r3, r7, #20
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	601a      	str	r2, [r3, #0]
 8004cc0:	605a      	str	r2, [r3, #4]
 8004cc2:	609a      	str	r2, [r3, #8]
 8004cc4:	60da      	str	r2, [r3, #12]
 8004cc6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a19      	ldr	r2, [pc, #100]	; (8004d34 <HAL_I2C_MspInit+0x84>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d12c      	bne.n	8004d2c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	613b      	str	r3, [r7, #16]
 8004cd6:	4b18      	ldr	r3, [pc, #96]	; (8004d38 <HAL_I2C_MspInit+0x88>)
 8004cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cda:	4a17      	ldr	r2, [pc, #92]	; (8004d38 <HAL_I2C_MspInit+0x88>)
 8004cdc:	f043 0302 	orr.w	r3, r3, #2
 8004ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ce2:	4b15      	ldr	r3, [pc, #84]	; (8004d38 <HAL_I2C_MspInit+0x88>)
 8004ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ce6:	f003 0302 	and.w	r3, r3, #2
 8004cea:	613b      	str	r3, [r7, #16]
 8004cec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004cee:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004cf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004cf4:	2312      	movs	r3, #18
 8004cf6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cfc:	2303      	movs	r3, #3
 8004cfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004d00:	2304      	movs	r3, #4
 8004d02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d04:	f107 0314 	add.w	r3, r7, #20
 8004d08:	4619      	mov	r1, r3
 8004d0a:	480c      	ldr	r0, [pc, #48]	; (8004d3c <HAL_I2C_MspInit+0x8c>)
 8004d0c:	f001 fbce 	bl	80064ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004d10:	2300      	movs	r3, #0
 8004d12:	60fb      	str	r3, [r7, #12]
 8004d14:	4b08      	ldr	r3, [pc, #32]	; (8004d38 <HAL_I2C_MspInit+0x88>)
 8004d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d18:	4a07      	ldr	r2, [pc, #28]	; (8004d38 <HAL_I2C_MspInit+0x88>)
 8004d1a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004d1e:	6413      	str	r3, [r2, #64]	; 0x40
 8004d20:	4b05      	ldr	r3, [pc, #20]	; (8004d38 <HAL_I2C_MspInit+0x88>)
 8004d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d28:	60fb      	str	r3, [r7, #12]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004d2c:	bf00      	nop
 8004d2e:	3728      	adds	r7, #40	; 0x28
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	40005400 	.word	0x40005400
 8004d38:	40023800 	.word	0x40023800
 8004d3c:	40020400 	.word	0x40020400

08004d40 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b08c      	sub	sp, #48	; 0x30
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d48:	f107 031c 	add.w	r3, r7, #28
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	601a      	str	r2, [r3, #0]
 8004d50:	605a      	str	r2, [r3, #4]
 8004d52:	609a      	str	r2, [r3, #8]
 8004d54:	60da      	str	r2, [r3, #12]
 8004d56:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a72      	ldr	r2, [pc, #456]	; (8004f28 <HAL_SPI_MspInit+0x1e8>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	f040 80ab 	bne.w	8004eba <HAL_SPI_MspInit+0x17a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004d64:	2300      	movs	r3, #0
 8004d66:	61bb      	str	r3, [r7, #24]
 8004d68:	4b70      	ldr	r3, [pc, #448]	; (8004f2c <HAL_SPI_MspInit+0x1ec>)
 8004d6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d6c:	4a6f      	ldr	r2, [pc, #444]	; (8004f2c <HAL_SPI_MspInit+0x1ec>)
 8004d6e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004d72:	6453      	str	r3, [r2, #68]	; 0x44
 8004d74:	4b6d      	ldr	r3, [pc, #436]	; (8004f2c <HAL_SPI_MspInit+0x1ec>)
 8004d76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d7c:	61bb      	str	r3, [r7, #24]
 8004d7e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d80:	2300      	movs	r3, #0
 8004d82:	617b      	str	r3, [r7, #20]
 8004d84:	4b69      	ldr	r3, [pc, #420]	; (8004f2c <HAL_SPI_MspInit+0x1ec>)
 8004d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d88:	4a68      	ldr	r2, [pc, #416]	; (8004f2c <HAL_SPI_MspInit+0x1ec>)
 8004d8a:	f043 0301 	orr.w	r3, r3, #1
 8004d8e:	6313      	str	r3, [r2, #48]	; 0x30
 8004d90:	4b66      	ldr	r3, [pc, #408]	; (8004f2c <HAL_SPI_MspInit+0x1ec>)
 8004d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d94:	f003 0301 	and.w	r3, r3, #1
 8004d98:	617b      	str	r3, [r7, #20]
 8004d9a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	613b      	str	r3, [r7, #16]
 8004da0:	4b62      	ldr	r3, [pc, #392]	; (8004f2c <HAL_SPI_MspInit+0x1ec>)
 8004da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da4:	4a61      	ldr	r2, [pc, #388]	; (8004f2c <HAL_SPI_MspInit+0x1ec>)
 8004da6:	f043 0302 	orr.w	r3, r3, #2
 8004daa:	6313      	str	r3, [r2, #48]	; 0x30
 8004dac:	4b5f      	ldr	r3, [pc, #380]	; (8004f2c <HAL_SPI_MspInit+0x1ec>)
 8004dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db0:	f003 0302 	and.w	r3, r3, #2
 8004db4:	613b      	str	r3, [r7, #16]
 8004db6:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004db8:	2320      	movs	r3, #32
 8004dba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dbc:	2302      	movs	r3, #2
 8004dbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004dc8:	2305      	movs	r3, #5
 8004dca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dcc:	f107 031c 	add.w	r3, r7, #28
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	4857      	ldr	r0, [pc, #348]	; (8004f30 <HAL_SPI_MspInit+0x1f0>)
 8004dd4:	f001 fb6a 	bl	80064ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004dd8:	2330      	movs	r3, #48	; 0x30
 8004dda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ddc:	2302      	movs	r3, #2
 8004dde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004de0:	2300      	movs	r3, #0
 8004de2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004de4:	2303      	movs	r3, #3
 8004de6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004de8:	2305      	movs	r3, #5
 8004dea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dec:	f107 031c 	add.w	r3, r7, #28
 8004df0:	4619      	mov	r1, r3
 8004df2:	4850      	ldr	r0, [pc, #320]	; (8004f34 <HAL_SPI_MspInit+0x1f4>)
 8004df4:	f001 fb5a 	bl	80064ac <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8004df8:	4b4f      	ldr	r3, [pc, #316]	; (8004f38 <HAL_SPI_MspInit+0x1f8>)
 8004dfa:	4a50      	ldr	r2, [pc, #320]	; (8004f3c <HAL_SPI_MspInit+0x1fc>)
 8004dfc:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8004dfe:	4b4e      	ldr	r3, [pc, #312]	; (8004f38 <HAL_SPI_MspInit+0x1f8>)
 8004e00:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8004e04:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004e06:	4b4c      	ldr	r3, [pc, #304]	; (8004f38 <HAL_SPI_MspInit+0x1f8>)
 8004e08:	2200      	movs	r2, #0
 8004e0a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e0c:	4b4a      	ldr	r3, [pc, #296]	; (8004f38 <HAL_SPI_MspInit+0x1f8>)
 8004e0e:	2200      	movs	r2, #0
 8004e10:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004e12:	4b49      	ldr	r3, [pc, #292]	; (8004f38 <HAL_SPI_MspInit+0x1f8>)
 8004e14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004e18:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004e1a:	4b47      	ldr	r3, [pc, #284]	; (8004f38 <HAL_SPI_MspInit+0x1f8>)
 8004e1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e20:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004e22:	4b45      	ldr	r3, [pc, #276]	; (8004f38 <HAL_SPI_MspInit+0x1f8>)
 8004e24:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004e28:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8004e2a:	4b43      	ldr	r3, [pc, #268]	; (8004f38 <HAL_SPI_MspInit+0x1f8>)
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004e30:	4b41      	ldr	r3, [pc, #260]	; (8004f38 <HAL_SPI_MspInit+0x1f8>)
 8004e32:	2200      	movs	r2, #0
 8004e34:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e36:	4b40      	ldr	r3, [pc, #256]	; (8004f38 <HAL_SPI_MspInit+0x1f8>)
 8004e38:	2200      	movs	r2, #0
 8004e3a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8004e3c:	483e      	ldr	r0, [pc, #248]	; (8004f38 <HAL_SPI_MspInit+0x1f8>)
 8004e3e:	f000 fce1 	bl	8005804 <HAL_DMA_Init>
 8004e42:	4603      	mov	r3, r0
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d001      	beq.n	8004e4c <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8004e48:	f7ff ff04 	bl	8004c54 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	4a3a      	ldr	r2, [pc, #232]	; (8004f38 <HAL_SPI_MspInit+0x1f8>)
 8004e50:	64da      	str	r2, [r3, #76]	; 0x4c
 8004e52:	4a39      	ldr	r2, [pc, #228]	; (8004f38 <HAL_SPI_MspInit+0x1f8>)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8004e58:	4b39      	ldr	r3, [pc, #228]	; (8004f40 <HAL_SPI_MspInit+0x200>)
 8004e5a:	4a3a      	ldr	r2, [pc, #232]	; (8004f44 <HAL_SPI_MspInit+0x204>)
 8004e5c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8004e5e:	4b38      	ldr	r3, [pc, #224]	; (8004f40 <HAL_SPI_MspInit+0x200>)
 8004e60:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8004e64:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004e66:	4b36      	ldr	r3, [pc, #216]	; (8004f40 <HAL_SPI_MspInit+0x200>)
 8004e68:	2240      	movs	r2, #64	; 0x40
 8004e6a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e6c:	4b34      	ldr	r3, [pc, #208]	; (8004f40 <HAL_SPI_MspInit+0x200>)
 8004e6e:	2200      	movs	r2, #0
 8004e70:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004e72:	4b33      	ldr	r3, [pc, #204]	; (8004f40 <HAL_SPI_MspInit+0x200>)
 8004e74:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004e78:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004e7a:	4b31      	ldr	r3, [pc, #196]	; (8004f40 <HAL_SPI_MspInit+0x200>)
 8004e7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e80:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004e82:	4b2f      	ldr	r3, [pc, #188]	; (8004f40 <HAL_SPI_MspInit+0x200>)
 8004e84:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004e88:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8004e8a:	4b2d      	ldr	r3, [pc, #180]	; (8004f40 <HAL_SPI_MspInit+0x200>)
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004e90:	4b2b      	ldr	r3, [pc, #172]	; (8004f40 <HAL_SPI_MspInit+0x200>)
 8004e92:	2200      	movs	r2, #0
 8004e94:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e96:	4b2a      	ldr	r3, [pc, #168]	; (8004f40 <HAL_SPI_MspInit+0x200>)
 8004e98:	2200      	movs	r2, #0
 8004e9a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8004e9c:	4828      	ldr	r0, [pc, #160]	; (8004f40 <HAL_SPI_MspInit+0x200>)
 8004e9e:	f000 fcb1 	bl	8005804 <HAL_DMA_Init>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d001      	beq.n	8004eac <HAL_SPI_MspInit+0x16c>
    {
      Error_Handler();
 8004ea8:	f7ff fed4 	bl	8004c54 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	4a24      	ldr	r2, [pc, #144]	; (8004f40 <HAL_SPI_MspInit+0x200>)
 8004eb0:	649a      	str	r2, [r3, #72]	; 0x48
 8004eb2:	4a23      	ldr	r2, [pc, #140]	; (8004f40 <HAL_SPI_MspInit+0x200>)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004eb8:	e031      	b.n	8004f1e <HAL_SPI_MspInit+0x1de>
  else if(hspi->Instance==SPI2)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a22      	ldr	r2, [pc, #136]	; (8004f48 <HAL_SPI_MspInit+0x208>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d12c      	bne.n	8004f1e <HAL_SPI_MspInit+0x1de>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	60fb      	str	r3, [r7, #12]
 8004ec8:	4b18      	ldr	r3, [pc, #96]	; (8004f2c <HAL_SPI_MspInit+0x1ec>)
 8004eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ecc:	4a17      	ldr	r2, [pc, #92]	; (8004f2c <HAL_SPI_MspInit+0x1ec>)
 8004ece:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ed2:	6413      	str	r3, [r2, #64]	; 0x40
 8004ed4:	4b15      	ldr	r3, [pc, #84]	; (8004f2c <HAL_SPI_MspInit+0x1ec>)
 8004ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004edc:	60fb      	str	r3, [r7, #12]
 8004ede:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	60bb      	str	r3, [r7, #8]
 8004ee4:	4b11      	ldr	r3, [pc, #68]	; (8004f2c <HAL_SPI_MspInit+0x1ec>)
 8004ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee8:	4a10      	ldr	r2, [pc, #64]	; (8004f2c <HAL_SPI_MspInit+0x1ec>)
 8004eea:	f043 0302 	orr.w	r3, r3, #2
 8004eee:	6313      	str	r3, [r2, #48]	; 0x30
 8004ef0:	4b0e      	ldr	r3, [pc, #56]	; (8004f2c <HAL_SPI_MspInit+0x1ec>)
 8004ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef4:	f003 0302 	and.w	r3, r3, #2
 8004ef8:	60bb      	str	r3, [r7, #8]
 8004efa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 8004efc:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8004f00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f02:	2302      	movs	r3, #2
 8004f04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f06:	2300      	movs	r3, #0
 8004f08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004f0e:	2305      	movs	r3, #5
 8004f10:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f12:	f107 031c 	add.w	r3, r7, #28
 8004f16:	4619      	mov	r1, r3
 8004f18:	4806      	ldr	r0, [pc, #24]	; (8004f34 <HAL_SPI_MspInit+0x1f4>)
 8004f1a:	f001 fac7 	bl	80064ac <HAL_GPIO_Init>
}
 8004f1e:	bf00      	nop
 8004f20:	3730      	adds	r7, #48	; 0x30
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	bf00      	nop
 8004f28:	40013000 	.word	0x40013000
 8004f2c:	40023800 	.word	0x40023800
 8004f30:	40020000 	.word	0x40020000
 8004f34:	40020400 	.word	0x40020400
 8004f38:	20002c94 	.word	0x20002c94
 8004f3c:	40026410 	.word	0x40026410
 8004f40:	20002cf4 	.word	0x20002cf4
 8004f44:	40026458 	.word	0x40026458
 8004f48:	40003800 	.word	0x40003800

08004f4c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b086      	sub	sp, #24
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a49      	ldr	r2, [pc, #292]	; (8005080 <HAL_TIM_Base_MspInit+0x134>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d11e      	bne.n	8004f9c <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004f5e:	2300      	movs	r3, #0
 8004f60:	617b      	str	r3, [r7, #20]
 8004f62:	4b48      	ldr	r3, [pc, #288]	; (8005084 <HAL_TIM_Base_MspInit+0x138>)
 8004f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f66:	4a47      	ldr	r2, [pc, #284]	; (8005084 <HAL_TIM_Base_MspInit+0x138>)
 8004f68:	f043 0301 	orr.w	r3, r3, #1
 8004f6c:	6453      	str	r3, [r2, #68]	; 0x44
 8004f6e:	4b45      	ldr	r3, [pc, #276]	; (8005084 <HAL_TIM_Base_MspInit+0x138>)
 8004f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f72:	f003 0301 	and.w	r3, r3, #1
 8004f76:	617b      	str	r3, [r7, #20]
 8004f78:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	2100      	movs	r1, #0
 8004f7e:	2018      	movs	r0, #24
 8004f80:	f000 fc05 	bl	800578e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004f84:	2018      	movs	r0, #24
 8004f86:	f000 fc1e 	bl	80057c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	2100      	movs	r1, #0
 8004f8e:	2019      	movs	r0, #25
 8004f90:	f000 fbfd 	bl	800578e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004f94:	2019      	movs	r0, #25
 8004f96:	f000 fc16 	bl	80057c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8004f9a:	e06d      	b.n	8005078 <HAL_TIM_Base_MspInit+0x12c>
  else if(htim_base->Instance==TIM5)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a39      	ldr	r2, [pc, #228]	; (8005088 <HAL_TIM_Base_MspInit+0x13c>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d14d      	bne.n	8005042 <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	613b      	str	r3, [r7, #16]
 8004faa:	4b36      	ldr	r3, [pc, #216]	; (8005084 <HAL_TIM_Base_MspInit+0x138>)
 8004fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fae:	4a35      	ldr	r2, [pc, #212]	; (8005084 <HAL_TIM_Base_MspInit+0x138>)
 8004fb0:	f043 0308 	orr.w	r3, r3, #8
 8004fb4:	6413      	str	r3, [r2, #64]	; 0x40
 8004fb6:	4b33      	ldr	r3, [pc, #204]	; (8005084 <HAL_TIM_Base_MspInit+0x138>)
 8004fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fba:	f003 0308 	and.w	r3, r3, #8
 8004fbe:	613b      	str	r3, [r7, #16]
 8004fc0:	693b      	ldr	r3, [r7, #16]
    hdma_tim5_ch3_up.Instance = DMA1_Stream0;
 8004fc2:	4b32      	ldr	r3, [pc, #200]	; (800508c <HAL_TIM_Base_MspInit+0x140>)
 8004fc4:	4a32      	ldr	r2, [pc, #200]	; (8005090 <HAL_TIM_Base_MspInit+0x144>)
 8004fc6:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch3_up.Init.Channel = DMA_CHANNEL_6;
 8004fc8:	4b30      	ldr	r3, [pc, #192]	; (800508c <HAL_TIM_Base_MspInit+0x140>)
 8004fca:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8004fce:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004fd0:	4b2e      	ldr	r3, [pc, #184]	; (800508c <HAL_TIM_Base_MspInit+0x140>)
 8004fd2:	2240      	movs	r2, #64	; 0x40
 8004fd4:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8004fd6:	4b2d      	ldr	r3, [pc, #180]	; (800508c <HAL_TIM_Base_MspInit+0x140>)
 8004fd8:	2200      	movs	r2, #0
 8004fda:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 8004fdc:	4b2b      	ldr	r3, [pc, #172]	; (800508c <HAL_TIM_Base_MspInit+0x140>)
 8004fde:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004fe2:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004fe4:	4b29      	ldr	r3, [pc, #164]	; (800508c <HAL_TIM_Base_MspInit+0x140>)
 8004fe6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004fea:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004fec:	4b27      	ldr	r3, [pc, #156]	; (800508c <HAL_TIM_Base_MspInit+0x140>)
 8004fee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004ff2:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch3_up.Init.Mode = DMA_CIRCULAR;
 8004ff4:	4b25      	ldr	r3, [pc, #148]	; (800508c <HAL_TIM_Base_MspInit+0x140>)
 8004ff6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ffa:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch3_up.Init.Priority = DMA_PRIORITY_LOW;
 8004ffc:	4b23      	ldr	r3, [pc, #140]	; (800508c <HAL_TIM_Base_MspInit+0x140>)
 8004ffe:	2200      	movs	r2, #0
 8005000:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch3_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005002:	4b22      	ldr	r3, [pc, #136]	; (800508c <HAL_TIM_Base_MspInit+0x140>)
 8005004:	2200      	movs	r2, #0
 8005006:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch3_up) != HAL_OK)
 8005008:	4820      	ldr	r0, [pc, #128]	; (800508c <HAL_TIM_Base_MspInit+0x140>)
 800500a:	f000 fbfb 	bl	8005804 <HAL_DMA_Init>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d001      	beq.n	8005018 <HAL_TIM_Base_MspInit+0xcc>
      Error_Handler();
 8005014:	f7ff fe1e 	bl	8004c54 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim5_ch3_up);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	4a1c      	ldr	r2, [pc, #112]	; (800508c <HAL_TIM_Base_MspInit+0x140>)
 800501c:	62da      	str	r2, [r3, #44]	; 0x2c
 800501e:	4a1b      	ldr	r2, [pc, #108]	; (800508c <HAL_TIM_Base_MspInit+0x140>)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim5_ch3_up);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	4a19      	ldr	r2, [pc, #100]	; (800508c <HAL_TIM_Base_MspInit+0x140>)
 8005028:	621a      	str	r2, [r3, #32]
 800502a:	4a18      	ldr	r2, [pc, #96]	; (800508c <HAL_TIM_Base_MspInit+0x140>)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8005030:	2200      	movs	r2, #0
 8005032:	2100      	movs	r1, #0
 8005034:	2032      	movs	r0, #50	; 0x32
 8005036:	f000 fbaa 	bl	800578e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800503a:	2032      	movs	r0, #50	; 0x32
 800503c:	f000 fbc3 	bl	80057c6 <HAL_NVIC_EnableIRQ>
}
 8005040:	e01a      	b.n	8005078 <HAL_TIM_Base_MspInit+0x12c>
  else if(htim_base->Instance==TIM9)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a13      	ldr	r2, [pc, #76]	; (8005094 <HAL_TIM_Base_MspInit+0x148>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d115      	bne.n	8005078 <HAL_TIM_Base_MspInit+0x12c>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800504c:	2300      	movs	r3, #0
 800504e:	60fb      	str	r3, [r7, #12]
 8005050:	4b0c      	ldr	r3, [pc, #48]	; (8005084 <HAL_TIM_Base_MspInit+0x138>)
 8005052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005054:	4a0b      	ldr	r2, [pc, #44]	; (8005084 <HAL_TIM_Base_MspInit+0x138>)
 8005056:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800505a:	6453      	str	r3, [r2, #68]	; 0x44
 800505c:	4b09      	ldr	r3, [pc, #36]	; (8005084 <HAL_TIM_Base_MspInit+0x138>)
 800505e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005060:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005064:	60fb      	str	r3, [r7, #12]
 8005066:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8005068:	2200      	movs	r2, #0
 800506a:	2100      	movs	r1, #0
 800506c:	2018      	movs	r0, #24
 800506e:	f000 fb8e 	bl	800578e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8005072:	2018      	movs	r0, #24
 8005074:	f000 fba7 	bl	80057c6 <HAL_NVIC_EnableIRQ>
}
 8005078:	bf00      	nop
 800507a:	3718      	adds	r7, #24
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	40010000 	.word	0x40010000
 8005084:	40023800 	.word	0x40023800
 8005088:	40000c00 	.word	0x40000c00
 800508c:	20002f04 	.word	0x20002f04
 8005090:	40026010 	.word	0x40026010
 8005094:	40014000 	.word	0x40014000

08005098 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b08e      	sub	sp, #56	; 0x38
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80050a4:	2200      	movs	r2, #0
 80050a6:	601a      	str	r2, [r3, #0]
 80050a8:	605a      	str	r2, [r3, #4]
 80050aa:	609a      	str	r2, [r3, #8]
 80050ac:	60da      	str	r2, [r3, #12]
 80050ae:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050b8:	d153      	bne.n	8005162 <HAL_TIM_Encoder_MspInit+0xca>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80050ba:	2300      	movs	r3, #0
 80050bc:	623b      	str	r3, [r7, #32]
 80050be:	4b64      	ldr	r3, [pc, #400]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80050c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c2:	4a63      	ldr	r2, [pc, #396]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80050c4:	f043 0301 	orr.w	r3, r3, #1
 80050c8:	6413      	str	r3, [r2, #64]	; 0x40
 80050ca:	4b61      	ldr	r3, [pc, #388]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80050cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ce:	f003 0301 	and.w	r3, r3, #1
 80050d2:	623b      	str	r3, [r7, #32]
 80050d4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050d6:	2300      	movs	r3, #0
 80050d8:	61fb      	str	r3, [r7, #28]
 80050da:	4b5d      	ldr	r3, [pc, #372]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80050dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050de:	4a5c      	ldr	r2, [pc, #368]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80050e0:	f043 0301 	orr.w	r3, r3, #1
 80050e4:	6313      	str	r3, [r2, #48]	; 0x30
 80050e6:	4b5a      	ldr	r3, [pc, #360]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80050e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ea:	f003 0301 	and.w	r3, r3, #1
 80050ee:	61fb      	str	r3, [r7, #28]
 80050f0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80050f2:	2300      	movs	r3, #0
 80050f4:	61bb      	str	r3, [r7, #24]
 80050f6:	4b56      	ldr	r3, [pc, #344]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80050f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050fa:	4a55      	ldr	r2, [pc, #340]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80050fc:	f043 0302 	orr.w	r3, r3, #2
 8005100:	6313      	str	r3, [r2, #48]	; 0x30
 8005102:	4b53      	ldr	r3, [pc, #332]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8005104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005106:	f003 0302 	and.w	r3, r3, #2
 800510a:	61bb      	str	r3, [r7, #24]
 800510c:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENC_1_1_Pin;
 800510e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005112:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005114:	2312      	movs	r3, #18
 8005116:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005118:	2300      	movs	r3, #0
 800511a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800511c:	2301      	movs	r3, #1
 800511e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005120:	2301      	movs	r3, #1
 8005122:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENC_1_1_GPIO_Port, &GPIO_InitStruct);
 8005124:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005128:	4619      	mov	r1, r3
 800512a:	484a      	ldr	r0, [pc, #296]	; (8005254 <HAL_TIM_Encoder_MspInit+0x1bc>)
 800512c:	f001 f9be 	bl	80064ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC_1_2_Pin;
 8005130:	2308      	movs	r3, #8
 8005132:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005134:	2302      	movs	r3, #2
 8005136:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005138:	2300      	movs	r3, #0
 800513a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800513c:	2301      	movs	r3, #1
 800513e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005140:	2301      	movs	r3, #1
 8005142:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENC_1_2_GPIO_Port, &GPIO_InitStruct);
 8005144:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005148:	4619      	mov	r1, r3
 800514a:	4843      	ldr	r0, [pc, #268]	; (8005258 <HAL_TIM_Encoder_MspInit+0x1c0>)
 800514c:	f001 f9ae 	bl	80064ac <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8005150:	2200      	movs	r2, #0
 8005152:	2105      	movs	r1, #5
 8005154:	201c      	movs	r0, #28
 8005156:	f000 fb1a 	bl	800578e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800515a:	201c      	movs	r0, #28
 800515c:	f000 fb33 	bl	80057c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005160:	e072      	b.n	8005248 <HAL_TIM_Encoder_MspInit+0x1b0>
  else if(htim_encoder->Instance==TIM3)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a3d      	ldr	r2, [pc, #244]	; (800525c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d134      	bne.n	80051d6 <HAL_TIM_Encoder_MspInit+0x13e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800516c:	2300      	movs	r3, #0
 800516e:	617b      	str	r3, [r7, #20]
 8005170:	4b37      	ldr	r3, [pc, #220]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8005172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005174:	4a36      	ldr	r2, [pc, #216]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8005176:	f043 0302 	orr.w	r3, r3, #2
 800517a:	6413      	str	r3, [r2, #64]	; 0x40
 800517c:	4b34      	ldr	r3, [pc, #208]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800517e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005180:	f003 0302 	and.w	r3, r3, #2
 8005184:	617b      	str	r3, [r7, #20]
 8005186:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005188:	2300      	movs	r3, #0
 800518a:	613b      	str	r3, [r7, #16]
 800518c:	4b30      	ldr	r3, [pc, #192]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800518e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005190:	4a2f      	ldr	r2, [pc, #188]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8005192:	f043 0301 	orr.w	r3, r3, #1
 8005196:	6313      	str	r3, [r2, #48]	; 0x30
 8005198:	4b2d      	ldr	r3, [pc, #180]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800519a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800519c:	f003 0301 	and.w	r3, r3, #1
 80051a0:	613b      	str	r3, [r7, #16]
 80051a2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ENC_2_1_Pin|ENC_2_2_Pin;
 80051a4:	23c0      	movs	r3, #192	; 0xc0
 80051a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051a8:	2302      	movs	r3, #2
 80051aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051ac:	2300      	movs	r3, #0
 80051ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80051b0:	2302      	movs	r3, #2
 80051b2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80051b4:	2302      	movs	r3, #2
 80051b6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051bc:	4619      	mov	r1, r3
 80051be:	4825      	ldr	r0, [pc, #148]	; (8005254 <HAL_TIM_Encoder_MspInit+0x1bc>)
 80051c0:	f001 f974 	bl	80064ac <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80051c4:	2200      	movs	r2, #0
 80051c6:	2105      	movs	r1, #5
 80051c8:	201d      	movs	r0, #29
 80051ca:	f000 fae0 	bl	800578e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80051ce:	201d      	movs	r0, #29
 80051d0:	f000 faf9 	bl	80057c6 <HAL_NVIC_EnableIRQ>
}
 80051d4:	e038      	b.n	8005248 <HAL_TIM_Encoder_MspInit+0x1b0>
  else if(htim_encoder->Instance==TIM4)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a21      	ldr	r2, [pc, #132]	; (8005260 <HAL_TIM_Encoder_MspInit+0x1c8>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d133      	bne.n	8005248 <HAL_TIM_Encoder_MspInit+0x1b0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80051e0:	2300      	movs	r3, #0
 80051e2:	60fb      	str	r3, [r7, #12]
 80051e4:	4b1a      	ldr	r3, [pc, #104]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80051e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e8:	4a19      	ldr	r2, [pc, #100]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80051ea:	f043 0304 	orr.w	r3, r3, #4
 80051ee:	6413      	str	r3, [r2, #64]	; 0x40
 80051f0:	4b17      	ldr	r3, [pc, #92]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80051f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f4:	f003 0304 	and.w	r3, r3, #4
 80051f8:	60fb      	str	r3, [r7, #12]
 80051fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051fc:	2300      	movs	r3, #0
 80051fe:	60bb      	str	r3, [r7, #8]
 8005200:	4b13      	ldr	r3, [pc, #76]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8005202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005204:	4a12      	ldr	r2, [pc, #72]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8005206:	f043 0302 	orr.w	r3, r3, #2
 800520a:	6313      	str	r3, [r2, #48]	; 0x30
 800520c:	4b10      	ldr	r3, [pc, #64]	; (8005250 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800520e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005210:	f003 0302 	and.w	r3, r3, #2
 8005214:	60bb      	str	r3, [r7, #8]
 8005216:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENC_3_1_Pin|ENC_3_2_Pin;
 8005218:	23c0      	movs	r3, #192	; 0xc0
 800521a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800521c:	2302      	movs	r3, #2
 800521e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005220:	2300      	movs	r3, #0
 8005222:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005224:	2300      	movs	r3, #0
 8005226:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005228:	2302      	movs	r3, #2
 800522a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800522c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005230:	4619      	mov	r1, r3
 8005232:	4809      	ldr	r0, [pc, #36]	; (8005258 <HAL_TIM_Encoder_MspInit+0x1c0>)
 8005234:	f001 f93a 	bl	80064ac <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8005238:	2200      	movs	r2, #0
 800523a:	2105      	movs	r1, #5
 800523c:	201e      	movs	r0, #30
 800523e:	f000 faa6 	bl	800578e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005242:	201e      	movs	r0, #30
 8005244:	f000 fabf 	bl	80057c6 <HAL_NVIC_EnableIRQ>
}
 8005248:	bf00      	nop
 800524a:	3738      	adds	r7, #56	; 0x38
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}
 8005250:	40023800 	.word	0x40023800
 8005254:	40020000 	.word	0x40020000
 8005258:	40020400 	.word	0x40020400
 800525c:	40000400 	.word	0x40000400
 8005260:	40000800 	.word	0x40000800

08005264 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b088      	sub	sp, #32
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800526c:	f107 030c 	add.w	r3, r7, #12
 8005270:	2200      	movs	r2, #0
 8005272:	601a      	str	r2, [r3, #0]
 8005274:	605a      	str	r2, [r3, #4]
 8005276:	609a      	str	r2, [r3, #8]
 8005278:	60da      	str	r2, [r3, #12]
 800527a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a12      	ldr	r2, [pc, #72]	; (80052cc <HAL_TIM_MspPostInit+0x68>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d11d      	bne.n	80052c2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005286:	2300      	movs	r3, #0
 8005288:	60bb      	str	r3, [r7, #8]
 800528a:	4b11      	ldr	r3, [pc, #68]	; (80052d0 <HAL_TIM_MspPostInit+0x6c>)
 800528c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800528e:	4a10      	ldr	r2, [pc, #64]	; (80052d0 <HAL_TIM_MspPostInit+0x6c>)
 8005290:	f043 0301 	orr.w	r3, r3, #1
 8005294:	6313      	str	r3, [r2, #48]	; 0x30
 8005296:	4b0e      	ldr	r3, [pc, #56]	; (80052d0 <HAL_TIM_MspPostInit+0x6c>)
 8005298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800529a:	f003 0301 	and.w	r3, r3, #1
 800529e:	60bb      	str	r3, [r7, #8]
 80052a0:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration
    PA1     ------> TIM5_CH2
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80052a2:	230e      	movs	r3, #14
 80052a4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052a6:	2302      	movs	r3, #2
 80052a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052aa:	2300      	movs	r3, #0
 80052ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052ae:	2300      	movs	r3, #0
 80052b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80052b2:	2302      	movs	r3, #2
 80052b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052b6:	f107 030c 	add.w	r3, r7, #12
 80052ba:	4619      	mov	r1, r3
 80052bc:	4805      	ldr	r0, [pc, #20]	; (80052d4 <HAL_TIM_MspPostInit+0x70>)
 80052be:	f001 f8f5 	bl	80064ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80052c2:	bf00      	nop
 80052c4:	3720      	adds	r7, #32
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}
 80052ca:	bf00      	nop
 80052cc:	40000c00 	.word	0x40000c00
 80052d0:	40023800 	.word	0x40023800
 80052d4:	40020000 	.word	0x40020000

080052d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80052d8:	b480      	push	{r7}
 80052da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80052dc:	e7fe      	b.n	80052dc <NMI_Handler+0x4>

080052de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80052de:	b480      	push	{r7}
 80052e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80052e2:	e7fe      	b.n	80052e2 <HardFault_Handler+0x4>

080052e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80052e4:	b480      	push	{r7}
 80052e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80052e8:	e7fe      	b.n	80052e8 <MemManage_Handler+0x4>

080052ea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80052ea:	b480      	push	{r7}
 80052ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80052ee:	e7fe      	b.n	80052ee <BusFault_Handler+0x4>

080052f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80052f0:	b480      	push	{r7}
 80052f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80052f4:	e7fe      	b.n	80052f4 <UsageFault_Handler+0x4>

080052f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80052f6:	b480      	push	{r7}
 80052f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80052fa:	bf00      	nop
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr

08005304 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005304:	b480      	push	{r7}
 8005306:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005308:	bf00      	nop
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr

08005312 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005312:	b480      	push	{r7}
 8005314:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005316:	bf00      	nop
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005324:	f000 f8fe 	bl	8005524 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005328:	bf00      	nop
 800532a:	bd80      	pop	{r7, pc}

0800532c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch3_up);
 8005330:	4802      	ldr	r0, [pc, #8]	; (800533c <DMA1_Stream0_IRQHandler+0x10>)
 8005332:	f000 fb6d 	bl	8005a10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8005336:	bf00      	nop
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	20002f04 	.word	0x20002f04

08005340 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005344:	4803      	ldr	r0, [pc, #12]	; (8005354 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8005346:	f003 ffcb 	bl	80092e0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 800534a:	4803      	ldr	r0, [pc, #12]	; (8005358 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 800534c:	f003 ffc8 	bl	80092e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8005350:	bf00      	nop
 8005352:	bd80      	pop	{r7, pc}
 8005354:	20002d54 	.word	0x20002d54
 8005358:	20002ebc 	.word	0x20002ebc

0800535c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005360:	4802      	ldr	r0, [pc, #8]	; (800536c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8005362:	f003 ffbd 	bl	80092e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8005366:	bf00      	nop
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	20002d54 	.word	0x20002d54

08005370 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005374:	4802      	ldr	r0, [pc, #8]	; (8005380 <TIM2_IRQHandler+0x10>)
 8005376:	f003 ffb3 	bl	80092e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800537a:	bf00      	nop
 800537c:	bd80      	pop	{r7, pc}
 800537e:	bf00      	nop
 8005380:	20002d9c 	.word	0x20002d9c

08005384 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005388:	4802      	ldr	r0, [pc, #8]	; (8005394 <TIM3_IRQHandler+0x10>)
 800538a:	f003 ffa9 	bl	80092e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800538e:	bf00      	nop
 8005390:	bd80      	pop	{r7, pc}
 8005392:	bf00      	nop
 8005394:	20002de4 	.word	0x20002de4

08005398 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800539c:	4802      	ldr	r0, [pc, #8]	; (80053a8 <TIM4_IRQHandler+0x10>)
 800539e:	f003 ff9f 	bl	80092e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80053a2:	bf00      	nop
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	20002e2c 	.word	0x20002e2c

080053ac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_1_BUTTON_Pin);
 80053b0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80053b4:	f001 fa30 	bl	8006818 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC_2_BUTTON_Pin);
 80053b8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80053bc:	f001 fa2c 	bl	8006818 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC_3_BUTTON_Pin);
 80053c0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80053c4:	f001 fa28 	bl	8006818 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80053c8:	bf00      	nop
 80053ca:	bd80      	pop	{r7, pc}

080053cc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80053d0:	4802      	ldr	r0, [pc, #8]	; (80053dc <TIM5_IRQHandler+0x10>)
 80053d2:	f003 ff85 	bl	80092e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80053d6:	bf00      	nop
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	20002e74 	.word	0x20002e74

080053e0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80053e4:	4802      	ldr	r0, [pc, #8]	; (80053f0 <DMA2_Stream0_IRQHandler+0x10>)
 80053e6:	f000 fb13 	bl	8005a10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80053ea:	bf00      	nop
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	20002c94 	.word	0x20002c94

080053f4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80053f8:	4802      	ldr	r0, [pc, #8]	; (8005404 <DMA2_Stream3_IRQHandler+0x10>)
 80053fa:	f000 fb09 	bl	8005a10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80053fe:	bf00      	nop
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	20002cf4 	.word	0x20002cf4

08005408 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005408:	b480      	push	{r7}
 800540a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800540c:	4b06      	ldr	r3, [pc, #24]	; (8005428 <SystemInit+0x20>)
 800540e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005412:	4a05      	ldr	r2, [pc, #20]	; (8005428 <SystemInit+0x20>)
 8005414:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005418:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800541c:	bf00      	nop
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr
 8005426:	bf00      	nop
 8005428:	e000ed00 	.word	0xe000ed00

0800542c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800542c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005464 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005430:	f7ff ffea 	bl	8005408 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005434:	480c      	ldr	r0, [pc, #48]	; (8005468 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005436:	490d      	ldr	r1, [pc, #52]	; (800546c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005438:	4a0d      	ldr	r2, [pc, #52]	; (8005470 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800543a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800543c:	e002      	b.n	8005444 <LoopCopyDataInit>

0800543e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800543e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005440:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005442:	3304      	adds	r3, #4

08005444 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005444:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005446:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005448:	d3f9      	bcc.n	800543e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800544a:	4a0a      	ldr	r2, [pc, #40]	; (8005474 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800544c:	4c0a      	ldr	r4, [pc, #40]	; (8005478 <LoopFillZerobss+0x22>)
  movs r3, #0
 800544e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005450:	e001      	b.n	8005456 <LoopFillZerobss>

08005452 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005452:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005454:	3204      	adds	r2, #4

08005456 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005456:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005458:	d3fb      	bcc.n	8005452 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800545a:	f006 fbc3 	bl	800bbe4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800545e:	f7fe fe17 	bl	8004090 <main>
  bx  lr    
 8005462:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005464:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8005468:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800546c:	200002b0 	.word	0x200002b0
  ldr r2, =_sidata
 8005470:	0800c004 	.word	0x0800c004
  ldr r2, =_sbss
 8005474:	200002b0 	.word	0x200002b0
  ldr r4, =_ebss
 8005478:	200034ec 	.word	0x200034ec

0800547c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800547c:	e7fe      	b.n	800547c <ADC_IRQHandler>
	...

08005480 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005484:	4b0e      	ldr	r3, [pc, #56]	; (80054c0 <HAL_Init+0x40>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a0d      	ldr	r2, [pc, #52]	; (80054c0 <HAL_Init+0x40>)
 800548a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800548e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005490:	4b0b      	ldr	r3, [pc, #44]	; (80054c0 <HAL_Init+0x40>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a0a      	ldr	r2, [pc, #40]	; (80054c0 <HAL_Init+0x40>)
 8005496:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800549a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800549c:	4b08      	ldr	r3, [pc, #32]	; (80054c0 <HAL_Init+0x40>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a07      	ldr	r2, [pc, #28]	; (80054c0 <HAL_Init+0x40>)
 80054a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80054a8:	2003      	movs	r0, #3
 80054aa:	f000 f965 	bl	8005778 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80054ae:	200f      	movs	r0, #15
 80054b0:	f000 f808 	bl	80054c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80054b4:	f7ff fbd4 	bl	8004c60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	40023c00 	.word	0x40023c00

080054c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b082      	sub	sp, #8
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80054cc:	4b12      	ldr	r3, [pc, #72]	; (8005518 <HAL_InitTick+0x54>)
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	4b12      	ldr	r3, [pc, #72]	; (800551c <HAL_InitTick+0x58>)
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	4619      	mov	r1, r3
 80054d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80054da:	fbb3 f3f1 	udiv	r3, r3, r1
 80054de:	fbb2 f3f3 	udiv	r3, r2, r3
 80054e2:	4618      	mov	r0, r3
 80054e4:	f000 f981 	bl	80057ea <HAL_SYSTICK_Config>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d001      	beq.n	80054f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e00e      	b.n	8005510 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2b0f      	cmp	r3, #15
 80054f6:	d80a      	bhi.n	800550e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80054f8:	2200      	movs	r2, #0
 80054fa:	6879      	ldr	r1, [r7, #4]
 80054fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005500:	f000 f945 	bl	800578e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005504:	4a06      	ldr	r2, [pc, #24]	; (8005520 <HAL_InitTick+0x5c>)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800550a:	2300      	movs	r3, #0
 800550c:	e000      	b.n	8005510 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800550e:	2301      	movs	r3, #1
}
 8005510:	4618      	mov	r0, r3
 8005512:	3708      	adds	r7, #8
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}
 8005518:	20000284 	.word	0x20000284
 800551c:	2000028c 	.word	0x2000028c
 8005520:	20000288 	.word	0x20000288

08005524 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005524:	b480      	push	{r7}
 8005526:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005528:	4b06      	ldr	r3, [pc, #24]	; (8005544 <HAL_IncTick+0x20>)
 800552a:	781b      	ldrb	r3, [r3, #0]
 800552c:	461a      	mov	r2, r3
 800552e:	4b06      	ldr	r3, [pc, #24]	; (8005548 <HAL_IncTick+0x24>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4413      	add	r3, r2
 8005534:	4a04      	ldr	r2, [pc, #16]	; (8005548 <HAL_IncTick+0x24>)
 8005536:	6013      	str	r3, [r2, #0]
}
 8005538:	bf00      	nop
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	2000028c 	.word	0x2000028c
 8005548:	200030d8 	.word	0x200030d8

0800554c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800554c:	b480      	push	{r7}
 800554e:	af00      	add	r7, sp, #0
  return uwTick;
 8005550:	4b03      	ldr	r3, [pc, #12]	; (8005560 <HAL_GetTick+0x14>)
 8005552:	681b      	ldr	r3, [r3, #0]
}
 8005554:	4618      	mov	r0, r3
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	200030d8 	.word	0x200030d8

08005564 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b084      	sub	sp, #16
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800556c:	f7ff ffee 	bl	800554c <HAL_GetTick>
 8005570:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800557c:	d005      	beq.n	800558a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800557e:	4b0a      	ldr	r3, [pc, #40]	; (80055a8 <HAL_Delay+0x44>)
 8005580:	781b      	ldrb	r3, [r3, #0]
 8005582:	461a      	mov	r2, r3
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	4413      	add	r3, r2
 8005588:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800558a:	bf00      	nop
 800558c:	f7ff ffde 	bl	800554c <HAL_GetTick>
 8005590:	4602      	mov	r2, r0
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	429a      	cmp	r2, r3
 800559a:	d8f7      	bhi.n	800558c <HAL_Delay+0x28>
  {
  }
}
 800559c:	bf00      	nop
 800559e:	bf00      	nop
 80055a0:	3710      	adds	r7, #16
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
 80055a6:	bf00      	nop
 80055a8:	2000028c 	.word	0x2000028c

080055ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b085      	sub	sp, #20
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f003 0307 	and.w	r3, r3, #7
 80055ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80055bc:	4b0c      	ldr	r3, [pc, #48]	; (80055f0 <__NVIC_SetPriorityGrouping+0x44>)
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80055c2:	68ba      	ldr	r2, [r7, #8]
 80055c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80055c8:	4013      	ands	r3, r2
 80055ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80055d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80055d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80055dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80055de:	4a04      	ldr	r2, [pc, #16]	; (80055f0 <__NVIC_SetPriorityGrouping+0x44>)
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	60d3      	str	r3, [r2, #12]
}
 80055e4:	bf00      	nop
 80055e6:	3714      	adds	r7, #20
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr
 80055f0:	e000ed00 	.word	0xe000ed00

080055f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80055f4:	b480      	push	{r7}
 80055f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80055f8:	4b04      	ldr	r3, [pc, #16]	; (800560c <__NVIC_GetPriorityGrouping+0x18>)
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	0a1b      	lsrs	r3, r3, #8
 80055fe:	f003 0307 	and.w	r3, r3, #7
}
 8005602:	4618      	mov	r0, r3
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr
 800560c:	e000ed00 	.word	0xe000ed00

08005610 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	4603      	mov	r3, r0
 8005618:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800561a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800561e:	2b00      	cmp	r3, #0
 8005620:	db0b      	blt.n	800563a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005622:	79fb      	ldrb	r3, [r7, #7]
 8005624:	f003 021f 	and.w	r2, r3, #31
 8005628:	4907      	ldr	r1, [pc, #28]	; (8005648 <__NVIC_EnableIRQ+0x38>)
 800562a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800562e:	095b      	lsrs	r3, r3, #5
 8005630:	2001      	movs	r0, #1
 8005632:	fa00 f202 	lsl.w	r2, r0, r2
 8005636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800563a:	bf00      	nop
 800563c:	370c      	adds	r7, #12
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr
 8005646:	bf00      	nop
 8005648:	e000e100 	.word	0xe000e100

0800564c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800564c:	b480      	push	{r7}
 800564e:	b083      	sub	sp, #12
 8005650:	af00      	add	r7, sp, #0
 8005652:	4603      	mov	r3, r0
 8005654:	6039      	str	r1, [r7, #0]
 8005656:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005658:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800565c:	2b00      	cmp	r3, #0
 800565e:	db0a      	blt.n	8005676 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	b2da      	uxtb	r2, r3
 8005664:	490c      	ldr	r1, [pc, #48]	; (8005698 <__NVIC_SetPriority+0x4c>)
 8005666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800566a:	0112      	lsls	r2, r2, #4
 800566c:	b2d2      	uxtb	r2, r2
 800566e:	440b      	add	r3, r1
 8005670:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005674:	e00a      	b.n	800568c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	b2da      	uxtb	r2, r3
 800567a:	4908      	ldr	r1, [pc, #32]	; (800569c <__NVIC_SetPriority+0x50>)
 800567c:	79fb      	ldrb	r3, [r7, #7]
 800567e:	f003 030f 	and.w	r3, r3, #15
 8005682:	3b04      	subs	r3, #4
 8005684:	0112      	lsls	r2, r2, #4
 8005686:	b2d2      	uxtb	r2, r2
 8005688:	440b      	add	r3, r1
 800568a:	761a      	strb	r2, [r3, #24]
}
 800568c:	bf00      	nop
 800568e:	370c      	adds	r7, #12
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr
 8005698:	e000e100 	.word	0xe000e100
 800569c:	e000ed00 	.word	0xe000ed00

080056a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b089      	sub	sp, #36	; 0x24
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	f003 0307 	and.w	r3, r3, #7
 80056b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	f1c3 0307 	rsb	r3, r3, #7
 80056ba:	2b04      	cmp	r3, #4
 80056bc:	bf28      	it	cs
 80056be:	2304      	movcs	r3, #4
 80056c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	3304      	adds	r3, #4
 80056c6:	2b06      	cmp	r3, #6
 80056c8:	d902      	bls.n	80056d0 <NVIC_EncodePriority+0x30>
 80056ca:	69fb      	ldr	r3, [r7, #28]
 80056cc:	3b03      	subs	r3, #3
 80056ce:	e000      	b.n	80056d2 <NVIC_EncodePriority+0x32>
 80056d0:	2300      	movs	r3, #0
 80056d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80056d8:	69bb      	ldr	r3, [r7, #24]
 80056da:	fa02 f303 	lsl.w	r3, r2, r3
 80056de:	43da      	mvns	r2, r3
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	401a      	ands	r2, r3
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80056e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	fa01 f303 	lsl.w	r3, r1, r3
 80056f2:	43d9      	mvns	r1, r3
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056f8:	4313      	orrs	r3, r2
         );
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3724      	adds	r7, #36	; 0x24
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr
	...

08005708 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8005708:	b480      	push	{r7}
 800570a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800570c:	f3bf 8f4f 	dsb	sy
}
 8005710:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005712:	4b06      	ldr	r3, [pc, #24]	; (800572c <__NVIC_SystemReset+0x24>)
 8005714:	68db      	ldr	r3, [r3, #12]
 8005716:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800571a:	4904      	ldr	r1, [pc, #16]	; (800572c <__NVIC_SystemReset+0x24>)
 800571c:	4b04      	ldr	r3, [pc, #16]	; (8005730 <__NVIC_SystemReset+0x28>)
 800571e:	4313      	orrs	r3, r2
 8005720:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8005722:	f3bf 8f4f 	dsb	sy
}
 8005726:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8005728:	bf00      	nop
 800572a:	e7fd      	b.n	8005728 <__NVIC_SystemReset+0x20>
 800572c:	e000ed00 	.word	0xe000ed00
 8005730:	05fa0004 	.word	0x05fa0004

08005734 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b082      	sub	sp, #8
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	3b01      	subs	r3, #1
 8005740:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005744:	d301      	bcc.n	800574a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005746:	2301      	movs	r3, #1
 8005748:	e00f      	b.n	800576a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800574a:	4a0a      	ldr	r2, [pc, #40]	; (8005774 <SysTick_Config+0x40>)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	3b01      	subs	r3, #1
 8005750:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005752:	210f      	movs	r1, #15
 8005754:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005758:	f7ff ff78 	bl	800564c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800575c:	4b05      	ldr	r3, [pc, #20]	; (8005774 <SysTick_Config+0x40>)
 800575e:	2200      	movs	r2, #0
 8005760:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005762:	4b04      	ldr	r3, [pc, #16]	; (8005774 <SysTick_Config+0x40>)
 8005764:	2207      	movs	r2, #7
 8005766:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3708      	adds	r7, #8
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}
 8005772:	bf00      	nop
 8005774:	e000e010 	.word	0xe000e010

08005778 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b082      	sub	sp, #8
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f7ff ff13 	bl	80055ac <__NVIC_SetPriorityGrouping>
}
 8005786:	bf00      	nop
 8005788:	3708      	adds	r7, #8
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}

0800578e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800578e:	b580      	push	{r7, lr}
 8005790:	b086      	sub	sp, #24
 8005792:	af00      	add	r7, sp, #0
 8005794:	4603      	mov	r3, r0
 8005796:	60b9      	str	r1, [r7, #8]
 8005798:	607a      	str	r2, [r7, #4]
 800579a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800579c:	2300      	movs	r3, #0
 800579e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80057a0:	f7ff ff28 	bl	80055f4 <__NVIC_GetPriorityGrouping>
 80057a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057a6:	687a      	ldr	r2, [r7, #4]
 80057a8:	68b9      	ldr	r1, [r7, #8]
 80057aa:	6978      	ldr	r0, [r7, #20]
 80057ac:	f7ff ff78 	bl	80056a0 <NVIC_EncodePriority>
 80057b0:	4602      	mov	r2, r0
 80057b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057b6:	4611      	mov	r1, r2
 80057b8:	4618      	mov	r0, r3
 80057ba:	f7ff ff47 	bl	800564c <__NVIC_SetPriority>
}
 80057be:	bf00      	nop
 80057c0:	3718      	adds	r7, #24
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}

080057c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057c6:	b580      	push	{r7, lr}
 80057c8:	b082      	sub	sp, #8
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	4603      	mov	r3, r0
 80057ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057d4:	4618      	mov	r0, r3
 80057d6:	f7ff ff1b 	bl	8005610 <__NVIC_EnableIRQ>
}
 80057da:	bf00      	nop
 80057dc:	3708      	adds	r7, #8
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}

080057e2 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80057e2:	b580      	push	{r7, lr}
 80057e4:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80057e6:	f7ff ff8f 	bl	8005708 <__NVIC_SystemReset>

080057ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80057ea:	b580      	push	{r7, lr}
 80057ec:	b082      	sub	sp, #8
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f7ff ff9e 	bl	8005734 <SysTick_Config>
 80057f8:	4603      	mov	r3, r0
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3708      	adds	r7, #8
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
	...

08005804 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b086      	sub	sp, #24
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800580c:	2300      	movs	r3, #0
 800580e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005810:	f7ff fe9c 	bl	800554c <HAL_GetTick>
 8005814:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d101      	bne.n	8005820 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	e099      	b.n	8005954 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2202      	movs	r2, #2
 8005824:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f022 0201 	bic.w	r2, r2, #1
 800583e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005840:	e00f      	b.n	8005862 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005842:	f7ff fe83 	bl	800554c <HAL_GetTick>
 8005846:	4602      	mov	r2, r0
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	1ad3      	subs	r3, r2, r3
 800584c:	2b05      	cmp	r3, #5
 800584e:	d908      	bls.n	8005862 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2220      	movs	r2, #32
 8005854:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2203      	movs	r2, #3
 800585a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800585e:	2303      	movs	r3, #3
 8005860:	e078      	b.n	8005954 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 0301 	and.w	r3, r3, #1
 800586c:	2b00      	cmp	r3, #0
 800586e:	d1e8      	bne.n	8005842 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005878:	697a      	ldr	r2, [r7, #20]
 800587a:	4b38      	ldr	r3, [pc, #224]	; (800595c <HAL_DMA_Init+0x158>)
 800587c:	4013      	ands	r3, r2
 800587e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	685a      	ldr	r2, [r3, #4]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800588e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	691b      	ldr	r3, [r3, #16]
 8005894:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800589a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	699b      	ldr	r3, [r3, #24]
 80058a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6a1b      	ldr	r3, [r3, #32]
 80058ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80058ae:	697a      	ldr	r2, [r7, #20]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b8:	2b04      	cmp	r3, #4
 80058ba:	d107      	bne.n	80058cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058c4:	4313      	orrs	r3, r2
 80058c6:	697a      	ldr	r2, [r7, #20]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	697a      	ldr	r2, [r7, #20]
 80058d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	695b      	ldr	r3, [r3, #20]
 80058da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	f023 0307 	bic.w	r3, r3, #7
 80058e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e8:	697a      	ldr	r2, [r7, #20]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f2:	2b04      	cmp	r3, #4
 80058f4:	d117      	bne.n	8005926 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005904:	2b00      	cmp	r3, #0
 8005906:	d00e      	beq.n	8005926 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f000 fa6f 	bl	8005dec <DMA_CheckFifoParam>
 800590e:	4603      	mov	r3, r0
 8005910:	2b00      	cmp	r3, #0
 8005912:	d008      	beq.n	8005926 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2240      	movs	r2, #64	; 0x40
 8005918:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2201      	movs	r2, #1
 800591e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005922:	2301      	movs	r3, #1
 8005924:	e016      	b.n	8005954 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	697a      	ldr	r2, [r7, #20]
 800592c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f000 fa26 	bl	8005d80 <DMA_CalcBaseAndBitshift>
 8005934:	4603      	mov	r3, r0
 8005936:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800593c:	223f      	movs	r2, #63	; 0x3f
 800593e:	409a      	lsls	r2, r3
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2200      	movs	r2, #0
 8005948:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2201      	movs	r2, #1
 800594e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005952:	2300      	movs	r3, #0
}
 8005954:	4618      	mov	r0, r3
 8005956:	3718      	adds	r7, #24
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}
 800595c:	f010803f 	.word	0xf010803f

08005960 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b086      	sub	sp, #24
 8005964:	af00      	add	r7, sp, #0
 8005966:	60f8      	str	r0, [r7, #12]
 8005968:	60b9      	str	r1, [r7, #8]
 800596a:	607a      	str	r2, [r7, #4]
 800596c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800596e:	2300      	movs	r3, #0
 8005970:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005976:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800597e:	2b01      	cmp	r3, #1
 8005980:	d101      	bne.n	8005986 <HAL_DMA_Start_IT+0x26>
 8005982:	2302      	movs	r3, #2
 8005984:	e040      	b.n	8005a08 <HAL_DMA_Start_IT+0xa8>
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2201      	movs	r2, #1
 800598a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005994:	b2db      	uxtb	r3, r3
 8005996:	2b01      	cmp	r3, #1
 8005998:	d12f      	bne.n	80059fa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2202      	movs	r2, #2
 800599e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2200      	movs	r2, #0
 80059a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	68b9      	ldr	r1, [r7, #8]
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f000 f9b8 	bl	8005d24 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059b8:	223f      	movs	r2, #63	; 0x3f
 80059ba:	409a      	lsls	r2, r3
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f042 0216 	orr.w	r2, r2, #22
 80059ce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d007      	beq.n	80059e8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f042 0208 	orr.w	r2, r2, #8
 80059e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f042 0201 	orr.w	r2, r2, #1
 80059f6:	601a      	str	r2, [r3, #0]
 80059f8:	e005      	b.n	8005a06 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2200      	movs	r2, #0
 80059fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005a02:	2302      	movs	r3, #2
 8005a04:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005a06:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3718      	adds	r7, #24
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}

08005a10 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b086      	sub	sp, #24
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005a1c:	4b8e      	ldr	r3, [pc, #568]	; (8005c58 <HAL_DMA_IRQHandler+0x248>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a8e      	ldr	r2, [pc, #568]	; (8005c5c <HAL_DMA_IRQHandler+0x24c>)
 8005a22:	fba2 2303 	umull	r2, r3, r2, r3
 8005a26:	0a9b      	lsrs	r3, r3, #10
 8005a28:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a2e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a3a:	2208      	movs	r2, #8
 8005a3c:	409a      	lsls	r2, r3
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	4013      	ands	r3, r2
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d01a      	beq.n	8005a7c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0304 	and.w	r3, r3, #4
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d013      	beq.n	8005a7c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f022 0204 	bic.w	r2, r2, #4
 8005a62:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a68:	2208      	movs	r2, #8
 8005a6a:	409a      	lsls	r2, r3
 8005a6c:	693b      	ldr	r3, [r7, #16]
 8005a6e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a74:	f043 0201 	orr.w	r2, r3, #1
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a80:	2201      	movs	r2, #1
 8005a82:	409a      	lsls	r2, r3
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	4013      	ands	r3, r2
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d012      	beq.n	8005ab2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	695b      	ldr	r3, [r3, #20]
 8005a92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d00b      	beq.n	8005ab2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	409a      	lsls	r2, r3
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aaa:	f043 0202 	orr.w	r2, r3, #2
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ab6:	2204      	movs	r2, #4
 8005ab8:	409a      	lsls	r2, r3
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	4013      	ands	r3, r2
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d012      	beq.n	8005ae8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 0302 	and.w	r3, r3, #2
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00b      	beq.n	8005ae8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ad4:	2204      	movs	r2, #4
 8005ad6:	409a      	lsls	r2, r3
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ae0:	f043 0204 	orr.w	r2, r3, #4
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005aec:	2210      	movs	r2, #16
 8005aee:	409a      	lsls	r2, r3
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	4013      	ands	r3, r2
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d043      	beq.n	8005b80 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 0308 	and.w	r3, r3, #8
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d03c      	beq.n	8005b80 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b0a:	2210      	movs	r2, #16
 8005b0c:	409a      	lsls	r2, r3
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d018      	beq.n	8005b52 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d108      	bne.n	8005b40 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d024      	beq.n	8005b80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	4798      	blx	r3
 8005b3e:	e01f      	b.n	8005b80 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d01b      	beq.n	8005b80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b4c:	6878      	ldr	r0, [r7, #4]
 8005b4e:	4798      	blx	r3
 8005b50:	e016      	b.n	8005b80 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d107      	bne.n	8005b70 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f022 0208 	bic.w	r2, r2, #8
 8005b6e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d003      	beq.n	8005b80 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b7c:	6878      	ldr	r0, [r7, #4]
 8005b7e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b84:	2220      	movs	r2, #32
 8005b86:	409a      	lsls	r2, r3
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	4013      	ands	r3, r2
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	f000 808f 	beq.w	8005cb0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 0310 	and.w	r3, r3, #16
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	f000 8087 	beq.w	8005cb0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ba6:	2220      	movs	r2, #32
 8005ba8:	409a      	lsls	r2, r3
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	2b05      	cmp	r3, #5
 8005bb8:	d136      	bne.n	8005c28 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f022 0216 	bic.w	r2, r2, #22
 8005bc8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	695a      	ldr	r2, [r3, #20]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bd8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d103      	bne.n	8005bea <HAL_DMA_IRQHandler+0x1da>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d007      	beq.n	8005bfa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681a      	ldr	r2, [r3, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f022 0208 	bic.w	r2, r2, #8
 8005bf8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bfe:	223f      	movs	r2, #63	; 0x3f
 8005c00:	409a      	lsls	r2, r3
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2201      	movs	r2, #1
 8005c0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d07e      	beq.n	8005d1c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	4798      	blx	r3
        }
        return;
 8005c26:	e079      	b.n	8005d1c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d01d      	beq.n	8005c72 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d10d      	bne.n	8005c60 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d031      	beq.n	8005cb0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	4798      	blx	r3
 8005c54:	e02c      	b.n	8005cb0 <HAL_DMA_IRQHandler+0x2a0>
 8005c56:	bf00      	nop
 8005c58:	20000284 	.word	0x20000284
 8005c5c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d023      	beq.n	8005cb0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	4798      	blx	r3
 8005c70:	e01e      	b.n	8005cb0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d10f      	bne.n	8005ca0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f022 0210 	bic.w	r2, r2, #16
 8005c8e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d003      	beq.n	8005cb0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cac:	6878      	ldr	r0, [r7, #4]
 8005cae:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d032      	beq.n	8005d1e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cbc:	f003 0301 	and.w	r3, r3, #1
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d022      	beq.n	8005d0a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2205      	movs	r2, #5
 8005cc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f022 0201 	bic.w	r2, r2, #1
 8005cda:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	3301      	adds	r3, #1
 8005ce0:	60bb      	str	r3, [r7, #8]
 8005ce2:	697a      	ldr	r2, [r7, #20]
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d307      	bcc.n	8005cf8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 0301 	and.w	r3, r3, #1
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d1f2      	bne.n	8005cdc <HAL_DMA_IRQHandler+0x2cc>
 8005cf6:	e000      	b.n	8005cfa <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005cf8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d005      	beq.n	8005d1e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	4798      	blx	r3
 8005d1a:	e000      	b.n	8005d1e <HAL_DMA_IRQHandler+0x30e>
        return;
 8005d1c:	bf00      	nop
    }
  }
}
 8005d1e:	3718      	adds	r7, #24
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}

08005d24 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b085      	sub	sp, #20
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	60f8      	str	r0, [r7, #12]
 8005d2c:	60b9      	str	r1, [r7, #8]
 8005d2e:	607a      	str	r2, [r7, #4]
 8005d30:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	681a      	ldr	r2, [r3, #0]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005d40:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	683a      	ldr	r2, [r7, #0]
 8005d48:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	2b40      	cmp	r3, #64	; 0x40
 8005d50:	d108      	bne.n	8005d64 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	68ba      	ldr	r2, [r7, #8]
 8005d60:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005d62:	e007      	b.n	8005d74 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	68ba      	ldr	r2, [r7, #8]
 8005d6a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	687a      	ldr	r2, [r7, #4]
 8005d72:	60da      	str	r2, [r3, #12]
}
 8005d74:	bf00      	nop
 8005d76:	3714      	adds	r7, #20
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b085      	sub	sp, #20
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	3b10      	subs	r3, #16
 8005d90:	4a14      	ldr	r2, [pc, #80]	; (8005de4 <DMA_CalcBaseAndBitshift+0x64>)
 8005d92:	fba2 2303 	umull	r2, r3, r2, r3
 8005d96:	091b      	lsrs	r3, r3, #4
 8005d98:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005d9a:	4a13      	ldr	r2, [pc, #76]	; (8005de8 <DMA_CalcBaseAndBitshift+0x68>)
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	4413      	add	r3, r2
 8005da0:	781b      	ldrb	r3, [r3, #0]
 8005da2:	461a      	mov	r2, r3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2b03      	cmp	r3, #3
 8005dac:	d909      	bls.n	8005dc2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005db6:	f023 0303 	bic.w	r3, r3, #3
 8005dba:	1d1a      	adds	r2, r3, #4
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	659a      	str	r2, [r3, #88]	; 0x58
 8005dc0:	e007      	b.n	8005dd2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005dca:	f023 0303 	bic.w	r3, r3, #3
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3714      	adds	r7, #20
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de0:	4770      	bx	lr
 8005de2:	bf00      	nop
 8005de4:	aaaaaaab 	.word	0xaaaaaaab
 8005de8:	0800bcbc 	.word	0x0800bcbc

08005dec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b085      	sub	sp, #20
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005df4:	2300      	movs	r3, #0
 8005df6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dfc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	699b      	ldr	r3, [r3, #24]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d11f      	bne.n	8005e46 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	2b03      	cmp	r3, #3
 8005e0a:	d856      	bhi.n	8005eba <DMA_CheckFifoParam+0xce>
 8005e0c:	a201      	add	r2, pc, #4	; (adr r2, 8005e14 <DMA_CheckFifoParam+0x28>)
 8005e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e12:	bf00      	nop
 8005e14:	08005e25 	.word	0x08005e25
 8005e18:	08005e37 	.word	0x08005e37
 8005e1c:	08005e25 	.word	0x08005e25
 8005e20:	08005ebb 	.word	0x08005ebb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d046      	beq.n	8005ebe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005e30:	2301      	movs	r3, #1
 8005e32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e34:	e043      	b.n	8005ebe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e3a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005e3e:	d140      	bne.n	8005ec2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e44:	e03d      	b.n	8005ec2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	699b      	ldr	r3, [r3, #24]
 8005e4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e4e:	d121      	bne.n	8005e94 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	2b03      	cmp	r3, #3
 8005e54:	d837      	bhi.n	8005ec6 <DMA_CheckFifoParam+0xda>
 8005e56:	a201      	add	r2, pc, #4	; (adr r2, 8005e5c <DMA_CheckFifoParam+0x70>)
 8005e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e5c:	08005e6d 	.word	0x08005e6d
 8005e60:	08005e73 	.word	0x08005e73
 8005e64:	08005e6d 	.word	0x08005e6d
 8005e68:	08005e85 	.word	0x08005e85
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	73fb      	strb	r3, [r7, #15]
      break;
 8005e70:	e030      	b.n	8005ed4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e76:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d025      	beq.n	8005eca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e82:	e022      	b.n	8005eca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e88:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005e8c:	d11f      	bne.n	8005ece <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005e92:	e01c      	b.n	8005ece <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	2b02      	cmp	r3, #2
 8005e98:	d903      	bls.n	8005ea2 <DMA_CheckFifoParam+0xb6>
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	2b03      	cmp	r3, #3
 8005e9e:	d003      	beq.n	8005ea8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005ea0:	e018      	b.n	8005ed4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	73fb      	strb	r3, [r7, #15]
      break;
 8005ea6:	e015      	b.n	8005ed4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d00e      	beq.n	8005ed2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	73fb      	strb	r3, [r7, #15]
      break;
 8005eb8:	e00b      	b.n	8005ed2 <DMA_CheckFifoParam+0xe6>
      break;
 8005eba:	bf00      	nop
 8005ebc:	e00a      	b.n	8005ed4 <DMA_CheckFifoParam+0xe8>
      break;
 8005ebe:	bf00      	nop
 8005ec0:	e008      	b.n	8005ed4 <DMA_CheckFifoParam+0xe8>
      break;
 8005ec2:	bf00      	nop
 8005ec4:	e006      	b.n	8005ed4 <DMA_CheckFifoParam+0xe8>
      break;
 8005ec6:	bf00      	nop
 8005ec8:	e004      	b.n	8005ed4 <DMA_CheckFifoParam+0xe8>
      break;
 8005eca:	bf00      	nop
 8005ecc:	e002      	b.n	8005ed4 <DMA_CheckFifoParam+0xe8>
      break;   
 8005ece:	bf00      	nop
 8005ed0:	e000      	b.n	8005ed4 <DMA_CheckFifoParam+0xe8>
      break;
 8005ed2:	bf00      	nop
    }
  } 
  
  return status; 
 8005ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3714      	adds	r7, #20
 8005eda:	46bd      	mov	sp, r7
 8005edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee0:	4770      	bx	lr
 8005ee2:	bf00      	nop

08005ee4 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b086      	sub	sp, #24
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005ef2:	4b23      	ldr	r3, [pc, #140]	; (8005f80 <HAL_FLASH_Program+0x9c>)
 8005ef4:	7e1b      	ldrb	r3, [r3, #24]
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d101      	bne.n	8005efe <HAL_FLASH_Program+0x1a>
 8005efa:	2302      	movs	r3, #2
 8005efc:	e03b      	b.n	8005f76 <HAL_FLASH_Program+0x92>
 8005efe:	4b20      	ldr	r3, [pc, #128]	; (8005f80 <HAL_FLASH_Program+0x9c>)
 8005f00:	2201      	movs	r2, #1
 8005f02:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005f04:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005f08:	f000 f870 	bl	8005fec <FLASH_WaitForLastOperation>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8005f10:	7dfb      	ldrb	r3, [r7, #23]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d12b      	bne.n	8005f6e <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d105      	bne.n	8005f28 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8005f1c:	783b      	ldrb	r3, [r7, #0]
 8005f1e:	4619      	mov	r1, r3
 8005f20:	68b8      	ldr	r0, [r7, #8]
 8005f22:	f000 f91b 	bl	800615c <FLASH_Program_Byte>
 8005f26:	e016      	b.n	8005f56 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d105      	bne.n	8005f3a <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8005f2e:	883b      	ldrh	r3, [r7, #0]
 8005f30:	4619      	mov	r1, r3
 8005f32:	68b8      	ldr	r0, [r7, #8]
 8005f34:	f000 f8ee 	bl	8006114 <FLASH_Program_HalfWord>
 8005f38:	e00d      	b.n	8005f56 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2b02      	cmp	r3, #2
 8005f3e:	d105      	bne.n	8005f4c <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	4619      	mov	r1, r3
 8005f44:	68b8      	ldr	r0, [r7, #8]
 8005f46:	f000 f8c3 	bl	80060d0 <FLASH_Program_Word>
 8005f4a:	e004      	b.n	8005f56 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8005f4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f50:	68b8      	ldr	r0, [r7, #8]
 8005f52:	f000 f88b 	bl	800606c <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005f56:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005f5a:	f000 f847 	bl	8005fec <FLASH_WaitForLastOperation>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8005f62:	4b08      	ldr	r3, [pc, #32]	; (8005f84 <HAL_FLASH_Program+0xa0>)
 8005f64:	691b      	ldr	r3, [r3, #16]
 8005f66:	4a07      	ldr	r2, [pc, #28]	; (8005f84 <HAL_FLASH_Program+0xa0>)
 8005f68:	f023 0301 	bic.w	r3, r3, #1
 8005f6c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005f6e:	4b04      	ldr	r3, [pc, #16]	; (8005f80 <HAL_FLASH_Program+0x9c>)
 8005f70:	2200      	movs	r2, #0
 8005f72:	761a      	strb	r2, [r3, #24]

  return status;
 8005f74:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3718      	adds	r7, #24
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
 8005f7e:	bf00      	nop
 8005f80:	20000290 	.word	0x20000290
 8005f84:	40023c00 	.word	0x40023c00

08005f88 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	b083      	sub	sp, #12
 8005f8c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005f92:	4b0b      	ldr	r3, [pc, #44]	; (8005fc0 <HAL_FLASH_Unlock+0x38>)
 8005f94:	691b      	ldr	r3, [r3, #16]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	da0b      	bge.n	8005fb2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005f9a:	4b09      	ldr	r3, [pc, #36]	; (8005fc0 <HAL_FLASH_Unlock+0x38>)
 8005f9c:	4a09      	ldr	r2, [pc, #36]	; (8005fc4 <HAL_FLASH_Unlock+0x3c>)
 8005f9e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005fa0:	4b07      	ldr	r3, [pc, #28]	; (8005fc0 <HAL_FLASH_Unlock+0x38>)
 8005fa2:	4a09      	ldr	r2, [pc, #36]	; (8005fc8 <HAL_FLASH_Unlock+0x40>)
 8005fa4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005fa6:	4b06      	ldr	r3, [pc, #24]	; (8005fc0 <HAL_FLASH_Unlock+0x38>)
 8005fa8:	691b      	ldr	r3, [r3, #16]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	da01      	bge.n	8005fb2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005fb2:	79fb      	ldrb	r3, [r7, #7]
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	370c      	adds	r7, #12
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbe:	4770      	bx	lr
 8005fc0:	40023c00 	.word	0x40023c00
 8005fc4:	45670123 	.word	0x45670123
 8005fc8:	cdef89ab 	.word	0xcdef89ab

08005fcc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005fd0:	4b05      	ldr	r3, [pc, #20]	; (8005fe8 <HAL_FLASH_Lock+0x1c>)
 8005fd2:	691b      	ldr	r3, [r3, #16]
 8005fd4:	4a04      	ldr	r2, [pc, #16]	; (8005fe8 <HAL_FLASH_Lock+0x1c>)
 8005fd6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005fda:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8005fdc:	2300      	movs	r3, #0
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr
 8005fe8:	40023c00 	.word	0x40023c00

08005fec <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005ff8:	4b1a      	ldr	r3, [pc, #104]	; (8006064 <FLASH_WaitForLastOperation+0x78>)
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8005ffe:	f7ff faa5 	bl	800554c <HAL_GetTick>
 8006002:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8006004:	e010      	b.n	8006028 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800600c:	d00c      	beq.n	8006028 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d007      	beq.n	8006024 <FLASH_WaitForLastOperation+0x38>
 8006014:	f7ff fa9a 	bl	800554c <HAL_GetTick>
 8006018:	4602      	mov	r2, r0
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	1ad3      	subs	r3, r2, r3
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	429a      	cmp	r2, r3
 8006022:	d201      	bcs.n	8006028 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8006024:	2303      	movs	r3, #3
 8006026:	e019      	b.n	800605c <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8006028:	4b0f      	ldr	r3, [pc, #60]	; (8006068 <FLASH_WaitForLastOperation+0x7c>)
 800602a:	68db      	ldr	r3, [r3, #12]
 800602c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006030:	2b00      	cmp	r3, #0
 8006032:	d1e8      	bne.n	8006006 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8006034:	4b0c      	ldr	r3, [pc, #48]	; (8006068 <FLASH_WaitForLastOperation+0x7c>)
 8006036:	68db      	ldr	r3, [r3, #12]
 8006038:	f003 0301 	and.w	r3, r3, #1
 800603c:	2b00      	cmp	r3, #0
 800603e:	d002      	beq.n	8006046 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006040:	4b09      	ldr	r3, [pc, #36]	; (8006068 <FLASH_WaitForLastOperation+0x7c>)
 8006042:	2201      	movs	r2, #1
 8006044:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8006046:	4b08      	ldr	r3, [pc, #32]	; (8006068 <FLASH_WaitForLastOperation+0x7c>)
 8006048:	68db      	ldr	r3, [r3, #12]
 800604a:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 800604e:	2b00      	cmp	r3, #0
 8006050:	d003      	beq.n	800605a <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8006052:	f000 f8a5 	bl	80061a0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e000      	b.n	800605c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800605a:	2300      	movs	r3, #0

}
 800605c:	4618      	mov	r0, r3
 800605e:	3710      	adds	r7, #16
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}
 8006064:	20000290 	.word	0x20000290
 8006068:	40023c00 	.word	0x40023c00

0800606c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800606c:	b480      	push	{r7}
 800606e:	b085      	sub	sp, #20
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006078:	4b14      	ldr	r3, [pc, #80]	; (80060cc <FLASH_Program_DoubleWord+0x60>)
 800607a:	691b      	ldr	r3, [r3, #16]
 800607c:	4a13      	ldr	r2, [pc, #76]	; (80060cc <FLASH_Program_DoubleWord+0x60>)
 800607e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006082:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8006084:	4b11      	ldr	r3, [pc, #68]	; (80060cc <FLASH_Program_DoubleWord+0x60>)
 8006086:	691b      	ldr	r3, [r3, #16]
 8006088:	4a10      	ldr	r2, [pc, #64]	; (80060cc <FLASH_Program_DoubleWord+0x60>)
 800608a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800608e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006090:	4b0e      	ldr	r3, [pc, #56]	; (80060cc <FLASH_Program_DoubleWord+0x60>)
 8006092:	691b      	ldr	r3, [r3, #16]
 8006094:	4a0d      	ldr	r2, [pc, #52]	; (80060cc <FLASH_Program_DoubleWord+0x60>)
 8006096:	f043 0301 	orr.w	r3, r3, #1
 800609a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	683a      	ldr	r2, [r7, #0]
 80060a0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80060a2:	f3bf 8f6f 	isb	sy
}
 80060a6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80060a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060ac:	f04f 0200 	mov.w	r2, #0
 80060b0:	f04f 0300 	mov.w	r3, #0
 80060b4:	000a      	movs	r2, r1
 80060b6:	2300      	movs	r3, #0
 80060b8:	68f9      	ldr	r1, [r7, #12]
 80060ba:	3104      	adds	r1, #4
 80060bc:	4613      	mov	r3, r2
 80060be:	600b      	str	r3, [r1, #0]
}
 80060c0:	bf00      	nop
 80060c2:	3714      	adds	r7, #20
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr
 80060cc:	40023c00 	.word	0x40023c00

080060d0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b083      	sub	sp, #12
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80060da:	4b0d      	ldr	r3, [pc, #52]	; (8006110 <FLASH_Program_Word+0x40>)
 80060dc:	691b      	ldr	r3, [r3, #16]
 80060de:	4a0c      	ldr	r2, [pc, #48]	; (8006110 <FLASH_Program_Word+0x40>)
 80060e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060e4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80060e6:	4b0a      	ldr	r3, [pc, #40]	; (8006110 <FLASH_Program_Word+0x40>)
 80060e8:	691b      	ldr	r3, [r3, #16]
 80060ea:	4a09      	ldr	r2, [pc, #36]	; (8006110 <FLASH_Program_Word+0x40>)
 80060ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80060f0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80060f2:	4b07      	ldr	r3, [pc, #28]	; (8006110 <FLASH_Program_Word+0x40>)
 80060f4:	691b      	ldr	r3, [r3, #16]
 80060f6:	4a06      	ldr	r2, [pc, #24]	; (8006110 <FLASH_Program_Word+0x40>)
 80060f8:	f043 0301 	orr.w	r3, r3, #1
 80060fc:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	683a      	ldr	r2, [r7, #0]
 8006102:	601a      	str	r2, [r3, #0]
}
 8006104:	bf00      	nop
 8006106:	370c      	adds	r7, #12
 8006108:	46bd      	mov	sp, r7
 800610a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610e:	4770      	bx	lr
 8006110:	40023c00 	.word	0x40023c00

08006114 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8006114:	b480      	push	{r7}
 8006116:	b083      	sub	sp, #12
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	460b      	mov	r3, r1
 800611e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006120:	4b0d      	ldr	r3, [pc, #52]	; (8006158 <FLASH_Program_HalfWord+0x44>)
 8006122:	691b      	ldr	r3, [r3, #16]
 8006124:	4a0c      	ldr	r2, [pc, #48]	; (8006158 <FLASH_Program_HalfWord+0x44>)
 8006126:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800612a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800612c:	4b0a      	ldr	r3, [pc, #40]	; (8006158 <FLASH_Program_HalfWord+0x44>)
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	4a09      	ldr	r2, [pc, #36]	; (8006158 <FLASH_Program_HalfWord+0x44>)
 8006132:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006136:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006138:	4b07      	ldr	r3, [pc, #28]	; (8006158 <FLASH_Program_HalfWord+0x44>)
 800613a:	691b      	ldr	r3, [r3, #16]
 800613c:	4a06      	ldr	r2, [pc, #24]	; (8006158 <FLASH_Program_HalfWord+0x44>)
 800613e:	f043 0301 	orr.w	r3, r3, #1
 8006142:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	887a      	ldrh	r2, [r7, #2]
 8006148:	801a      	strh	r2, [r3, #0]
}
 800614a:	bf00      	nop
 800614c:	370c      	adds	r7, #12
 800614e:	46bd      	mov	sp, r7
 8006150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006154:	4770      	bx	lr
 8006156:	bf00      	nop
 8006158:	40023c00 	.word	0x40023c00

0800615c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800615c:	b480      	push	{r7}
 800615e:	b083      	sub	sp, #12
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
 8006164:	460b      	mov	r3, r1
 8006166:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006168:	4b0c      	ldr	r3, [pc, #48]	; (800619c <FLASH_Program_Byte+0x40>)
 800616a:	691b      	ldr	r3, [r3, #16]
 800616c:	4a0b      	ldr	r2, [pc, #44]	; (800619c <FLASH_Program_Byte+0x40>)
 800616e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006172:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8006174:	4b09      	ldr	r3, [pc, #36]	; (800619c <FLASH_Program_Byte+0x40>)
 8006176:	4a09      	ldr	r2, [pc, #36]	; (800619c <FLASH_Program_Byte+0x40>)
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800617c:	4b07      	ldr	r3, [pc, #28]	; (800619c <FLASH_Program_Byte+0x40>)
 800617e:	691b      	ldr	r3, [r3, #16]
 8006180:	4a06      	ldr	r2, [pc, #24]	; (800619c <FLASH_Program_Byte+0x40>)
 8006182:	f043 0301 	orr.w	r3, r3, #1
 8006186:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	78fa      	ldrb	r2, [r7, #3]
 800618c:	701a      	strb	r2, [r3, #0]
}
 800618e:	bf00      	nop
 8006190:	370c      	adds	r7, #12
 8006192:	46bd      	mov	sp, r7
 8006194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006198:	4770      	bx	lr
 800619a:	bf00      	nop
 800619c:	40023c00 	.word	0x40023c00

080061a0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80061a0:	b480      	push	{r7}
 80061a2:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80061a4:	4b2f      	ldr	r3, [pc, #188]	; (8006264 <FLASH_SetErrorCode+0xc4>)
 80061a6:	68db      	ldr	r3, [r3, #12]
 80061a8:	f003 0310 	and.w	r3, r3, #16
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d008      	beq.n	80061c2 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80061b0:	4b2d      	ldr	r3, [pc, #180]	; (8006268 <FLASH_SetErrorCode+0xc8>)
 80061b2:	69db      	ldr	r3, [r3, #28]
 80061b4:	f043 0310 	orr.w	r3, r3, #16
 80061b8:	4a2b      	ldr	r2, [pc, #172]	; (8006268 <FLASH_SetErrorCode+0xc8>)
 80061ba:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80061bc:	4b29      	ldr	r3, [pc, #164]	; (8006264 <FLASH_SetErrorCode+0xc4>)
 80061be:	2210      	movs	r2, #16
 80061c0:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80061c2:	4b28      	ldr	r3, [pc, #160]	; (8006264 <FLASH_SetErrorCode+0xc4>)
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	f003 0320 	and.w	r3, r3, #32
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d008      	beq.n	80061e0 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80061ce:	4b26      	ldr	r3, [pc, #152]	; (8006268 <FLASH_SetErrorCode+0xc8>)
 80061d0:	69db      	ldr	r3, [r3, #28]
 80061d2:	f043 0308 	orr.w	r3, r3, #8
 80061d6:	4a24      	ldr	r2, [pc, #144]	; (8006268 <FLASH_SetErrorCode+0xc8>)
 80061d8:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80061da:	4b22      	ldr	r3, [pc, #136]	; (8006264 <FLASH_SetErrorCode+0xc4>)
 80061dc:	2220      	movs	r2, #32
 80061de:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80061e0:	4b20      	ldr	r3, [pc, #128]	; (8006264 <FLASH_SetErrorCode+0xc4>)
 80061e2:	68db      	ldr	r3, [r3, #12]
 80061e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d008      	beq.n	80061fe <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80061ec:	4b1e      	ldr	r3, [pc, #120]	; (8006268 <FLASH_SetErrorCode+0xc8>)
 80061ee:	69db      	ldr	r3, [r3, #28]
 80061f0:	f043 0304 	orr.w	r3, r3, #4
 80061f4:	4a1c      	ldr	r2, [pc, #112]	; (8006268 <FLASH_SetErrorCode+0xc8>)
 80061f6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80061f8:	4b1a      	ldr	r3, [pc, #104]	; (8006264 <FLASH_SetErrorCode+0xc4>)
 80061fa:	2240      	movs	r2, #64	; 0x40
 80061fc:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80061fe:	4b19      	ldr	r3, [pc, #100]	; (8006264 <FLASH_SetErrorCode+0xc4>)
 8006200:	68db      	ldr	r3, [r3, #12]
 8006202:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006206:	2b00      	cmp	r3, #0
 8006208:	d008      	beq.n	800621c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800620a:	4b17      	ldr	r3, [pc, #92]	; (8006268 <FLASH_SetErrorCode+0xc8>)
 800620c:	69db      	ldr	r3, [r3, #28]
 800620e:	f043 0302 	orr.w	r3, r3, #2
 8006212:	4a15      	ldr	r2, [pc, #84]	; (8006268 <FLASH_SetErrorCode+0xc8>)
 8006214:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8006216:	4b13      	ldr	r3, [pc, #76]	; (8006264 <FLASH_SetErrorCode+0xc4>)
 8006218:	2280      	movs	r2, #128	; 0x80
 800621a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800621c:	4b11      	ldr	r3, [pc, #68]	; (8006264 <FLASH_SetErrorCode+0xc4>)
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006224:	2b00      	cmp	r3, #0
 8006226:	d009      	beq.n	800623c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8006228:	4b0f      	ldr	r3, [pc, #60]	; (8006268 <FLASH_SetErrorCode+0xc8>)
 800622a:	69db      	ldr	r3, [r3, #28]
 800622c:	f043 0301 	orr.w	r3, r3, #1
 8006230:	4a0d      	ldr	r2, [pc, #52]	; (8006268 <FLASH_SetErrorCode+0xc8>)
 8006232:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8006234:	4b0b      	ldr	r3, [pc, #44]	; (8006264 <FLASH_SetErrorCode+0xc4>)
 8006236:	f44f 7280 	mov.w	r2, #256	; 0x100
 800623a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800623c:	4b09      	ldr	r3, [pc, #36]	; (8006264 <FLASH_SetErrorCode+0xc4>)
 800623e:	68db      	ldr	r3, [r3, #12]
 8006240:	f003 0302 	and.w	r3, r3, #2
 8006244:	2b00      	cmp	r3, #0
 8006246:	d008      	beq.n	800625a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8006248:	4b07      	ldr	r3, [pc, #28]	; (8006268 <FLASH_SetErrorCode+0xc8>)
 800624a:	69db      	ldr	r3, [r3, #28]
 800624c:	f043 0320 	orr.w	r3, r3, #32
 8006250:	4a05      	ldr	r2, [pc, #20]	; (8006268 <FLASH_SetErrorCode+0xc8>)
 8006252:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8006254:	4b03      	ldr	r3, [pc, #12]	; (8006264 <FLASH_SetErrorCode+0xc4>)
 8006256:	2202      	movs	r2, #2
 8006258:	60da      	str	r2, [r3, #12]
  }
}
 800625a:	bf00      	nop
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr
 8006264:	40023c00 	.word	0x40023c00
 8006268:	20000290 	.word	0x20000290

0800626c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b084      	sub	sp, #16
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8006276:	2300      	movs	r3, #0
 8006278:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800627a:	4b31      	ldr	r3, [pc, #196]	; (8006340 <HAL_FLASHEx_Erase+0xd4>)
 800627c:	7e1b      	ldrb	r3, [r3, #24]
 800627e:	2b01      	cmp	r3, #1
 8006280:	d101      	bne.n	8006286 <HAL_FLASHEx_Erase+0x1a>
 8006282:	2302      	movs	r3, #2
 8006284:	e058      	b.n	8006338 <HAL_FLASHEx_Erase+0xcc>
 8006286:	4b2e      	ldr	r3, [pc, #184]	; (8006340 <HAL_FLASHEx_Erase+0xd4>)
 8006288:	2201      	movs	r2, #1
 800628a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800628c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006290:	f7ff feac 	bl	8005fec <FLASH_WaitForLastOperation>
 8006294:	4603      	mov	r3, r0
 8006296:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006298:	7bfb      	ldrb	r3, [r7, #15]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d148      	bne.n	8006330 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80062a4:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d115      	bne.n	80062da <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	691b      	ldr	r3, [r3, #16]
 80062b2:	b2da      	uxtb	r2, r3
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	4619      	mov	r1, r3
 80062ba:	4610      	mov	r0, r2
 80062bc:	f000 f844 	bl	8006348 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80062c0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80062c4:	f7ff fe92 	bl	8005fec <FLASH_WaitForLastOperation>
 80062c8:	4603      	mov	r3, r0
 80062ca:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80062cc:	4b1d      	ldr	r3, [pc, #116]	; (8006344 <HAL_FLASHEx_Erase+0xd8>)
 80062ce:	691b      	ldr	r3, [r3, #16]
 80062d0:	4a1c      	ldr	r2, [pc, #112]	; (8006344 <HAL_FLASHEx_Erase+0xd8>)
 80062d2:	f023 0304 	bic.w	r3, r3, #4
 80062d6:	6113      	str	r3, [r2, #16]
 80062d8:	e028      	b.n	800632c <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	60bb      	str	r3, [r7, #8]
 80062e0:	e01c      	b.n	800631c <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	691b      	ldr	r3, [r3, #16]
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	4619      	mov	r1, r3
 80062ea:	68b8      	ldr	r0, [r7, #8]
 80062ec:	f000 f850 	bl	8006390 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80062f0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80062f4:	f7ff fe7a 	bl	8005fec <FLASH_WaitForLastOperation>
 80062f8:	4603      	mov	r3, r0
 80062fa:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80062fc:	4b11      	ldr	r3, [pc, #68]	; (8006344 <HAL_FLASHEx_Erase+0xd8>)
 80062fe:	691b      	ldr	r3, [r3, #16]
 8006300:	4a10      	ldr	r2, [pc, #64]	; (8006344 <HAL_FLASHEx_Erase+0xd8>)
 8006302:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8006306:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8006308:	7bfb      	ldrb	r3, [r7, #15]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d003      	beq.n	8006316 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	68ba      	ldr	r2, [r7, #8]
 8006312:	601a      	str	r2, [r3, #0]
          break;
 8006314:	e00a      	b.n	800632c <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	3301      	adds	r3, #1
 800631a:	60bb      	str	r3, [r7, #8]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	68da      	ldr	r2, [r3, #12]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	4413      	add	r3, r2
 8006326:	68ba      	ldr	r2, [r7, #8]
 8006328:	429a      	cmp	r2, r3
 800632a:	d3da      	bcc.n	80062e2 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800632c:	f000 f878 	bl	8006420 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006330:	4b03      	ldr	r3, [pc, #12]	; (8006340 <HAL_FLASHEx_Erase+0xd4>)
 8006332:	2200      	movs	r2, #0
 8006334:	761a      	strb	r2, [r3, #24]

  return status;
 8006336:	7bfb      	ldrb	r3, [r7, #15]
}
 8006338:	4618      	mov	r0, r3
 800633a:	3710      	adds	r7, #16
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}
 8006340:	20000290 	.word	0x20000290
 8006344:	40023c00 	.word	0x40023c00

08006348 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8006348:	b480      	push	{r7}
 800634a:	b083      	sub	sp, #12
 800634c:	af00      	add	r7, sp, #0
 800634e:	4603      	mov	r3, r0
 8006350:	6039      	str	r1, [r7, #0]
 8006352:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006354:	4b0d      	ldr	r3, [pc, #52]	; (800638c <FLASH_MassErase+0x44>)
 8006356:	691b      	ldr	r3, [r3, #16]
 8006358:	4a0c      	ldr	r2, [pc, #48]	; (800638c <FLASH_MassErase+0x44>)
 800635a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800635e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8006360:	4b0a      	ldr	r3, [pc, #40]	; (800638c <FLASH_MassErase+0x44>)
 8006362:	691b      	ldr	r3, [r3, #16]
 8006364:	4a09      	ldr	r2, [pc, #36]	; (800638c <FLASH_MassErase+0x44>)
 8006366:	f043 0304 	orr.w	r3, r3, #4
 800636a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 800636c:	4b07      	ldr	r3, [pc, #28]	; (800638c <FLASH_MassErase+0x44>)
 800636e:	691a      	ldr	r2, [r3, #16]
 8006370:	79fb      	ldrb	r3, [r7, #7]
 8006372:	021b      	lsls	r3, r3, #8
 8006374:	4313      	orrs	r3, r2
 8006376:	4a05      	ldr	r2, [pc, #20]	; (800638c <FLASH_MassErase+0x44>)
 8006378:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800637c:	6113      	str	r3, [r2, #16]
}
 800637e:	bf00      	nop
 8006380:	370c      	adds	r7, #12
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr
 800638a:	bf00      	nop
 800638c:	40023c00 	.word	0x40023c00

08006390 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8006390:	b480      	push	{r7}
 8006392:	b085      	sub	sp, #20
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	460b      	mov	r3, r1
 800639a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800639c:	2300      	movs	r3, #0
 800639e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80063a0:	78fb      	ldrb	r3, [r7, #3]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d102      	bne.n	80063ac <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80063a6:	2300      	movs	r3, #0
 80063a8:	60fb      	str	r3, [r7, #12]
 80063aa:	e010      	b.n	80063ce <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80063ac:	78fb      	ldrb	r3, [r7, #3]
 80063ae:	2b01      	cmp	r3, #1
 80063b0:	d103      	bne.n	80063ba <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80063b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80063b6:	60fb      	str	r3, [r7, #12]
 80063b8:	e009      	b.n	80063ce <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80063ba:	78fb      	ldrb	r3, [r7, #3]
 80063bc:	2b02      	cmp	r3, #2
 80063be:	d103      	bne.n	80063c8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80063c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80063c4:	60fb      	str	r3, [r7, #12]
 80063c6:	e002      	b.n	80063ce <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80063c8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80063cc:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80063ce:	4b13      	ldr	r3, [pc, #76]	; (800641c <FLASH_Erase_Sector+0x8c>)
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	4a12      	ldr	r2, [pc, #72]	; (800641c <FLASH_Erase_Sector+0x8c>)
 80063d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063d8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80063da:	4b10      	ldr	r3, [pc, #64]	; (800641c <FLASH_Erase_Sector+0x8c>)
 80063dc:	691a      	ldr	r2, [r3, #16]
 80063de:	490f      	ldr	r1, [pc, #60]	; (800641c <FLASH_Erase_Sector+0x8c>)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	4313      	orrs	r3, r2
 80063e4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80063e6:	4b0d      	ldr	r3, [pc, #52]	; (800641c <FLASH_Erase_Sector+0x8c>)
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	4a0c      	ldr	r2, [pc, #48]	; (800641c <FLASH_Erase_Sector+0x8c>)
 80063ec:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80063f0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80063f2:	4b0a      	ldr	r3, [pc, #40]	; (800641c <FLASH_Erase_Sector+0x8c>)
 80063f4:	691a      	ldr	r2, [r3, #16]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	00db      	lsls	r3, r3, #3
 80063fa:	4313      	orrs	r3, r2
 80063fc:	4a07      	ldr	r2, [pc, #28]	; (800641c <FLASH_Erase_Sector+0x8c>)
 80063fe:	f043 0302 	orr.w	r3, r3, #2
 8006402:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8006404:	4b05      	ldr	r3, [pc, #20]	; (800641c <FLASH_Erase_Sector+0x8c>)
 8006406:	691b      	ldr	r3, [r3, #16]
 8006408:	4a04      	ldr	r2, [pc, #16]	; (800641c <FLASH_Erase_Sector+0x8c>)
 800640a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800640e:	6113      	str	r3, [r2, #16]
}
 8006410:	bf00      	nop
 8006412:	3714      	adds	r7, #20
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr
 800641c:	40023c00 	.word	0x40023c00

08006420 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8006420:	b480      	push	{r7}
 8006422:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8006424:	4b20      	ldr	r3, [pc, #128]	; (80064a8 <FLASH_FlushCaches+0x88>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800642c:	2b00      	cmp	r3, #0
 800642e:	d017      	beq.n	8006460 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8006430:	4b1d      	ldr	r3, [pc, #116]	; (80064a8 <FLASH_FlushCaches+0x88>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a1c      	ldr	r2, [pc, #112]	; (80064a8 <FLASH_FlushCaches+0x88>)
 8006436:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800643a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800643c:	4b1a      	ldr	r3, [pc, #104]	; (80064a8 <FLASH_FlushCaches+0x88>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a19      	ldr	r2, [pc, #100]	; (80064a8 <FLASH_FlushCaches+0x88>)
 8006442:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006446:	6013      	str	r3, [r2, #0]
 8006448:	4b17      	ldr	r3, [pc, #92]	; (80064a8 <FLASH_FlushCaches+0x88>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a16      	ldr	r2, [pc, #88]	; (80064a8 <FLASH_FlushCaches+0x88>)
 800644e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006452:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006454:	4b14      	ldr	r3, [pc, #80]	; (80064a8 <FLASH_FlushCaches+0x88>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a13      	ldr	r2, [pc, #76]	; (80064a8 <FLASH_FlushCaches+0x88>)
 800645a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800645e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8006460:	4b11      	ldr	r3, [pc, #68]	; (80064a8 <FLASH_FlushCaches+0x88>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006468:	2b00      	cmp	r3, #0
 800646a:	d017      	beq.n	800649c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800646c:	4b0e      	ldr	r3, [pc, #56]	; (80064a8 <FLASH_FlushCaches+0x88>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a0d      	ldr	r2, [pc, #52]	; (80064a8 <FLASH_FlushCaches+0x88>)
 8006472:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006476:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8006478:	4b0b      	ldr	r3, [pc, #44]	; (80064a8 <FLASH_FlushCaches+0x88>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a0a      	ldr	r2, [pc, #40]	; (80064a8 <FLASH_FlushCaches+0x88>)
 800647e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006482:	6013      	str	r3, [r2, #0]
 8006484:	4b08      	ldr	r3, [pc, #32]	; (80064a8 <FLASH_FlushCaches+0x88>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a07      	ldr	r2, [pc, #28]	; (80064a8 <FLASH_FlushCaches+0x88>)
 800648a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800648e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8006490:	4b05      	ldr	r3, [pc, #20]	; (80064a8 <FLASH_FlushCaches+0x88>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a04      	ldr	r2, [pc, #16]	; (80064a8 <FLASH_FlushCaches+0x88>)
 8006496:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800649a:	6013      	str	r3, [r2, #0]
  }
}
 800649c:	bf00      	nop
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr
 80064a6:	bf00      	nop
 80064a8:	40023c00 	.word	0x40023c00

080064ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b089      	sub	sp, #36	; 0x24
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80064b6:	2300      	movs	r3, #0
 80064b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80064ba:	2300      	movs	r3, #0
 80064bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80064be:	2300      	movs	r3, #0
 80064c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80064c2:	2300      	movs	r3, #0
 80064c4:	61fb      	str	r3, [r7, #28]
 80064c6:	e159      	b.n	800677c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80064c8:	2201      	movs	r2, #1
 80064ca:	69fb      	ldr	r3, [r7, #28]
 80064cc:	fa02 f303 	lsl.w	r3, r2, r3
 80064d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	697a      	ldr	r2, [r7, #20]
 80064d8:	4013      	ands	r3, r2
 80064da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80064dc:	693a      	ldr	r2, [r7, #16]
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	429a      	cmp	r2, r3
 80064e2:	f040 8148 	bne.w	8006776 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	f003 0303 	and.w	r3, r3, #3
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d005      	beq.n	80064fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80064fa:	2b02      	cmp	r3, #2
 80064fc:	d130      	bne.n	8006560 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	005b      	lsls	r3, r3, #1
 8006508:	2203      	movs	r2, #3
 800650a:	fa02 f303 	lsl.w	r3, r2, r3
 800650e:	43db      	mvns	r3, r3
 8006510:	69ba      	ldr	r2, [r7, #24]
 8006512:	4013      	ands	r3, r2
 8006514:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	68da      	ldr	r2, [r3, #12]
 800651a:	69fb      	ldr	r3, [r7, #28]
 800651c:	005b      	lsls	r3, r3, #1
 800651e:	fa02 f303 	lsl.w	r3, r2, r3
 8006522:	69ba      	ldr	r2, [r7, #24]
 8006524:	4313      	orrs	r3, r2
 8006526:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	69ba      	ldr	r2, [r7, #24]
 800652c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006534:	2201      	movs	r2, #1
 8006536:	69fb      	ldr	r3, [r7, #28]
 8006538:	fa02 f303 	lsl.w	r3, r2, r3
 800653c:	43db      	mvns	r3, r3
 800653e:	69ba      	ldr	r2, [r7, #24]
 8006540:	4013      	ands	r3, r2
 8006542:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	091b      	lsrs	r3, r3, #4
 800654a:	f003 0201 	and.w	r2, r3, #1
 800654e:	69fb      	ldr	r3, [r7, #28]
 8006550:	fa02 f303 	lsl.w	r3, r2, r3
 8006554:	69ba      	ldr	r2, [r7, #24]
 8006556:	4313      	orrs	r3, r2
 8006558:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	69ba      	ldr	r2, [r7, #24]
 800655e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	f003 0303 	and.w	r3, r3, #3
 8006568:	2b03      	cmp	r3, #3
 800656a:	d017      	beq.n	800659c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006572:	69fb      	ldr	r3, [r7, #28]
 8006574:	005b      	lsls	r3, r3, #1
 8006576:	2203      	movs	r2, #3
 8006578:	fa02 f303 	lsl.w	r3, r2, r3
 800657c:	43db      	mvns	r3, r3
 800657e:	69ba      	ldr	r2, [r7, #24]
 8006580:	4013      	ands	r3, r2
 8006582:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	689a      	ldr	r2, [r3, #8]
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	005b      	lsls	r3, r3, #1
 800658c:	fa02 f303 	lsl.w	r3, r2, r3
 8006590:	69ba      	ldr	r2, [r7, #24]
 8006592:	4313      	orrs	r3, r2
 8006594:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	69ba      	ldr	r2, [r7, #24]
 800659a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	f003 0303 	and.w	r3, r3, #3
 80065a4:	2b02      	cmp	r3, #2
 80065a6:	d123      	bne.n	80065f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80065a8:	69fb      	ldr	r3, [r7, #28]
 80065aa:	08da      	lsrs	r2, r3, #3
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	3208      	adds	r2, #8
 80065b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80065b6:	69fb      	ldr	r3, [r7, #28]
 80065b8:	f003 0307 	and.w	r3, r3, #7
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	220f      	movs	r2, #15
 80065c0:	fa02 f303 	lsl.w	r3, r2, r3
 80065c4:	43db      	mvns	r3, r3
 80065c6:	69ba      	ldr	r2, [r7, #24]
 80065c8:	4013      	ands	r3, r2
 80065ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	691a      	ldr	r2, [r3, #16]
 80065d0:	69fb      	ldr	r3, [r7, #28]
 80065d2:	f003 0307 	and.w	r3, r3, #7
 80065d6:	009b      	lsls	r3, r3, #2
 80065d8:	fa02 f303 	lsl.w	r3, r2, r3
 80065dc:	69ba      	ldr	r2, [r7, #24]
 80065de:	4313      	orrs	r3, r2
 80065e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80065e2:	69fb      	ldr	r3, [r7, #28]
 80065e4:	08da      	lsrs	r2, r3, #3
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	3208      	adds	r2, #8
 80065ea:	69b9      	ldr	r1, [r7, #24]
 80065ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	005b      	lsls	r3, r3, #1
 80065fa:	2203      	movs	r2, #3
 80065fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006600:	43db      	mvns	r3, r3
 8006602:	69ba      	ldr	r2, [r7, #24]
 8006604:	4013      	ands	r3, r2
 8006606:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	f003 0203 	and.w	r2, r3, #3
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	005b      	lsls	r3, r3, #1
 8006614:	fa02 f303 	lsl.w	r3, r2, r3
 8006618:	69ba      	ldr	r2, [r7, #24]
 800661a:	4313      	orrs	r3, r2
 800661c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	69ba      	ldr	r2, [r7, #24]
 8006622:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800662c:	2b00      	cmp	r3, #0
 800662e:	f000 80a2 	beq.w	8006776 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006632:	2300      	movs	r3, #0
 8006634:	60fb      	str	r3, [r7, #12]
 8006636:	4b57      	ldr	r3, [pc, #348]	; (8006794 <HAL_GPIO_Init+0x2e8>)
 8006638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800663a:	4a56      	ldr	r2, [pc, #344]	; (8006794 <HAL_GPIO_Init+0x2e8>)
 800663c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006640:	6453      	str	r3, [r2, #68]	; 0x44
 8006642:	4b54      	ldr	r3, [pc, #336]	; (8006794 <HAL_GPIO_Init+0x2e8>)
 8006644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006646:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800664a:	60fb      	str	r3, [r7, #12]
 800664c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800664e:	4a52      	ldr	r2, [pc, #328]	; (8006798 <HAL_GPIO_Init+0x2ec>)
 8006650:	69fb      	ldr	r3, [r7, #28]
 8006652:	089b      	lsrs	r3, r3, #2
 8006654:	3302      	adds	r3, #2
 8006656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800665a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800665c:	69fb      	ldr	r3, [r7, #28]
 800665e:	f003 0303 	and.w	r3, r3, #3
 8006662:	009b      	lsls	r3, r3, #2
 8006664:	220f      	movs	r2, #15
 8006666:	fa02 f303 	lsl.w	r3, r2, r3
 800666a:	43db      	mvns	r3, r3
 800666c:	69ba      	ldr	r2, [r7, #24]
 800666e:	4013      	ands	r3, r2
 8006670:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a49      	ldr	r2, [pc, #292]	; (800679c <HAL_GPIO_Init+0x2f0>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d019      	beq.n	80066ae <HAL_GPIO_Init+0x202>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a48      	ldr	r2, [pc, #288]	; (80067a0 <HAL_GPIO_Init+0x2f4>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d013      	beq.n	80066aa <HAL_GPIO_Init+0x1fe>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	4a47      	ldr	r2, [pc, #284]	; (80067a4 <HAL_GPIO_Init+0x2f8>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d00d      	beq.n	80066a6 <HAL_GPIO_Init+0x1fa>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	4a46      	ldr	r2, [pc, #280]	; (80067a8 <HAL_GPIO_Init+0x2fc>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d007      	beq.n	80066a2 <HAL_GPIO_Init+0x1f6>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	4a45      	ldr	r2, [pc, #276]	; (80067ac <HAL_GPIO_Init+0x300>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d101      	bne.n	800669e <HAL_GPIO_Init+0x1f2>
 800669a:	2304      	movs	r3, #4
 800669c:	e008      	b.n	80066b0 <HAL_GPIO_Init+0x204>
 800669e:	2307      	movs	r3, #7
 80066a0:	e006      	b.n	80066b0 <HAL_GPIO_Init+0x204>
 80066a2:	2303      	movs	r3, #3
 80066a4:	e004      	b.n	80066b0 <HAL_GPIO_Init+0x204>
 80066a6:	2302      	movs	r3, #2
 80066a8:	e002      	b.n	80066b0 <HAL_GPIO_Init+0x204>
 80066aa:	2301      	movs	r3, #1
 80066ac:	e000      	b.n	80066b0 <HAL_GPIO_Init+0x204>
 80066ae:	2300      	movs	r3, #0
 80066b0:	69fa      	ldr	r2, [r7, #28]
 80066b2:	f002 0203 	and.w	r2, r2, #3
 80066b6:	0092      	lsls	r2, r2, #2
 80066b8:	4093      	lsls	r3, r2
 80066ba:	69ba      	ldr	r2, [r7, #24]
 80066bc:	4313      	orrs	r3, r2
 80066be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80066c0:	4935      	ldr	r1, [pc, #212]	; (8006798 <HAL_GPIO_Init+0x2ec>)
 80066c2:	69fb      	ldr	r3, [r7, #28]
 80066c4:	089b      	lsrs	r3, r3, #2
 80066c6:	3302      	adds	r3, #2
 80066c8:	69ba      	ldr	r2, [r7, #24]
 80066ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80066ce:	4b38      	ldr	r3, [pc, #224]	; (80067b0 <HAL_GPIO_Init+0x304>)
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	43db      	mvns	r3, r3
 80066d8:	69ba      	ldr	r2, [r7, #24]
 80066da:	4013      	ands	r3, r2
 80066dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d003      	beq.n	80066f2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80066ea:	69ba      	ldr	r2, [r7, #24]
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80066f2:	4a2f      	ldr	r2, [pc, #188]	; (80067b0 <HAL_GPIO_Init+0x304>)
 80066f4:	69bb      	ldr	r3, [r7, #24]
 80066f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80066f8:	4b2d      	ldr	r3, [pc, #180]	; (80067b0 <HAL_GPIO_Init+0x304>)
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	43db      	mvns	r3, r3
 8006702:	69ba      	ldr	r2, [r7, #24]
 8006704:	4013      	ands	r3, r2
 8006706:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006710:	2b00      	cmp	r3, #0
 8006712:	d003      	beq.n	800671c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006714:	69ba      	ldr	r2, [r7, #24]
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	4313      	orrs	r3, r2
 800671a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800671c:	4a24      	ldr	r2, [pc, #144]	; (80067b0 <HAL_GPIO_Init+0x304>)
 800671e:	69bb      	ldr	r3, [r7, #24]
 8006720:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006722:	4b23      	ldr	r3, [pc, #140]	; (80067b0 <HAL_GPIO_Init+0x304>)
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	43db      	mvns	r3, r3
 800672c:	69ba      	ldr	r2, [r7, #24]
 800672e:	4013      	ands	r3, r2
 8006730:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800673a:	2b00      	cmp	r3, #0
 800673c:	d003      	beq.n	8006746 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800673e:	69ba      	ldr	r2, [r7, #24]
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	4313      	orrs	r3, r2
 8006744:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006746:	4a1a      	ldr	r2, [pc, #104]	; (80067b0 <HAL_GPIO_Init+0x304>)
 8006748:	69bb      	ldr	r3, [r7, #24]
 800674a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800674c:	4b18      	ldr	r3, [pc, #96]	; (80067b0 <HAL_GPIO_Init+0x304>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	43db      	mvns	r3, r3
 8006756:	69ba      	ldr	r2, [r7, #24]
 8006758:	4013      	ands	r3, r2
 800675a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006764:	2b00      	cmp	r3, #0
 8006766:	d003      	beq.n	8006770 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8006768:	69ba      	ldr	r2, [r7, #24]
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	4313      	orrs	r3, r2
 800676e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006770:	4a0f      	ldr	r2, [pc, #60]	; (80067b0 <HAL_GPIO_Init+0x304>)
 8006772:	69bb      	ldr	r3, [r7, #24]
 8006774:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006776:	69fb      	ldr	r3, [r7, #28]
 8006778:	3301      	adds	r3, #1
 800677a:	61fb      	str	r3, [r7, #28]
 800677c:	69fb      	ldr	r3, [r7, #28]
 800677e:	2b0f      	cmp	r3, #15
 8006780:	f67f aea2 	bls.w	80064c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006784:	bf00      	nop
 8006786:	bf00      	nop
 8006788:	3724      	adds	r7, #36	; 0x24
 800678a:	46bd      	mov	sp, r7
 800678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006790:	4770      	bx	lr
 8006792:	bf00      	nop
 8006794:	40023800 	.word	0x40023800
 8006798:	40013800 	.word	0x40013800
 800679c:	40020000 	.word	0x40020000
 80067a0:	40020400 	.word	0x40020400
 80067a4:	40020800 	.word	0x40020800
 80067a8:	40020c00 	.word	0x40020c00
 80067ac:	40021000 	.word	0x40021000
 80067b0:	40013c00 	.word	0x40013c00

080067b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b085      	sub	sp, #20
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	460b      	mov	r3, r1
 80067be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	691a      	ldr	r2, [r3, #16]
 80067c4:	887b      	ldrh	r3, [r7, #2]
 80067c6:	4013      	ands	r3, r2
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d002      	beq.n	80067d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80067cc:	2301      	movs	r3, #1
 80067ce:	73fb      	strb	r3, [r7, #15]
 80067d0:	e001      	b.n	80067d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80067d2:	2300      	movs	r3, #0
 80067d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80067d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80067d8:	4618      	mov	r0, r3
 80067da:	3714      	adds	r7, #20
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr

080067e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b083      	sub	sp, #12
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
 80067ec:	460b      	mov	r3, r1
 80067ee:	807b      	strh	r3, [r7, #2]
 80067f0:	4613      	mov	r3, r2
 80067f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80067f4:	787b      	ldrb	r3, [r7, #1]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d003      	beq.n	8006802 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80067fa:	887a      	ldrh	r2, [r7, #2]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006800:	e003      	b.n	800680a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006802:	887b      	ldrh	r3, [r7, #2]
 8006804:	041a      	lsls	r2, r3, #16
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	619a      	str	r2, [r3, #24]
}
 800680a:	bf00      	nop
 800680c:	370c      	adds	r7, #12
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr
	...

08006818 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b082      	sub	sp, #8
 800681c:	af00      	add	r7, sp, #0
 800681e:	4603      	mov	r3, r0
 8006820:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006822:	4b08      	ldr	r3, [pc, #32]	; (8006844 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006824:	695a      	ldr	r2, [r3, #20]
 8006826:	88fb      	ldrh	r3, [r7, #6]
 8006828:	4013      	ands	r3, r2
 800682a:	2b00      	cmp	r3, #0
 800682c:	d006      	beq.n	800683c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800682e:	4a05      	ldr	r2, [pc, #20]	; (8006844 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006830:	88fb      	ldrh	r3, [r7, #6]
 8006832:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006834:	88fb      	ldrh	r3, [r7, #6]
 8006836:	4618      	mov	r0, r3
 8006838:	f7fd f8b6 	bl	80039a8 <HAL_GPIO_EXTI_Callback>
  }
}
 800683c:	bf00      	nop
 800683e:	3708      	adds	r7, #8
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}
 8006844:	40013c00 	.word	0x40013c00

08006848 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b084      	sub	sp, #16
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d101      	bne.n	800685a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006856:	2301      	movs	r3, #1
 8006858:	e12b      	b.n	8006ab2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006860:	b2db      	uxtb	r3, r3
 8006862:	2b00      	cmp	r3, #0
 8006864:	d106      	bne.n	8006874 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2200      	movs	r2, #0
 800686a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f7fe fa1e 	bl	8004cb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2224      	movs	r2, #36	; 0x24
 8006878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f022 0201 	bic.w	r2, r2, #1
 800688a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800689a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80068aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80068ac:	f001 fbf6 	bl	800809c <HAL_RCC_GetPCLK1Freq>
 80068b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	4a81      	ldr	r2, [pc, #516]	; (8006abc <HAL_I2C_Init+0x274>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d807      	bhi.n	80068cc <HAL_I2C_Init+0x84>
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	4a80      	ldr	r2, [pc, #512]	; (8006ac0 <HAL_I2C_Init+0x278>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	bf94      	ite	ls
 80068c4:	2301      	movls	r3, #1
 80068c6:	2300      	movhi	r3, #0
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	e006      	b.n	80068da <HAL_I2C_Init+0x92>
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	4a7d      	ldr	r2, [pc, #500]	; (8006ac4 <HAL_I2C_Init+0x27c>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	bf94      	ite	ls
 80068d4:	2301      	movls	r3, #1
 80068d6:	2300      	movhi	r3, #0
 80068d8:	b2db      	uxtb	r3, r3
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d001      	beq.n	80068e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	e0e7      	b.n	8006ab2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	4a78      	ldr	r2, [pc, #480]	; (8006ac8 <HAL_I2C_Init+0x280>)
 80068e6:	fba2 2303 	umull	r2, r3, r2, r3
 80068ea:	0c9b      	lsrs	r3, r3, #18
 80068ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	68ba      	ldr	r2, [r7, #8]
 80068fe:	430a      	orrs	r2, r1
 8006900:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	6a1b      	ldr	r3, [r3, #32]
 8006908:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	4a6a      	ldr	r2, [pc, #424]	; (8006abc <HAL_I2C_Init+0x274>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d802      	bhi.n	800691c <HAL_I2C_Init+0xd4>
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	3301      	adds	r3, #1
 800691a:	e009      	b.n	8006930 <HAL_I2C_Init+0xe8>
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006922:	fb02 f303 	mul.w	r3, r2, r3
 8006926:	4a69      	ldr	r2, [pc, #420]	; (8006acc <HAL_I2C_Init+0x284>)
 8006928:	fba2 2303 	umull	r2, r3, r2, r3
 800692c:	099b      	lsrs	r3, r3, #6
 800692e:	3301      	adds	r3, #1
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	6812      	ldr	r2, [r2, #0]
 8006934:	430b      	orrs	r3, r1
 8006936:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	69db      	ldr	r3, [r3, #28]
 800693e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006942:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	495c      	ldr	r1, [pc, #368]	; (8006abc <HAL_I2C_Init+0x274>)
 800694c:	428b      	cmp	r3, r1
 800694e:	d819      	bhi.n	8006984 <HAL_I2C_Init+0x13c>
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	1e59      	subs	r1, r3, #1
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	005b      	lsls	r3, r3, #1
 800695a:	fbb1 f3f3 	udiv	r3, r1, r3
 800695e:	1c59      	adds	r1, r3, #1
 8006960:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006964:	400b      	ands	r3, r1
 8006966:	2b00      	cmp	r3, #0
 8006968:	d00a      	beq.n	8006980 <HAL_I2C_Init+0x138>
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	1e59      	subs	r1, r3, #1
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	005b      	lsls	r3, r3, #1
 8006974:	fbb1 f3f3 	udiv	r3, r1, r3
 8006978:	3301      	adds	r3, #1
 800697a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800697e:	e051      	b.n	8006a24 <HAL_I2C_Init+0x1dc>
 8006980:	2304      	movs	r3, #4
 8006982:	e04f      	b.n	8006a24 <HAL_I2C_Init+0x1dc>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d111      	bne.n	80069b0 <HAL_I2C_Init+0x168>
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	1e58      	subs	r0, r3, #1
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6859      	ldr	r1, [r3, #4]
 8006994:	460b      	mov	r3, r1
 8006996:	005b      	lsls	r3, r3, #1
 8006998:	440b      	add	r3, r1
 800699a:	fbb0 f3f3 	udiv	r3, r0, r3
 800699e:	3301      	adds	r3, #1
 80069a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	bf0c      	ite	eq
 80069a8:	2301      	moveq	r3, #1
 80069aa:	2300      	movne	r3, #0
 80069ac:	b2db      	uxtb	r3, r3
 80069ae:	e012      	b.n	80069d6 <HAL_I2C_Init+0x18e>
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	1e58      	subs	r0, r3, #1
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6859      	ldr	r1, [r3, #4]
 80069b8:	460b      	mov	r3, r1
 80069ba:	009b      	lsls	r3, r3, #2
 80069bc:	440b      	add	r3, r1
 80069be:	0099      	lsls	r1, r3, #2
 80069c0:	440b      	add	r3, r1
 80069c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80069c6:	3301      	adds	r3, #1
 80069c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	bf0c      	ite	eq
 80069d0:	2301      	moveq	r3, #1
 80069d2:	2300      	movne	r3, #0
 80069d4:	b2db      	uxtb	r3, r3
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d001      	beq.n	80069de <HAL_I2C_Init+0x196>
 80069da:	2301      	movs	r3, #1
 80069dc:	e022      	b.n	8006a24 <HAL_I2C_Init+0x1dc>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d10e      	bne.n	8006a04 <HAL_I2C_Init+0x1bc>
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	1e58      	subs	r0, r3, #1
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6859      	ldr	r1, [r3, #4]
 80069ee:	460b      	mov	r3, r1
 80069f0:	005b      	lsls	r3, r3, #1
 80069f2:	440b      	add	r3, r1
 80069f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80069f8:	3301      	adds	r3, #1
 80069fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a02:	e00f      	b.n	8006a24 <HAL_I2C_Init+0x1dc>
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	1e58      	subs	r0, r3, #1
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6859      	ldr	r1, [r3, #4]
 8006a0c:	460b      	mov	r3, r1
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	440b      	add	r3, r1
 8006a12:	0099      	lsls	r1, r3, #2
 8006a14:	440b      	add	r3, r1
 8006a16:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a1a:	3301      	adds	r3, #1
 8006a1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a20:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006a24:	6879      	ldr	r1, [r7, #4]
 8006a26:	6809      	ldr	r1, [r1, #0]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	69da      	ldr	r2, [r3, #28]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a1b      	ldr	r3, [r3, #32]
 8006a3e:	431a      	orrs	r2, r3
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	430a      	orrs	r2, r1
 8006a46:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006a52:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006a56:	687a      	ldr	r2, [r7, #4]
 8006a58:	6911      	ldr	r1, [r2, #16]
 8006a5a:	687a      	ldr	r2, [r7, #4]
 8006a5c:	68d2      	ldr	r2, [r2, #12]
 8006a5e:	4311      	orrs	r1, r2
 8006a60:	687a      	ldr	r2, [r7, #4]
 8006a62:	6812      	ldr	r2, [r2, #0]
 8006a64:	430b      	orrs	r3, r1
 8006a66:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	695a      	ldr	r2, [r3, #20]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	699b      	ldr	r3, [r3, #24]
 8006a7a:	431a      	orrs	r2, r3
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	430a      	orrs	r2, r1
 8006a82:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f042 0201 	orr.w	r2, r2, #1
 8006a92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2200      	movs	r2, #0
 8006a98:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2220      	movs	r2, #32
 8006a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3710      	adds	r7, #16
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}
 8006aba:	bf00      	nop
 8006abc:	000186a0 	.word	0x000186a0
 8006ac0:	001e847f 	.word	0x001e847f
 8006ac4:	003d08ff 	.word	0x003d08ff
 8006ac8:	431bde83 	.word	0x431bde83
 8006acc:	10624dd3 	.word	0x10624dd3

08006ad0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b088      	sub	sp, #32
 8006ad4:	af02      	add	r7, sp, #8
 8006ad6:	60f8      	str	r0, [r7, #12]
 8006ad8:	607a      	str	r2, [r7, #4]
 8006ada:	461a      	mov	r2, r3
 8006adc:	460b      	mov	r3, r1
 8006ade:	817b      	strh	r3, [r7, #10]
 8006ae0:	4613      	mov	r3, r2
 8006ae2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006ae4:	f7fe fd32 	bl	800554c <HAL_GetTick>
 8006ae8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	2b20      	cmp	r3, #32
 8006af4:	f040 80e0 	bne.w	8006cb8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	9300      	str	r3, [sp, #0]
 8006afc:	2319      	movs	r3, #25
 8006afe:	2201      	movs	r2, #1
 8006b00:	4970      	ldr	r1, [pc, #448]	; (8006cc4 <HAL_I2C_Master_Transmit+0x1f4>)
 8006b02:	68f8      	ldr	r0, [r7, #12]
 8006b04:	f000 fc64 	bl	80073d0 <I2C_WaitOnFlagUntilTimeout>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d001      	beq.n	8006b12 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8006b0e:	2302      	movs	r3, #2
 8006b10:	e0d3      	b.n	8006cba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d101      	bne.n	8006b20 <HAL_I2C_Master_Transmit+0x50>
 8006b1c:	2302      	movs	r3, #2
 8006b1e:	e0cc      	b.n	8006cba <HAL_I2C_Master_Transmit+0x1ea>
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2201      	movs	r2, #1
 8006b24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f003 0301 	and.w	r3, r3, #1
 8006b32:	2b01      	cmp	r3, #1
 8006b34:	d007      	beq.n	8006b46 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	681a      	ldr	r2, [r3, #0]
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f042 0201 	orr.w	r2, r2, #1
 8006b44:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b54:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2221      	movs	r2, #33	; 0x21
 8006b5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2210      	movs	r2, #16
 8006b62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	893a      	ldrh	r2, [r7, #8]
 8006b76:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b7c:	b29a      	uxth	r2, r3
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	4a50      	ldr	r2, [pc, #320]	; (8006cc8 <HAL_I2C_Master_Transmit+0x1f8>)
 8006b86:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006b88:	8979      	ldrh	r1, [r7, #10]
 8006b8a:	697b      	ldr	r3, [r7, #20]
 8006b8c:	6a3a      	ldr	r2, [r7, #32]
 8006b8e:	68f8      	ldr	r0, [r7, #12]
 8006b90:	f000 face 	bl	8007130 <I2C_MasterRequestWrite>
 8006b94:	4603      	mov	r3, r0
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d001      	beq.n	8006b9e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e08d      	b.n	8006cba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	613b      	str	r3, [r7, #16]
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	695b      	ldr	r3, [r3, #20]
 8006ba8:	613b      	str	r3, [r7, #16]
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	699b      	ldr	r3, [r3, #24]
 8006bb0:	613b      	str	r3, [r7, #16]
 8006bb2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006bb4:	e066      	b.n	8006c84 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bb6:	697a      	ldr	r2, [r7, #20]
 8006bb8:	6a39      	ldr	r1, [r7, #32]
 8006bba:	68f8      	ldr	r0, [r7, #12]
 8006bbc:	f000 fd22 	bl	8007604 <I2C_WaitOnTXEFlagUntilTimeout>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d00d      	beq.n	8006be2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bca:	2b04      	cmp	r3, #4
 8006bcc:	d107      	bne.n	8006bde <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	681a      	ldr	r2, [r3, #0]
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bdc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e06b      	b.n	8006cba <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be6:	781a      	ldrb	r2, [r3, #0]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf2:	1c5a      	adds	r2, r3, #1
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	b29a      	uxth	r2, r3
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c0a:	3b01      	subs	r3, #1
 8006c0c:	b29a      	uxth	r2, r3
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	695b      	ldr	r3, [r3, #20]
 8006c18:	f003 0304 	and.w	r3, r3, #4
 8006c1c:	2b04      	cmp	r3, #4
 8006c1e:	d11b      	bne.n	8006c58 <HAL_I2C_Master_Transmit+0x188>
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d017      	beq.n	8006c58 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c2c:	781a      	ldrb	r2, [r3, #0]
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c38:	1c5a      	adds	r2, r3, #1
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c42:	b29b      	uxth	r3, r3
 8006c44:	3b01      	subs	r3, #1
 8006c46:	b29a      	uxth	r2, r3
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c50:	3b01      	subs	r3, #1
 8006c52:	b29a      	uxth	r2, r3
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c58:	697a      	ldr	r2, [r7, #20]
 8006c5a:	6a39      	ldr	r1, [r7, #32]
 8006c5c:	68f8      	ldr	r0, [r7, #12]
 8006c5e:	f000 fd19 	bl	8007694 <I2C_WaitOnBTFFlagUntilTimeout>
 8006c62:	4603      	mov	r3, r0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d00d      	beq.n	8006c84 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c6c:	2b04      	cmp	r3, #4
 8006c6e:	d107      	bne.n	8006c80 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c7e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	e01a      	b.n	8006cba <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d194      	bne.n	8006bb6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2220      	movs	r2, #32
 8006ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	e000      	b.n	8006cba <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006cb8:	2302      	movs	r3, #2
  }
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3718      	adds	r7, #24
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
 8006cc2:	bf00      	nop
 8006cc4:	00100002 	.word	0x00100002
 8006cc8:	ffff0000 	.word	0xffff0000

08006ccc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b08c      	sub	sp, #48	; 0x30
 8006cd0:	af02      	add	r7, sp, #8
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	607a      	str	r2, [r7, #4]
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	460b      	mov	r3, r1
 8006cda:	817b      	strh	r3, [r7, #10]
 8006cdc:	4613      	mov	r3, r2
 8006cde:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006ce0:	f7fe fc34 	bl	800554c <HAL_GetTick>
 8006ce4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	2b20      	cmp	r3, #32
 8006cf0:	f040 8217 	bne.w	8007122 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf6:	9300      	str	r3, [sp, #0]
 8006cf8:	2319      	movs	r3, #25
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	497c      	ldr	r1, [pc, #496]	; (8006ef0 <HAL_I2C_Master_Receive+0x224>)
 8006cfe:	68f8      	ldr	r0, [r7, #12]
 8006d00:	f000 fb66 	bl	80073d0 <I2C_WaitOnFlagUntilTimeout>
 8006d04:	4603      	mov	r3, r0
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d001      	beq.n	8006d0e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8006d0a:	2302      	movs	r3, #2
 8006d0c:	e20a      	b.n	8007124 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d101      	bne.n	8006d1c <HAL_I2C_Master_Receive+0x50>
 8006d18:	2302      	movs	r3, #2
 8006d1a:	e203      	b.n	8007124 <HAL_I2C_Master_Receive+0x458>
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f003 0301 	and.w	r3, r3, #1
 8006d2e:	2b01      	cmp	r3, #1
 8006d30:	d007      	beq.n	8006d42 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f042 0201 	orr.w	r2, r2, #1
 8006d40:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	681a      	ldr	r2, [r3, #0]
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006d50:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2222      	movs	r2, #34	; 0x22
 8006d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2210      	movs	r2, #16
 8006d5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2200      	movs	r2, #0
 8006d66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	893a      	ldrh	r2, [r7, #8]
 8006d72:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d78:	b29a      	uxth	r2, r3
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	4a5c      	ldr	r2, [pc, #368]	; (8006ef4 <HAL_I2C_Master_Receive+0x228>)
 8006d82:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006d84:	8979      	ldrh	r1, [r7, #10]
 8006d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d8a:	68f8      	ldr	r0, [r7, #12]
 8006d8c:	f000 fa52 	bl	8007234 <I2C_MasterRequestRead>
 8006d90:	4603      	mov	r3, r0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d001      	beq.n	8006d9a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e1c4      	b.n	8007124 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d113      	bne.n	8006dca <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006da2:	2300      	movs	r3, #0
 8006da4:	623b      	str	r3, [r7, #32]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	695b      	ldr	r3, [r3, #20]
 8006dac:	623b      	str	r3, [r7, #32]
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	699b      	ldr	r3, [r3, #24]
 8006db4:	623b      	str	r3, [r7, #32]
 8006db6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	681a      	ldr	r2, [r3, #0]
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dc6:	601a      	str	r2, [r3, #0]
 8006dc8:	e198      	b.n	80070fc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dce:	2b01      	cmp	r3, #1
 8006dd0:	d11b      	bne.n	8006e0a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006de0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006de2:	2300      	movs	r3, #0
 8006de4:	61fb      	str	r3, [r7, #28]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	695b      	ldr	r3, [r3, #20]
 8006dec:	61fb      	str	r3, [r7, #28]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	699b      	ldr	r3, [r3, #24]
 8006df4:	61fb      	str	r3, [r7, #28]
 8006df6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e06:	601a      	str	r2, [r3, #0]
 8006e08:	e178      	b.n	80070fc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e0e:	2b02      	cmp	r3, #2
 8006e10:	d11b      	bne.n	8006e4a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	681a      	ldr	r2, [r3, #0]
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e20:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	681a      	ldr	r2, [r3, #0]
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e30:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e32:	2300      	movs	r3, #0
 8006e34:	61bb      	str	r3, [r7, #24]
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	695b      	ldr	r3, [r3, #20]
 8006e3c:	61bb      	str	r3, [r7, #24]
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	699b      	ldr	r3, [r3, #24]
 8006e44:	61bb      	str	r3, [r7, #24]
 8006e46:	69bb      	ldr	r3, [r7, #24]
 8006e48:	e158      	b.n	80070fc <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	681a      	ldr	r2, [r3, #0]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006e58:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	617b      	str	r3, [r7, #20]
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	695b      	ldr	r3, [r3, #20]
 8006e64:	617b      	str	r3, [r7, #20]
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	699b      	ldr	r3, [r3, #24]
 8006e6c:	617b      	str	r3, [r7, #20]
 8006e6e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006e70:	e144      	b.n	80070fc <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e76:	2b03      	cmp	r3, #3
 8006e78:	f200 80f1 	bhi.w	800705e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d123      	bne.n	8006ecc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e86:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006e88:	68f8      	ldr	r0, [r7, #12]
 8006e8a:	f000 fc4b 	bl	8007724 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d001      	beq.n	8006e98 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8006e94:	2301      	movs	r3, #1
 8006e96:	e145      	b.n	8007124 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	691a      	ldr	r2, [r3, #16]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea2:	b2d2      	uxtb	r2, r2
 8006ea4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eaa:	1c5a      	adds	r2, r3, #1
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006eb4:	3b01      	subs	r3, #1
 8006eb6:	b29a      	uxth	r2, r3
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	3b01      	subs	r3, #1
 8006ec4:	b29a      	uxth	r2, r3
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006eca:	e117      	b.n	80070fc <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ed0:	2b02      	cmp	r3, #2
 8006ed2:	d14e      	bne.n	8006f72 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed6:	9300      	str	r3, [sp, #0]
 8006ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eda:	2200      	movs	r2, #0
 8006edc:	4906      	ldr	r1, [pc, #24]	; (8006ef8 <HAL_I2C_Master_Receive+0x22c>)
 8006ede:	68f8      	ldr	r0, [r7, #12]
 8006ee0:	f000 fa76 	bl	80073d0 <I2C_WaitOnFlagUntilTimeout>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d008      	beq.n	8006efc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	e11a      	b.n	8007124 <HAL_I2C_Master_Receive+0x458>
 8006eee:	bf00      	nop
 8006ef0:	00100002 	.word	0x00100002
 8006ef4:	ffff0000 	.word	0xffff0000
 8006ef8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	681a      	ldr	r2, [r3, #0]
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	691a      	ldr	r2, [r3, #16]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f16:	b2d2      	uxtb	r2, r2
 8006f18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f1e:	1c5a      	adds	r2, r3, #1
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f28:	3b01      	subs	r3, #1
 8006f2a:	b29a      	uxth	r2, r3
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	3b01      	subs	r3, #1
 8006f38:	b29a      	uxth	r2, r3
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	691a      	ldr	r2, [r3, #16]
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f48:	b2d2      	uxtb	r2, r2
 8006f4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f50:	1c5a      	adds	r2, r3, #1
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f5a:	3b01      	subs	r3, #1
 8006f5c:	b29a      	uxth	r2, r3
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	3b01      	subs	r3, #1
 8006f6a:	b29a      	uxth	r2, r3
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006f70:	e0c4      	b.n	80070fc <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f74:	9300      	str	r3, [sp, #0]
 8006f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f78:	2200      	movs	r2, #0
 8006f7a:	496c      	ldr	r1, [pc, #432]	; (800712c <HAL_I2C_Master_Receive+0x460>)
 8006f7c:	68f8      	ldr	r0, [r7, #12]
 8006f7e:	f000 fa27 	bl	80073d0 <I2C_WaitOnFlagUntilTimeout>
 8006f82:	4603      	mov	r3, r0
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d001      	beq.n	8006f8c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	e0cb      	b.n	8007124 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	691a      	ldr	r2, [r3, #16]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fa6:	b2d2      	uxtb	r2, r2
 8006fa8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fae:	1c5a      	adds	r2, r3, #1
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fb8:	3b01      	subs	r3, #1
 8006fba:	b29a      	uxth	r2, r3
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fc4:	b29b      	uxth	r3, r3
 8006fc6:	3b01      	subs	r3, #1
 8006fc8:	b29a      	uxth	r2, r3
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fd0:	9300      	str	r3, [sp, #0]
 8006fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	4955      	ldr	r1, [pc, #340]	; (800712c <HAL_I2C_Master_Receive+0x460>)
 8006fd8:	68f8      	ldr	r0, [r7, #12]
 8006fda:	f000 f9f9 	bl	80073d0 <I2C_WaitOnFlagUntilTimeout>
 8006fde:	4603      	mov	r3, r0
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d001      	beq.n	8006fe8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e09d      	b.n	8007124 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ff6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	691a      	ldr	r2, [r3, #16]
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007002:	b2d2      	uxtb	r2, r2
 8007004:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800700a:	1c5a      	adds	r2, r3, #1
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007014:	3b01      	subs	r3, #1
 8007016:	b29a      	uxth	r2, r3
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007020:	b29b      	uxth	r3, r3
 8007022:	3b01      	subs	r3, #1
 8007024:	b29a      	uxth	r2, r3
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	691a      	ldr	r2, [r3, #16]
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007034:	b2d2      	uxtb	r2, r2
 8007036:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800703c:	1c5a      	adds	r2, r3, #1
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007046:	3b01      	subs	r3, #1
 8007048:	b29a      	uxth	r2, r3
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007052:	b29b      	uxth	r3, r3
 8007054:	3b01      	subs	r3, #1
 8007056:	b29a      	uxth	r2, r3
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800705c:	e04e      	b.n	80070fc <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800705e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007060:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007062:	68f8      	ldr	r0, [r7, #12]
 8007064:	f000 fb5e 	bl	8007724 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007068:	4603      	mov	r3, r0
 800706a:	2b00      	cmp	r3, #0
 800706c:	d001      	beq.n	8007072 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	e058      	b.n	8007124 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	691a      	ldr	r2, [r3, #16]
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800707c:	b2d2      	uxtb	r2, r2
 800707e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007084:	1c5a      	adds	r2, r3, #1
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800708e:	3b01      	subs	r3, #1
 8007090:	b29a      	uxth	r2, r3
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800709a:	b29b      	uxth	r3, r3
 800709c:	3b01      	subs	r3, #1
 800709e:	b29a      	uxth	r2, r3
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	695b      	ldr	r3, [r3, #20]
 80070aa:	f003 0304 	and.w	r3, r3, #4
 80070ae:	2b04      	cmp	r3, #4
 80070b0:	d124      	bne.n	80070fc <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070b6:	2b03      	cmp	r3, #3
 80070b8:	d107      	bne.n	80070ca <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070c8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	691a      	ldr	r2, [r3, #16]
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d4:	b2d2      	uxtb	r2, r2
 80070d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070dc:	1c5a      	adds	r2, r3, #1
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070e6:	3b01      	subs	r3, #1
 80070e8:	b29a      	uxth	r2, r3
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	3b01      	subs	r3, #1
 80070f6:	b29a      	uxth	r2, r3
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007100:	2b00      	cmp	r3, #0
 8007102:	f47f aeb6 	bne.w	8006e72 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2220      	movs	r2, #32
 800710a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2200      	movs	r2, #0
 8007112:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2200      	movs	r2, #0
 800711a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800711e:	2300      	movs	r3, #0
 8007120:	e000      	b.n	8007124 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8007122:	2302      	movs	r3, #2
  }
}
 8007124:	4618      	mov	r0, r3
 8007126:	3728      	adds	r7, #40	; 0x28
 8007128:	46bd      	mov	sp, r7
 800712a:	bd80      	pop	{r7, pc}
 800712c:	00010004 	.word	0x00010004

08007130 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b088      	sub	sp, #32
 8007134:	af02      	add	r7, sp, #8
 8007136:	60f8      	str	r0, [r7, #12]
 8007138:	607a      	str	r2, [r7, #4]
 800713a:	603b      	str	r3, [r7, #0]
 800713c:	460b      	mov	r3, r1
 800713e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007144:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	2b08      	cmp	r3, #8
 800714a:	d006      	beq.n	800715a <I2C_MasterRequestWrite+0x2a>
 800714c:	697b      	ldr	r3, [r7, #20]
 800714e:	2b01      	cmp	r3, #1
 8007150:	d003      	beq.n	800715a <I2C_MasterRequestWrite+0x2a>
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007158:	d108      	bne.n	800716c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	681a      	ldr	r2, [r3, #0]
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007168:	601a      	str	r2, [r3, #0]
 800716a:	e00b      	b.n	8007184 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007170:	2b12      	cmp	r3, #18
 8007172:	d107      	bne.n	8007184 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	681a      	ldr	r2, [r3, #0]
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007182:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	9300      	str	r3, [sp, #0]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007190:	68f8      	ldr	r0, [r7, #12]
 8007192:	f000 f91d 	bl	80073d0 <I2C_WaitOnFlagUntilTimeout>
 8007196:	4603      	mov	r3, r0
 8007198:	2b00      	cmp	r3, #0
 800719a:	d00d      	beq.n	80071b8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071aa:	d103      	bne.n	80071b4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80071b2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80071b4:	2303      	movs	r3, #3
 80071b6:	e035      	b.n	8007224 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	691b      	ldr	r3, [r3, #16]
 80071bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80071c0:	d108      	bne.n	80071d4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80071c2:	897b      	ldrh	r3, [r7, #10]
 80071c4:	b2db      	uxtb	r3, r3
 80071c6:	461a      	mov	r2, r3
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80071d0:	611a      	str	r2, [r3, #16]
 80071d2:	e01b      	b.n	800720c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80071d4:	897b      	ldrh	r3, [r7, #10]
 80071d6:	11db      	asrs	r3, r3, #7
 80071d8:	b2db      	uxtb	r3, r3
 80071da:	f003 0306 	and.w	r3, r3, #6
 80071de:	b2db      	uxtb	r3, r3
 80071e0:	f063 030f 	orn	r3, r3, #15
 80071e4:	b2da      	uxtb	r2, r3
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	687a      	ldr	r2, [r7, #4]
 80071f0:	490e      	ldr	r1, [pc, #56]	; (800722c <I2C_MasterRequestWrite+0xfc>)
 80071f2:	68f8      	ldr	r0, [r7, #12]
 80071f4:	f000 f966 	bl	80074c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80071f8:	4603      	mov	r3, r0
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d001      	beq.n	8007202 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	e010      	b.n	8007224 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007202:	897b      	ldrh	r3, [r7, #10]
 8007204:	b2da      	uxtb	r2, r3
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	687a      	ldr	r2, [r7, #4]
 8007210:	4907      	ldr	r1, [pc, #28]	; (8007230 <I2C_MasterRequestWrite+0x100>)
 8007212:	68f8      	ldr	r0, [r7, #12]
 8007214:	f000 f956 	bl	80074c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007218:	4603      	mov	r3, r0
 800721a:	2b00      	cmp	r3, #0
 800721c:	d001      	beq.n	8007222 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800721e:	2301      	movs	r3, #1
 8007220:	e000      	b.n	8007224 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	4618      	mov	r0, r3
 8007226:	3718      	adds	r7, #24
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}
 800722c:	00010008 	.word	0x00010008
 8007230:	00010002 	.word	0x00010002

08007234 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b088      	sub	sp, #32
 8007238:	af02      	add	r7, sp, #8
 800723a:	60f8      	str	r0, [r7, #12]
 800723c:	607a      	str	r2, [r7, #4]
 800723e:	603b      	str	r3, [r7, #0]
 8007240:	460b      	mov	r3, r1
 8007242:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007248:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007258:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	2b08      	cmp	r3, #8
 800725e:	d006      	beq.n	800726e <I2C_MasterRequestRead+0x3a>
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	2b01      	cmp	r3, #1
 8007264:	d003      	beq.n	800726e <I2C_MasterRequestRead+0x3a>
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800726c:	d108      	bne.n	8007280 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681a      	ldr	r2, [r3, #0]
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800727c:	601a      	str	r2, [r3, #0]
 800727e:	e00b      	b.n	8007298 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007284:	2b11      	cmp	r3, #17
 8007286:	d107      	bne.n	8007298 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007296:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	9300      	str	r3, [sp, #0]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80072a4:	68f8      	ldr	r0, [r7, #12]
 80072a6:	f000 f893 	bl	80073d0 <I2C_WaitOnFlagUntilTimeout>
 80072aa:	4603      	mov	r3, r0
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d00d      	beq.n	80072cc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072be:	d103      	bne.n	80072c8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80072c6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80072c8:	2303      	movs	r3, #3
 80072ca:	e079      	b.n	80073c0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	691b      	ldr	r3, [r3, #16]
 80072d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80072d4:	d108      	bne.n	80072e8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80072d6:	897b      	ldrh	r3, [r7, #10]
 80072d8:	b2db      	uxtb	r3, r3
 80072da:	f043 0301 	orr.w	r3, r3, #1
 80072de:	b2da      	uxtb	r2, r3
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	611a      	str	r2, [r3, #16]
 80072e6:	e05f      	b.n	80073a8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80072e8:	897b      	ldrh	r3, [r7, #10]
 80072ea:	11db      	asrs	r3, r3, #7
 80072ec:	b2db      	uxtb	r3, r3
 80072ee:	f003 0306 	and.w	r3, r3, #6
 80072f2:	b2db      	uxtb	r3, r3
 80072f4:	f063 030f 	orn	r3, r3, #15
 80072f8:	b2da      	uxtb	r2, r3
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	687a      	ldr	r2, [r7, #4]
 8007304:	4930      	ldr	r1, [pc, #192]	; (80073c8 <I2C_MasterRequestRead+0x194>)
 8007306:	68f8      	ldr	r0, [r7, #12]
 8007308:	f000 f8dc 	bl	80074c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800730c:	4603      	mov	r3, r0
 800730e:	2b00      	cmp	r3, #0
 8007310:	d001      	beq.n	8007316 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	e054      	b.n	80073c0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007316:	897b      	ldrh	r3, [r7, #10]
 8007318:	b2da      	uxtb	r2, r3
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	687a      	ldr	r2, [r7, #4]
 8007324:	4929      	ldr	r1, [pc, #164]	; (80073cc <I2C_MasterRequestRead+0x198>)
 8007326:	68f8      	ldr	r0, [r7, #12]
 8007328:	f000 f8cc 	bl	80074c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800732c:	4603      	mov	r3, r0
 800732e:	2b00      	cmp	r3, #0
 8007330:	d001      	beq.n	8007336 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e044      	b.n	80073c0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007336:	2300      	movs	r3, #0
 8007338:	613b      	str	r3, [r7, #16]
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	695b      	ldr	r3, [r3, #20]
 8007340:	613b      	str	r3, [r7, #16]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	699b      	ldr	r3, [r3, #24]
 8007348:	613b      	str	r3, [r7, #16]
 800734a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	681a      	ldr	r2, [r3, #0]
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800735a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	9300      	str	r3, [sp, #0]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2200      	movs	r2, #0
 8007364:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007368:	68f8      	ldr	r0, [r7, #12]
 800736a:	f000 f831 	bl	80073d0 <I2C_WaitOnFlagUntilTimeout>
 800736e:	4603      	mov	r3, r0
 8007370:	2b00      	cmp	r3, #0
 8007372:	d00d      	beq.n	8007390 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800737e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007382:	d103      	bne.n	800738c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f44f 7200 	mov.w	r2, #512	; 0x200
 800738a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800738c:	2303      	movs	r3, #3
 800738e:	e017      	b.n	80073c0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8007390:	897b      	ldrh	r3, [r7, #10]
 8007392:	11db      	asrs	r3, r3, #7
 8007394:	b2db      	uxtb	r3, r3
 8007396:	f003 0306 	and.w	r3, r3, #6
 800739a:	b2db      	uxtb	r3, r3
 800739c:	f063 030e 	orn	r3, r3, #14
 80073a0:	b2da      	uxtb	r2, r3
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	687a      	ldr	r2, [r7, #4]
 80073ac:	4907      	ldr	r1, [pc, #28]	; (80073cc <I2C_MasterRequestRead+0x198>)
 80073ae:	68f8      	ldr	r0, [r7, #12]
 80073b0:	f000 f888 	bl	80074c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80073b4:	4603      	mov	r3, r0
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d001      	beq.n	80073be <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80073ba:	2301      	movs	r3, #1
 80073bc:	e000      	b.n	80073c0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80073be:	2300      	movs	r3, #0
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3718      	adds	r7, #24
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}
 80073c8:	00010008 	.word	0x00010008
 80073cc:	00010002 	.word	0x00010002

080073d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b084      	sub	sp, #16
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	60f8      	str	r0, [r7, #12]
 80073d8:	60b9      	str	r1, [r7, #8]
 80073da:	603b      	str	r3, [r7, #0]
 80073dc:	4613      	mov	r3, r2
 80073de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80073e0:	e048      	b.n	8007474 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073e8:	d044      	beq.n	8007474 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073ea:	f7fe f8af 	bl	800554c <HAL_GetTick>
 80073ee:	4602      	mov	r2, r0
 80073f0:	69bb      	ldr	r3, [r7, #24]
 80073f2:	1ad3      	subs	r3, r2, r3
 80073f4:	683a      	ldr	r2, [r7, #0]
 80073f6:	429a      	cmp	r2, r3
 80073f8:	d302      	bcc.n	8007400 <I2C_WaitOnFlagUntilTimeout+0x30>
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d139      	bne.n	8007474 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	0c1b      	lsrs	r3, r3, #16
 8007404:	b2db      	uxtb	r3, r3
 8007406:	2b01      	cmp	r3, #1
 8007408:	d10d      	bne.n	8007426 <I2C_WaitOnFlagUntilTimeout+0x56>
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	695b      	ldr	r3, [r3, #20]
 8007410:	43da      	mvns	r2, r3
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	4013      	ands	r3, r2
 8007416:	b29b      	uxth	r3, r3
 8007418:	2b00      	cmp	r3, #0
 800741a:	bf0c      	ite	eq
 800741c:	2301      	moveq	r3, #1
 800741e:	2300      	movne	r3, #0
 8007420:	b2db      	uxtb	r3, r3
 8007422:	461a      	mov	r2, r3
 8007424:	e00c      	b.n	8007440 <I2C_WaitOnFlagUntilTimeout+0x70>
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	699b      	ldr	r3, [r3, #24]
 800742c:	43da      	mvns	r2, r3
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	4013      	ands	r3, r2
 8007432:	b29b      	uxth	r3, r3
 8007434:	2b00      	cmp	r3, #0
 8007436:	bf0c      	ite	eq
 8007438:	2301      	moveq	r3, #1
 800743a:	2300      	movne	r3, #0
 800743c:	b2db      	uxtb	r3, r3
 800743e:	461a      	mov	r2, r3
 8007440:	79fb      	ldrb	r3, [r7, #7]
 8007442:	429a      	cmp	r2, r3
 8007444:	d116      	bne.n	8007474 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	2200      	movs	r2, #0
 800744a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2220      	movs	r2, #32
 8007450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	2200      	movs	r2, #0
 8007458:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007460:	f043 0220 	orr.w	r2, r3, #32
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2200      	movs	r2, #0
 800746c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8007470:	2301      	movs	r3, #1
 8007472:	e023      	b.n	80074bc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	0c1b      	lsrs	r3, r3, #16
 8007478:	b2db      	uxtb	r3, r3
 800747a:	2b01      	cmp	r3, #1
 800747c:	d10d      	bne.n	800749a <I2C_WaitOnFlagUntilTimeout+0xca>
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	695b      	ldr	r3, [r3, #20]
 8007484:	43da      	mvns	r2, r3
 8007486:	68bb      	ldr	r3, [r7, #8]
 8007488:	4013      	ands	r3, r2
 800748a:	b29b      	uxth	r3, r3
 800748c:	2b00      	cmp	r3, #0
 800748e:	bf0c      	ite	eq
 8007490:	2301      	moveq	r3, #1
 8007492:	2300      	movne	r3, #0
 8007494:	b2db      	uxtb	r3, r3
 8007496:	461a      	mov	r2, r3
 8007498:	e00c      	b.n	80074b4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	699b      	ldr	r3, [r3, #24]
 80074a0:	43da      	mvns	r2, r3
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	4013      	ands	r3, r2
 80074a6:	b29b      	uxth	r3, r3
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	bf0c      	ite	eq
 80074ac:	2301      	moveq	r3, #1
 80074ae:	2300      	movne	r3, #0
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	461a      	mov	r2, r3
 80074b4:	79fb      	ldrb	r3, [r7, #7]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d093      	beq.n	80073e2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074ba:	2300      	movs	r3, #0
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3710      	adds	r7, #16
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}

080074c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b084      	sub	sp, #16
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	60f8      	str	r0, [r7, #12]
 80074cc:	60b9      	str	r1, [r7, #8]
 80074ce:	607a      	str	r2, [r7, #4]
 80074d0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80074d2:	e071      	b.n	80075b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	695b      	ldr	r3, [r3, #20]
 80074da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074e2:	d123      	bne.n	800752c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074f2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80074fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	2200      	movs	r2, #0
 8007502:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2220      	movs	r2, #32
 8007508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	2200      	movs	r2, #0
 8007510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007518:	f043 0204 	orr.w	r2, r3, #4
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2200      	movs	r2, #0
 8007524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007528:	2301      	movs	r3, #1
 800752a:	e067      	b.n	80075fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007532:	d041      	beq.n	80075b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007534:	f7fe f80a 	bl	800554c <HAL_GetTick>
 8007538:	4602      	mov	r2, r0
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	1ad3      	subs	r3, r2, r3
 800753e:	687a      	ldr	r2, [r7, #4]
 8007540:	429a      	cmp	r2, r3
 8007542:	d302      	bcc.n	800754a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d136      	bne.n	80075b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	0c1b      	lsrs	r3, r3, #16
 800754e:	b2db      	uxtb	r3, r3
 8007550:	2b01      	cmp	r3, #1
 8007552:	d10c      	bne.n	800756e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	695b      	ldr	r3, [r3, #20]
 800755a:	43da      	mvns	r2, r3
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	4013      	ands	r3, r2
 8007560:	b29b      	uxth	r3, r3
 8007562:	2b00      	cmp	r3, #0
 8007564:	bf14      	ite	ne
 8007566:	2301      	movne	r3, #1
 8007568:	2300      	moveq	r3, #0
 800756a:	b2db      	uxtb	r3, r3
 800756c:	e00b      	b.n	8007586 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	699b      	ldr	r3, [r3, #24]
 8007574:	43da      	mvns	r2, r3
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	4013      	ands	r3, r2
 800757a:	b29b      	uxth	r3, r3
 800757c:	2b00      	cmp	r3, #0
 800757e:	bf14      	ite	ne
 8007580:	2301      	movne	r3, #1
 8007582:	2300      	moveq	r3, #0
 8007584:	b2db      	uxtb	r3, r3
 8007586:	2b00      	cmp	r3, #0
 8007588:	d016      	beq.n	80075b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2200      	movs	r2, #0
 800758e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	2220      	movs	r2, #32
 8007594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2200      	movs	r2, #0
 800759c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075a4:	f043 0220 	orr.w	r2, r3, #32
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2200      	movs	r2, #0
 80075b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80075b4:	2301      	movs	r3, #1
 80075b6:	e021      	b.n	80075fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	0c1b      	lsrs	r3, r3, #16
 80075bc:	b2db      	uxtb	r3, r3
 80075be:	2b01      	cmp	r3, #1
 80075c0:	d10c      	bne.n	80075dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	695b      	ldr	r3, [r3, #20]
 80075c8:	43da      	mvns	r2, r3
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	4013      	ands	r3, r2
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	bf14      	ite	ne
 80075d4:	2301      	movne	r3, #1
 80075d6:	2300      	moveq	r3, #0
 80075d8:	b2db      	uxtb	r3, r3
 80075da:	e00b      	b.n	80075f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	699b      	ldr	r3, [r3, #24]
 80075e2:	43da      	mvns	r2, r3
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	4013      	ands	r3, r2
 80075e8:	b29b      	uxth	r3, r3
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	bf14      	ite	ne
 80075ee:	2301      	movne	r3, #1
 80075f0:	2300      	moveq	r3, #0
 80075f2:	b2db      	uxtb	r3, r3
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	f47f af6d 	bne.w	80074d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80075fa:	2300      	movs	r3, #0
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3710      	adds	r7, #16
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}

08007604 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b084      	sub	sp, #16
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	60b9      	str	r1, [r7, #8]
 800760e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007610:	e034      	b.n	800767c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007612:	68f8      	ldr	r0, [r7, #12]
 8007614:	f000 f8e3 	bl	80077de <I2C_IsAcknowledgeFailed>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d001      	beq.n	8007622 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e034      	b.n	800768c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007628:	d028      	beq.n	800767c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800762a:	f7fd ff8f 	bl	800554c <HAL_GetTick>
 800762e:	4602      	mov	r2, r0
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	1ad3      	subs	r3, r2, r3
 8007634:	68ba      	ldr	r2, [r7, #8]
 8007636:	429a      	cmp	r2, r3
 8007638:	d302      	bcc.n	8007640 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d11d      	bne.n	800767c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	695b      	ldr	r3, [r3, #20]
 8007646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800764a:	2b80      	cmp	r3, #128	; 0x80
 800764c:	d016      	beq.n	800767c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2200      	movs	r2, #0
 8007652:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	2220      	movs	r2, #32
 8007658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	2200      	movs	r2, #0
 8007660:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007668:	f043 0220 	orr.w	r2, r3, #32
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2200      	movs	r2, #0
 8007674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8007678:	2301      	movs	r3, #1
 800767a:	e007      	b.n	800768c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	695b      	ldr	r3, [r3, #20]
 8007682:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007686:	2b80      	cmp	r3, #128	; 0x80
 8007688:	d1c3      	bne.n	8007612 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800768a:	2300      	movs	r3, #0
}
 800768c:	4618      	mov	r0, r3
 800768e:	3710      	adds	r7, #16
 8007690:	46bd      	mov	sp, r7
 8007692:	bd80      	pop	{r7, pc}

08007694 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
 800769a:	60f8      	str	r0, [r7, #12]
 800769c:	60b9      	str	r1, [r7, #8]
 800769e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80076a0:	e034      	b.n	800770c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80076a2:	68f8      	ldr	r0, [r7, #12]
 80076a4:	f000 f89b 	bl	80077de <I2C_IsAcknowledgeFailed>
 80076a8:	4603      	mov	r3, r0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d001      	beq.n	80076b2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80076ae:	2301      	movs	r3, #1
 80076b0:	e034      	b.n	800771c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80076b8:	d028      	beq.n	800770c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076ba:	f7fd ff47 	bl	800554c <HAL_GetTick>
 80076be:	4602      	mov	r2, r0
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	1ad3      	subs	r3, r2, r3
 80076c4:	68ba      	ldr	r2, [r7, #8]
 80076c6:	429a      	cmp	r2, r3
 80076c8:	d302      	bcc.n	80076d0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d11d      	bne.n	800770c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	695b      	ldr	r3, [r3, #20]
 80076d6:	f003 0304 	and.w	r3, r3, #4
 80076da:	2b04      	cmp	r3, #4
 80076dc:	d016      	beq.n	800770c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	2200      	movs	r2, #0
 80076e2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	2220      	movs	r2, #32
 80076e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2200      	movs	r2, #0
 80076f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076f8:	f043 0220 	orr.w	r2, r3, #32
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2200      	movs	r2, #0
 8007704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8007708:	2301      	movs	r3, #1
 800770a:	e007      	b.n	800771c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	695b      	ldr	r3, [r3, #20]
 8007712:	f003 0304 	and.w	r3, r3, #4
 8007716:	2b04      	cmp	r3, #4
 8007718:	d1c3      	bne.n	80076a2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800771a:	2300      	movs	r3, #0
}
 800771c:	4618      	mov	r0, r3
 800771e:	3710      	adds	r7, #16
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}

08007724 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b084      	sub	sp, #16
 8007728:	af00      	add	r7, sp, #0
 800772a:	60f8      	str	r0, [r7, #12]
 800772c:	60b9      	str	r1, [r7, #8]
 800772e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007730:	e049      	b.n	80077c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	695b      	ldr	r3, [r3, #20]
 8007738:	f003 0310 	and.w	r3, r3, #16
 800773c:	2b10      	cmp	r3, #16
 800773e:	d119      	bne.n	8007774 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f06f 0210 	mvn.w	r2, #16
 8007748:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2200      	movs	r2, #0
 800774e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2220      	movs	r2, #32
 8007754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	2200      	movs	r2, #0
 800775c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2200      	movs	r2, #0
 800776c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007770:	2301      	movs	r3, #1
 8007772:	e030      	b.n	80077d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007774:	f7fd feea 	bl	800554c <HAL_GetTick>
 8007778:	4602      	mov	r2, r0
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	1ad3      	subs	r3, r2, r3
 800777e:	68ba      	ldr	r2, [r7, #8]
 8007780:	429a      	cmp	r2, r3
 8007782:	d302      	bcc.n	800778a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d11d      	bne.n	80077c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	695b      	ldr	r3, [r3, #20]
 8007790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007794:	2b40      	cmp	r3, #64	; 0x40
 8007796:	d016      	beq.n	80077c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	2200      	movs	r2, #0
 800779c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2220      	movs	r2, #32
 80077a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2200      	movs	r2, #0
 80077aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077b2:	f043 0220 	orr.w	r2, r3, #32
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2200      	movs	r2, #0
 80077be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80077c2:	2301      	movs	r3, #1
 80077c4:	e007      	b.n	80077d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	695b      	ldr	r3, [r3, #20]
 80077cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077d0:	2b40      	cmp	r3, #64	; 0x40
 80077d2:	d1ae      	bne.n	8007732 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80077d4:	2300      	movs	r3, #0
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3710      	adds	r7, #16
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}

080077de <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80077de:	b480      	push	{r7}
 80077e0:	b083      	sub	sp, #12
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	695b      	ldr	r3, [r3, #20]
 80077ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80077f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80077f4:	d11b      	bne.n	800782e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80077fe:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2200      	movs	r2, #0
 8007804:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2220      	movs	r2, #32
 800780a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2200      	movs	r2, #0
 8007812:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800781a:	f043 0204 	orr.w	r2, r3, #4
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2200      	movs	r2, #0
 8007826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800782a:	2301      	movs	r3, #1
 800782c:	e000      	b.n	8007830 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800782e:	2300      	movs	r3, #0
}
 8007830:	4618      	mov	r0, r3
 8007832:	370c      	adds	r7, #12
 8007834:	46bd      	mov	sp, r7
 8007836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783a:	4770      	bx	lr

0800783c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b086      	sub	sp, #24
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d101      	bne.n	800784e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800784a:	2301      	movs	r3, #1
 800784c:	e267      	b.n	8007d1e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f003 0301 	and.w	r3, r3, #1
 8007856:	2b00      	cmp	r3, #0
 8007858:	d075      	beq.n	8007946 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800785a:	4b88      	ldr	r3, [pc, #544]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 800785c:	689b      	ldr	r3, [r3, #8]
 800785e:	f003 030c 	and.w	r3, r3, #12
 8007862:	2b04      	cmp	r3, #4
 8007864:	d00c      	beq.n	8007880 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007866:	4b85      	ldr	r3, [pc, #532]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 8007868:	689b      	ldr	r3, [r3, #8]
 800786a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800786e:	2b08      	cmp	r3, #8
 8007870:	d112      	bne.n	8007898 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007872:	4b82      	ldr	r3, [pc, #520]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800787a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800787e:	d10b      	bne.n	8007898 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007880:	4b7e      	ldr	r3, [pc, #504]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007888:	2b00      	cmp	r3, #0
 800788a:	d05b      	beq.n	8007944 <HAL_RCC_OscConfig+0x108>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d157      	bne.n	8007944 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007894:	2301      	movs	r3, #1
 8007896:	e242      	b.n	8007d1e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078a0:	d106      	bne.n	80078b0 <HAL_RCC_OscConfig+0x74>
 80078a2:	4b76      	ldr	r3, [pc, #472]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a75      	ldr	r2, [pc, #468]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 80078a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078ac:	6013      	str	r3, [r2, #0]
 80078ae:	e01d      	b.n	80078ec <HAL_RCC_OscConfig+0xb0>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80078b8:	d10c      	bne.n	80078d4 <HAL_RCC_OscConfig+0x98>
 80078ba:	4b70      	ldr	r3, [pc, #448]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4a6f      	ldr	r2, [pc, #444]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 80078c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80078c4:	6013      	str	r3, [r2, #0]
 80078c6:	4b6d      	ldr	r3, [pc, #436]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a6c      	ldr	r2, [pc, #432]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 80078cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078d0:	6013      	str	r3, [r2, #0]
 80078d2:	e00b      	b.n	80078ec <HAL_RCC_OscConfig+0xb0>
 80078d4:	4b69      	ldr	r3, [pc, #420]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a68      	ldr	r2, [pc, #416]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 80078da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078de:	6013      	str	r3, [r2, #0]
 80078e0:	4b66      	ldr	r3, [pc, #408]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4a65      	ldr	r2, [pc, #404]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 80078e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80078ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d013      	beq.n	800791c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078f4:	f7fd fe2a 	bl	800554c <HAL_GetTick>
 80078f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80078fa:	e008      	b.n	800790e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80078fc:	f7fd fe26 	bl	800554c <HAL_GetTick>
 8007900:	4602      	mov	r2, r0
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	1ad3      	subs	r3, r2, r3
 8007906:	2b64      	cmp	r3, #100	; 0x64
 8007908:	d901      	bls.n	800790e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800790a:	2303      	movs	r3, #3
 800790c:	e207      	b.n	8007d1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800790e:	4b5b      	ldr	r3, [pc, #364]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007916:	2b00      	cmp	r3, #0
 8007918:	d0f0      	beq.n	80078fc <HAL_RCC_OscConfig+0xc0>
 800791a:	e014      	b.n	8007946 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800791c:	f7fd fe16 	bl	800554c <HAL_GetTick>
 8007920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007922:	e008      	b.n	8007936 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007924:	f7fd fe12 	bl	800554c <HAL_GetTick>
 8007928:	4602      	mov	r2, r0
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	1ad3      	subs	r3, r2, r3
 800792e:	2b64      	cmp	r3, #100	; 0x64
 8007930:	d901      	bls.n	8007936 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007932:	2303      	movs	r3, #3
 8007934:	e1f3      	b.n	8007d1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007936:	4b51      	ldr	r3, [pc, #324]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800793e:	2b00      	cmp	r3, #0
 8007940:	d1f0      	bne.n	8007924 <HAL_RCC_OscConfig+0xe8>
 8007942:	e000      	b.n	8007946 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007944:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f003 0302 	and.w	r3, r3, #2
 800794e:	2b00      	cmp	r3, #0
 8007950:	d063      	beq.n	8007a1a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007952:	4b4a      	ldr	r3, [pc, #296]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	f003 030c 	and.w	r3, r3, #12
 800795a:	2b00      	cmp	r3, #0
 800795c:	d00b      	beq.n	8007976 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800795e:	4b47      	ldr	r3, [pc, #284]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 8007960:	689b      	ldr	r3, [r3, #8]
 8007962:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007966:	2b08      	cmp	r3, #8
 8007968:	d11c      	bne.n	80079a4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800796a:	4b44      	ldr	r3, [pc, #272]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007972:	2b00      	cmp	r3, #0
 8007974:	d116      	bne.n	80079a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007976:	4b41      	ldr	r3, [pc, #260]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f003 0302 	and.w	r3, r3, #2
 800797e:	2b00      	cmp	r3, #0
 8007980:	d005      	beq.n	800798e <HAL_RCC_OscConfig+0x152>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	68db      	ldr	r3, [r3, #12]
 8007986:	2b01      	cmp	r3, #1
 8007988:	d001      	beq.n	800798e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	e1c7      	b.n	8007d1e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800798e:	4b3b      	ldr	r3, [pc, #236]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	691b      	ldr	r3, [r3, #16]
 800799a:	00db      	lsls	r3, r3, #3
 800799c:	4937      	ldr	r1, [pc, #220]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 800799e:	4313      	orrs	r3, r2
 80079a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80079a2:	e03a      	b.n	8007a1a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	68db      	ldr	r3, [r3, #12]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d020      	beq.n	80079ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80079ac:	4b34      	ldr	r3, [pc, #208]	; (8007a80 <HAL_RCC_OscConfig+0x244>)
 80079ae:	2201      	movs	r2, #1
 80079b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079b2:	f7fd fdcb 	bl	800554c <HAL_GetTick>
 80079b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079b8:	e008      	b.n	80079cc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80079ba:	f7fd fdc7 	bl	800554c <HAL_GetTick>
 80079be:	4602      	mov	r2, r0
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	1ad3      	subs	r3, r2, r3
 80079c4:	2b02      	cmp	r3, #2
 80079c6:	d901      	bls.n	80079cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80079c8:	2303      	movs	r3, #3
 80079ca:	e1a8      	b.n	8007d1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079cc:	4b2b      	ldr	r3, [pc, #172]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f003 0302 	and.w	r3, r3, #2
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d0f0      	beq.n	80079ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80079d8:	4b28      	ldr	r3, [pc, #160]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	691b      	ldr	r3, [r3, #16]
 80079e4:	00db      	lsls	r3, r3, #3
 80079e6:	4925      	ldr	r1, [pc, #148]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 80079e8:	4313      	orrs	r3, r2
 80079ea:	600b      	str	r3, [r1, #0]
 80079ec:	e015      	b.n	8007a1a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80079ee:	4b24      	ldr	r3, [pc, #144]	; (8007a80 <HAL_RCC_OscConfig+0x244>)
 80079f0:	2200      	movs	r2, #0
 80079f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079f4:	f7fd fdaa 	bl	800554c <HAL_GetTick>
 80079f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80079fa:	e008      	b.n	8007a0e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80079fc:	f7fd fda6 	bl	800554c <HAL_GetTick>
 8007a00:	4602      	mov	r2, r0
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	1ad3      	subs	r3, r2, r3
 8007a06:	2b02      	cmp	r3, #2
 8007a08:	d901      	bls.n	8007a0e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007a0a:	2303      	movs	r3, #3
 8007a0c:	e187      	b.n	8007d1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007a0e:	4b1b      	ldr	r3, [pc, #108]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f003 0302 	and.w	r3, r3, #2
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d1f0      	bne.n	80079fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f003 0308 	and.w	r3, r3, #8
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d036      	beq.n	8007a94 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	695b      	ldr	r3, [r3, #20]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d016      	beq.n	8007a5c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007a2e:	4b15      	ldr	r3, [pc, #84]	; (8007a84 <HAL_RCC_OscConfig+0x248>)
 8007a30:	2201      	movs	r2, #1
 8007a32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a34:	f7fd fd8a 	bl	800554c <HAL_GetTick>
 8007a38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007a3a:	e008      	b.n	8007a4e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a3c:	f7fd fd86 	bl	800554c <HAL_GetTick>
 8007a40:	4602      	mov	r2, r0
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	1ad3      	subs	r3, r2, r3
 8007a46:	2b02      	cmp	r3, #2
 8007a48:	d901      	bls.n	8007a4e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007a4a:	2303      	movs	r3, #3
 8007a4c:	e167      	b.n	8007d1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007a4e:	4b0b      	ldr	r3, [pc, #44]	; (8007a7c <HAL_RCC_OscConfig+0x240>)
 8007a50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a52:	f003 0302 	and.w	r3, r3, #2
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d0f0      	beq.n	8007a3c <HAL_RCC_OscConfig+0x200>
 8007a5a:	e01b      	b.n	8007a94 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007a5c:	4b09      	ldr	r3, [pc, #36]	; (8007a84 <HAL_RCC_OscConfig+0x248>)
 8007a5e:	2200      	movs	r2, #0
 8007a60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a62:	f7fd fd73 	bl	800554c <HAL_GetTick>
 8007a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007a68:	e00e      	b.n	8007a88 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a6a:	f7fd fd6f 	bl	800554c <HAL_GetTick>
 8007a6e:	4602      	mov	r2, r0
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	1ad3      	subs	r3, r2, r3
 8007a74:	2b02      	cmp	r3, #2
 8007a76:	d907      	bls.n	8007a88 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007a78:	2303      	movs	r3, #3
 8007a7a:	e150      	b.n	8007d1e <HAL_RCC_OscConfig+0x4e2>
 8007a7c:	40023800 	.word	0x40023800
 8007a80:	42470000 	.word	0x42470000
 8007a84:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007a88:	4b88      	ldr	r3, [pc, #544]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007a8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a8c:	f003 0302 	and.w	r3, r3, #2
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d1ea      	bne.n	8007a6a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f003 0304 	and.w	r3, r3, #4
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	f000 8097 	beq.w	8007bd0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007aa6:	4b81      	ldr	r3, [pc, #516]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d10f      	bne.n	8007ad2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	60bb      	str	r3, [r7, #8]
 8007ab6:	4b7d      	ldr	r3, [pc, #500]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aba:	4a7c      	ldr	r2, [pc, #496]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007abc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ac0:	6413      	str	r3, [r2, #64]	; 0x40
 8007ac2:	4b7a      	ldr	r3, [pc, #488]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007aca:	60bb      	str	r3, [r7, #8]
 8007acc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007ace:	2301      	movs	r3, #1
 8007ad0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ad2:	4b77      	ldr	r3, [pc, #476]	; (8007cb0 <HAL_RCC_OscConfig+0x474>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d118      	bne.n	8007b10 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007ade:	4b74      	ldr	r3, [pc, #464]	; (8007cb0 <HAL_RCC_OscConfig+0x474>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	4a73      	ldr	r2, [pc, #460]	; (8007cb0 <HAL_RCC_OscConfig+0x474>)
 8007ae4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ae8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007aea:	f7fd fd2f 	bl	800554c <HAL_GetTick>
 8007aee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007af0:	e008      	b.n	8007b04 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007af2:	f7fd fd2b 	bl	800554c <HAL_GetTick>
 8007af6:	4602      	mov	r2, r0
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	1ad3      	subs	r3, r2, r3
 8007afc:	2b02      	cmp	r3, #2
 8007afe:	d901      	bls.n	8007b04 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007b00:	2303      	movs	r3, #3
 8007b02:	e10c      	b.n	8007d1e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b04:	4b6a      	ldr	r3, [pc, #424]	; (8007cb0 <HAL_RCC_OscConfig+0x474>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d0f0      	beq.n	8007af2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d106      	bne.n	8007b26 <HAL_RCC_OscConfig+0x2ea>
 8007b18:	4b64      	ldr	r3, [pc, #400]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007b1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b1c:	4a63      	ldr	r2, [pc, #396]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007b1e:	f043 0301 	orr.w	r3, r3, #1
 8007b22:	6713      	str	r3, [r2, #112]	; 0x70
 8007b24:	e01c      	b.n	8007b60 <HAL_RCC_OscConfig+0x324>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	689b      	ldr	r3, [r3, #8]
 8007b2a:	2b05      	cmp	r3, #5
 8007b2c:	d10c      	bne.n	8007b48 <HAL_RCC_OscConfig+0x30c>
 8007b2e:	4b5f      	ldr	r3, [pc, #380]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b32:	4a5e      	ldr	r2, [pc, #376]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007b34:	f043 0304 	orr.w	r3, r3, #4
 8007b38:	6713      	str	r3, [r2, #112]	; 0x70
 8007b3a:	4b5c      	ldr	r3, [pc, #368]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b3e:	4a5b      	ldr	r2, [pc, #364]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007b40:	f043 0301 	orr.w	r3, r3, #1
 8007b44:	6713      	str	r3, [r2, #112]	; 0x70
 8007b46:	e00b      	b.n	8007b60 <HAL_RCC_OscConfig+0x324>
 8007b48:	4b58      	ldr	r3, [pc, #352]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007b4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b4c:	4a57      	ldr	r2, [pc, #348]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007b4e:	f023 0301 	bic.w	r3, r3, #1
 8007b52:	6713      	str	r3, [r2, #112]	; 0x70
 8007b54:	4b55      	ldr	r3, [pc, #340]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007b56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b58:	4a54      	ldr	r2, [pc, #336]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007b5a:	f023 0304 	bic.w	r3, r3, #4
 8007b5e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	689b      	ldr	r3, [r3, #8]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d015      	beq.n	8007b94 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b68:	f7fd fcf0 	bl	800554c <HAL_GetTick>
 8007b6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b6e:	e00a      	b.n	8007b86 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b70:	f7fd fcec 	bl	800554c <HAL_GetTick>
 8007b74:	4602      	mov	r2, r0
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	1ad3      	subs	r3, r2, r3
 8007b7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d901      	bls.n	8007b86 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007b82:	2303      	movs	r3, #3
 8007b84:	e0cb      	b.n	8007d1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b86:	4b49      	ldr	r3, [pc, #292]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b8a:	f003 0302 	and.w	r3, r3, #2
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d0ee      	beq.n	8007b70 <HAL_RCC_OscConfig+0x334>
 8007b92:	e014      	b.n	8007bbe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b94:	f7fd fcda 	bl	800554c <HAL_GetTick>
 8007b98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007b9a:	e00a      	b.n	8007bb2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b9c:	f7fd fcd6 	bl	800554c <HAL_GetTick>
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	1ad3      	subs	r3, r2, r3
 8007ba6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d901      	bls.n	8007bb2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007bae:	2303      	movs	r3, #3
 8007bb0:	e0b5      	b.n	8007d1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007bb2:	4b3e      	ldr	r3, [pc, #248]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007bb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bb6:	f003 0302 	and.w	r3, r3, #2
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d1ee      	bne.n	8007b9c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007bbe:	7dfb      	ldrb	r3, [r7, #23]
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d105      	bne.n	8007bd0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007bc4:	4b39      	ldr	r3, [pc, #228]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bc8:	4a38      	ldr	r2, [pc, #224]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007bca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007bce:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	699b      	ldr	r3, [r3, #24]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	f000 80a1 	beq.w	8007d1c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007bda:	4b34      	ldr	r3, [pc, #208]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	f003 030c 	and.w	r3, r3, #12
 8007be2:	2b08      	cmp	r3, #8
 8007be4:	d05c      	beq.n	8007ca0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	699b      	ldr	r3, [r3, #24]
 8007bea:	2b02      	cmp	r3, #2
 8007bec:	d141      	bne.n	8007c72 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007bee:	4b31      	ldr	r3, [pc, #196]	; (8007cb4 <HAL_RCC_OscConfig+0x478>)
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bf4:	f7fd fcaa 	bl	800554c <HAL_GetTick>
 8007bf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007bfa:	e008      	b.n	8007c0e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bfc:	f7fd fca6 	bl	800554c <HAL_GetTick>
 8007c00:	4602      	mov	r2, r0
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	1ad3      	subs	r3, r2, r3
 8007c06:	2b02      	cmp	r3, #2
 8007c08:	d901      	bls.n	8007c0e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007c0a:	2303      	movs	r3, #3
 8007c0c:	e087      	b.n	8007d1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c0e:	4b27      	ldr	r3, [pc, #156]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d1f0      	bne.n	8007bfc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	69da      	ldr	r2, [r3, #28]
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6a1b      	ldr	r3, [r3, #32]
 8007c22:	431a      	orrs	r2, r3
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c28:	019b      	lsls	r3, r3, #6
 8007c2a:	431a      	orrs	r2, r3
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c30:	085b      	lsrs	r3, r3, #1
 8007c32:	3b01      	subs	r3, #1
 8007c34:	041b      	lsls	r3, r3, #16
 8007c36:	431a      	orrs	r2, r3
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c3c:	061b      	lsls	r3, r3, #24
 8007c3e:	491b      	ldr	r1, [pc, #108]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007c40:	4313      	orrs	r3, r2
 8007c42:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007c44:	4b1b      	ldr	r3, [pc, #108]	; (8007cb4 <HAL_RCC_OscConfig+0x478>)
 8007c46:	2201      	movs	r2, #1
 8007c48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c4a:	f7fd fc7f 	bl	800554c <HAL_GetTick>
 8007c4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c50:	e008      	b.n	8007c64 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c52:	f7fd fc7b 	bl	800554c <HAL_GetTick>
 8007c56:	4602      	mov	r2, r0
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	1ad3      	subs	r3, r2, r3
 8007c5c:	2b02      	cmp	r3, #2
 8007c5e:	d901      	bls.n	8007c64 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007c60:	2303      	movs	r3, #3
 8007c62:	e05c      	b.n	8007d1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c64:	4b11      	ldr	r3, [pc, #68]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d0f0      	beq.n	8007c52 <HAL_RCC_OscConfig+0x416>
 8007c70:	e054      	b.n	8007d1c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c72:	4b10      	ldr	r3, [pc, #64]	; (8007cb4 <HAL_RCC_OscConfig+0x478>)
 8007c74:	2200      	movs	r2, #0
 8007c76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c78:	f7fd fc68 	bl	800554c <HAL_GetTick>
 8007c7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c7e:	e008      	b.n	8007c92 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c80:	f7fd fc64 	bl	800554c <HAL_GetTick>
 8007c84:	4602      	mov	r2, r0
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	2b02      	cmp	r3, #2
 8007c8c:	d901      	bls.n	8007c92 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007c8e:	2303      	movs	r3, #3
 8007c90:	e045      	b.n	8007d1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c92:	4b06      	ldr	r3, [pc, #24]	; (8007cac <HAL_RCC_OscConfig+0x470>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d1f0      	bne.n	8007c80 <HAL_RCC_OscConfig+0x444>
 8007c9e:	e03d      	b.n	8007d1c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	699b      	ldr	r3, [r3, #24]
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d107      	bne.n	8007cb8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	e038      	b.n	8007d1e <HAL_RCC_OscConfig+0x4e2>
 8007cac:	40023800 	.word	0x40023800
 8007cb0:	40007000 	.word	0x40007000
 8007cb4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007cb8:	4b1b      	ldr	r3, [pc, #108]	; (8007d28 <HAL_RCC_OscConfig+0x4ec>)
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	699b      	ldr	r3, [r3, #24]
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d028      	beq.n	8007d18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007cd0:	429a      	cmp	r2, r3
 8007cd2:	d121      	bne.n	8007d18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007cde:	429a      	cmp	r2, r3
 8007ce0:	d11a      	bne.n	8007d18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007ce2:	68fa      	ldr	r2, [r7, #12]
 8007ce4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007ce8:	4013      	ands	r3, r2
 8007cea:	687a      	ldr	r2, [r7, #4]
 8007cec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007cee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d111      	bne.n	8007d18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cfe:	085b      	lsrs	r3, r3, #1
 8007d00:	3b01      	subs	r3, #1
 8007d02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007d04:	429a      	cmp	r2, r3
 8007d06:	d107      	bne.n	8007d18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007d14:	429a      	cmp	r2, r3
 8007d16:	d001      	beq.n	8007d1c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	e000      	b.n	8007d1e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007d1c:	2300      	movs	r3, #0
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3718      	adds	r7, #24
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}
 8007d26:	bf00      	nop
 8007d28:	40023800 	.word	0x40023800

08007d2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b084      	sub	sp, #16
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
 8007d34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d101      	bne.n	8007d40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	e0cc      	b.n	8007eda <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007d40:	4b68      	ldr	r3, [pc, #416]	; (8007ee4 <HAL_RCC_ClockConfig+0x1b8>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f003 0307 	and.w	r3, r3, #7
 8007d48:	683a      	ldr	r2, [r7, #0]
 8007d4a:	429a      	cmp	r2, r3
 8007d4c:	d90c      	bls.n	8007d68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d4e:	4b65      	ldr	r3, [pc, #404]	; (8007ee4 <HAL_RCC_ClockConfig+0x1b8>)
 8007d50:	683a      	ldr	r2, [r7, #0]
 8007d52:	b2d2      	uxtb	r2, r2
 8007d54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d56:	4b63      	ldr	r3, [pc, #396]	; (8007ee4 <HAL_RCC_ClockConfig+0x1b8>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f003 0307 	and.w	r3, r3, #7
 8007d5e:	683a      	ldr	r2, [r7, #0]
 8007d60:	429a      	cmp	r2, r3
 8007d62:	d001      	beq.n	8007d68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007d64:	2301      	movs	r3, #1
 8007d66:	e0b8      	b.n	8007eda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f003 0302 	and.w	r3, r3, #2
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d020      	beq.n	8007db6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f003 0304 	and.w	r3, r3, #4
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d005      	beq.n	8007d8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007d80:	4b59      	ldr	r3, [pc, #356]	; (8007ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	4a58      	ldr	r2, [pc, #352]	; (8007ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8007d86:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007d8a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f003 0308 	and.w	r3, r3, #8
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d005      	beq.n	8007da4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007d98:	4b53      	ldr	r3, [pc, #332]	; (8007ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	4a52      	ldr	r2, [pc, #328]	; (8007ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8007d9e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007da2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007da4:	4b50      	ldr	r3, [pc, #320]	; (8007ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	689b      	ldr	r3, [r3, #8]
 8007db0:	494d      	ldr	r1, [pc, #308]	; (8007ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8007db2:	4313      	orrs	r3, r2
 8007db4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f003 0301 	and.w	r3, r3, #1
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d044      	beq.n	8007e4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	2b01      	cmp	r3, #1
 8007dc8:	d107      	bne.n	8007dda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007dca:	4b47      	ldr	r3, [pc, #284]	; (8007ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d119      	bne.n	8007e0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	e07f      	b.n	8007eda <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	685b      	ldr	r3, [r3, #4]
 8007dde:	2b02      	cmp	r3, #2
 8007de0:	d003      	beq.n	8007dea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007de6:	2b03      	cmp	r3, #3
 8007de8:	d107      	bne.n	8007dfa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007dea:	4b3f      	ldr	r3, [pc, #252]	; (8007ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d109      	bne.n	8007e0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007df6:	2301      	movs	r3, #1
 8007df8:	e06f      	b.n	8007eda <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007dfa:	4b3b      	ldr	r3, [pc, #236]	; (8007ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f003 0302 	and.w	r3, r3, #2
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d101      	bne.n	8007e0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007e06:	2301      	movs	r3, #1
 8007e08:	e067      	b.n	8007eda <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007e0a:	4b37      	ldr	r3, [pc, #220]	; (8007ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	f023 0203 	bic.w	r2, r3, #3
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	4934      	ldr	r1, [pc, #208]	; (8007ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007e1c:	f7fd fb96 	bl	800554c <HAL_GetTick>
 8007e20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e22:	e00a      	b.n	8007e3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e24:	f7fd fb92 	bl	800554c <HAL_GetTick>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	1ad3      	subs	r3, r2, r3
 8007e2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d901      	bls.n	8007e3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007e36:	2303      	movs	r3, #3
 8007e38:	e04f      	b.n	8007eda <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e3a:	4b2b      	ldr	r3, [pc, #172]	; (8007ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	f003 020c 	and.w	r2, r3, #12
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	009b      	lsls	r3, r3, #2
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d1eb      	bne.n	8007e24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007e4c:	4b25      	ldr	r3, [pc, #148]	; (8007ee4 <HAL_RCC_ClockConfig+0x1b8>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f003 0307 	and.w	r3, r3, #7
 8007e54:	683a      	ldr	r2, [r7, #0]
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d20c      	bcs.n	8007e74 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e5a:	4b22      	ldr	r3, [pc, #136]	; (8007ee4 <HAL_RCC_ClockConfig+0x1b8>)
 8007e5c:	683a      	ldr	r2, [r7, #0]
 8007e5e:	b2d2      	uxtb	r2, r2
 8007e60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e62:	4b20      	ldr	r3, [pc, #128]	; (8007ee4 <HAL_RCC_ClockConfig+0x1b8>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f003 0307 	and.w	r3, r3, #7
 8007e6a:	683a      	ldr	r2, [r7, #0]
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	d001      	beq.n	8007e74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007e70:	2301      	movs	r3, #1
 8007e72:	e032      	b.n	8007eda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f003 0304 	and.w	r3, r3, #4
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d008      	beq.n	8007e92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007e80:	4b19      	ldr	r3, [pc, #100]	; (8007ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8007e82:	689b      	ldr	r3, [r3, #8]
 8007e84:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	68db      	ldr	r3, [r3, #12]
 8007e8c:	4916      	ldr	r1, [pc, #88]	; (8007ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f003 0308 	and.w	r3, r3, #8
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d009      	beq.n	8007eb2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007e9e:	4b12      	ldr	r3, [pc, #72]	; (8007ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8007ea0:	689b      	ldr	r3, [r3, #8]
 8007ea2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	691b      	ldr	r3, [r3, #16]
 8007eaa:	00db      	lsls	r3, r3, #3
 8007eac:	490e      	ldr	r1, [pc, #56]	; (8007ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007eb2:	f000 f821 	bl	8007ef8 <HAL_RCC_GetSysClockFreq>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	4b0b      	ldr	r3, [pc, #44]	; (8007ee8 <HAL_RCC_ClockConfig+0x1bc>)
 8007eba:	689b      	ldr	r3, [r3, #8]
 8007ebc:	091b      	lsrs	r3, r3, #4
 8007ebe:	f003 030f 	and.w	r3, r3, #15
 8007ec2:	490a      	ldr	r1, [pc, #40]	; (8007eec <HAL_RCC_ClockConfig+0x1c0>)
 8007ec4:	5ccb      	ldrb	r3, [r1, r3]
 8007ec6:	fa22 f303 	lsr.w	r3, r2, r3
 8007eca:	4a09      	ldr	r2, [pc, #36]	; (8007ef0 <HAL_RCC_ClockConfig+0x1c4>)
 8007ecc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007ece:	4b09      	ldr	r3, [pc, #36]	; (8007ef4 <HAL_RCC_ClockConfig+0x1c8>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f7fd faf6 	bl	80054c4 <HAL_InitTick>

  return HAL_OK;
 8007ed8:	2300      	movs	r3, #0
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3710      	adds	r7, #16
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
 8007ee2:	bf00      	nop
 8007ee4:	40023c00 	.word	0x40023c00
 8007ee8:	40023800 	.word	0x40023800
 8007eec:	0800bca4 	.word	0x0800bca4
 8007ef0:	20000284 	.word	0x20000284
 8007ef4:	20000288 	.word	0x20000288

08007ef8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007ef8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007efc:	b090      	sub	sp, #64	; 0x40
 8007efe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007f00:	2300      	movs	r3, #0
 8007f02:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t pllvco = 0U;
 8007f04:	2300      	movs	r3, #0
 8007f06:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllp = 0U;
 8007f08:	2300      	movs	r3, #0
 8007f0a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007f10:	4b59      	ldr	r3, [pc, #356]	; (8008078 <HAL_RCC_GetSysClockFreq+0x180>)
 8007f12:	689b      	ldr	r3, [r3, #8]
 8007f14:	f003 030c 	and.w	r3, r3, #12
 8007f18:	2b08      	cmp	r3, #8
 8007f1a:	d00d      	beq.n	8007f38 <HAL_RCC_GetSysClockFreq+0x40>
 8007f1c:	2b08      	cmp	r3, #8
 8007f1e:	f200 80a1 	bhi.w	8008064 <HAL_RCC_GetSysClockFreq+0x16c>
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d002      	beq.n	8007f2c <HAL_RCC_GetSysClockFreq+0x34>
 8007f26:	2b04      	cmp	r3, #4
 8007f28:	d003      	beq.n	8007f32 <HAL_RCC_GetSysClockFreq+0x3a>
 8007f2a:	e09b      	b.n	8008064 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007f2c:	4b53      	ldr	r3, [pc, #332]	; (800807c <HAL_RCC_GetSysClockFreq+0x184>)
 8007f2e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007f30:	e09b      	b.n	800806a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007f32:	4b53      	ldr	r3, [pc, #332]	; (8008080 <HAL_RCC_GetSysClockFreq+0x188>)
 8007f34:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007f36:	e098      	b.n	800806a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007f38:	4b4f      	ldr	r3, [pc, #316]	; (8008078 <HAL_RCC_GetSysClockFreq+0x180>)
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007f40:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007f42:	4b4d      	ldr	r3, [pc, #308]	; (8008078 <HAL_RCC_GetSysClockFreq+0x180>)
 8007f44:	685b      	ldr	r3, [r3, #4]
 8007f46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d028      	beq.n	8007fa0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f4e:	4b4a      	ldr	r3, [pc, #296]	; (8008078 <HAL_RCC_GetSysClockFreq+0x180>)
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	099b      	lsrs	r3, r3, #6
 8007f54:	2200      	movs	r2, #0
 8007f56:	623b      	str	r3, [r7, #32]
 8007f58:	627a      	str	r2, [r7, #36]	; 0x24
 8007f5a:	6a3b      	ldr	r3, [r7, #32]
 8007f5c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007f60:	2100      	movs	r1, #0
 8007f62:	4b47      	ldr	r3, [pc, #284]	; (8008080 <HAL_RCC_GetSysClockFreq+0x188>)
 8007f64:	fb03 f201 	mul.w	r2, r3, r1
 8007f68:	2300      	movs	r3, #0
 8007f6a:	fb00 f303 	mul.w	r3, r0, r3
 8007f6e:	4413      	add	r3, r2
 8007f70:	4a43      	ldr	r2, [pc, #268]	; (8008080 <HAL_RCC_GetSysClockFreq+0x188>)
 8007f72:	fba0 1202 	umull	r1, r2, r0, r2
 8007f76:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007f78:	460a      	mov	r2, r1
 8007f7a:	62ba      	str	r2, [r7, #40]	; 0x28
 8007f7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f7e:	4413      	add	r3, r2
 8007f80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007f82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f84:	2200      	movs	r2, #0
 8007f86:	61bb      	str	r3, [r7, #24]
 8007f88:	61fa      	str	r2, [r7, #28]
 8007f8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f8e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007f92:	f7f8 fc55 	bl	8000840 <__aeabi_uldivmod>
 8007f96:	4602      	mov	r2, r0
 8007f98:	460b      	mov	r3, r1
 8007f9a:	4613      	mov	r3, r2
 8007f9c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f9e:	e053      	b.n	8008048 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007fa0:	4b35      	ldr	r3, [pc, #212]	; (8008078 <HAL_RCC_GetSysClockFreq+0x180>)
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	099b      	lsrs	r3, r3, #6
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	613b      	str	r3, [r7, #16]
 8007faa:	617a      	str	r2, [r7, #20]
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007fb2:	f04f 0b00 	mov.w	fp, #0
 8007fb6:	4652      	mov	r2, sl
 8007fb8:	465b      	mov	r3, fp
 8007fba:	f04f 0000 	mov.w	r0, #0
 8007fbe:	f04f 0100 	mov.w	r1, #0
 8007fc2:	0159      	lsls	r1, r3, #5
 8007fc4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007fc8:	0150      	lsls	r0, r2, #5
 8007fca:	4602      	mov	r2, r0
 8007fcc:	460b      	mov	r3, r1
 8007fce:	ebb2 080a 	subs.w	r8, r2, sl
 8007fd2:	eb63 090b 	sbc.w	r9, r3, fp
 8007fd6:	f04f 0200 	mov.w	r2, #0
 8007fda:	f04f 0300 	mov.w	r3, #0
 8007fde:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007fe2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007fe6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007fea:	ebb2 0408 	subs.w	r4, r2, r8
 8007fee:	eb63 0509 	sbc.w	r5, r3, r9
 8007ff2:	f04f 0200 	mov.w	r2, #0
 8007ff6:	f04f 0300 	mov.w	r3, #0
 8007ffa:	00eb      	lsls	r3, r5, #3
 8007ffc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008000:	00e2      	lsls	r2, r4, #3
 8008002:	4614      	mov	r4, r2
 8008004:	461d      	mov	r5, r3
 8008006:	eb14 030a 	adds.w	r3, r4, sl
 800800a:	603b      	str	r3, [r7, #0]
 800800c:	eb45 030b 	adc.w	r3, r5, fp
 8008010:	607b      	str	r3, [r7, #4]
 8008012:	f04f 0200 	mov.w	r2, #0
 8008016:	f04f 0300 	mov.w	r3, #0
 800801a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800801e:	4629      	mov	r1, r5
 8008020:	028b      	lsls	r3, r1, #10
 8008022:	4621      	mov	r1, r4
 8008024:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008028:	4621      	mov	r1, r4
 800802a:	028a      	lsls	r2, r1, #10
 800802c:	4610      	mov	r0, r2
 800802e:	4619      	mov	r1, r3
 8008030:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008032:	2200      	movs	r2, #0
 8008034:	60bb      	str	r3, [r7, #8]
 8008036:	60fa      	str	r2, [r7, #12]
 8008038:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800803c:	f7f8 fc00 	bl	8000840 <__aeabi_uldivmod>
 8008040:	4602      	mov	r2, r0
 8008042:	460b      	mov	r3, r1
 8008044:	4613      	mov	r3, r2
 8008046:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008048:	4b0b      	ldr	r3, [pc, #44]	; (8008078 <HAL_RCC_GetSysClockFreq+0x180>)
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	0c1b      	lsrs	r3, r3, #16
 800804e:	f003 0303 	and.w	r3, r3, #3
 8008052:	3301      	adds	r3, #1
 8008054:	005b      	lsls	r3, r3, #1
 8008056:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8008058:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800805a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800805c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008060:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008062:	e002      	b.n	800806a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008064:	4b05      	ldr	r3, [pc, #20]	; (800807c <HAL_RCC_GetSysClockFreq+0x184>)
 8008066:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008068:	bf00      	nop
    }
  }
  return sysclockfreq;
 800806a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800806c:	4618      	mov	r0, r3
 800806e:	3740      	adds	r7, #64	; 0x40
 8008070:	46bd      	mov	sp, r7
 8008072:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008076:	bf00      	nop
 8008078:	40023800 	.word	0x40023800
 800807c:	00f42400 	.word	0x00f42400
 8008080:	017d7840 	.word	0x017d7840

08008084 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008084:	b480      	push	{r7}
 8008086:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008088:	4b03      	ldr	r3, [pc, #12]	; (8008098 <HAL_RCC_GetHCLKFreq+0x14>)
 800808a:	681b      	ldr	r3, [r3, #0]
}
 800808c:	4618      	mov	r0, r3
 800808e:	46bd      	mov	sp, r7
 8008090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008094:	4770      	bx	lr
 8008096:	bf00      	nop
 8008098:	20000284 	.word	0x20000284

0800809c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80080a0:	f7ff fff0 	bl	8008084 <HAL_RCC_GetHCLKFreq>
 80080a4:	4602      	mov	r2, r0
 80080a6:	4b05      	ldr	r3, [pc, #20]	; (80080bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80080a8:	689b      	ldr	r3, [r3, #8]
 80080aa:	0a9b      	lsrs	r3, r3, #10
 80080ac:	f003 0307 	and.w	r3, r3, #7
 80080b0:	4903      	ldr	r1, [pc, #12]	; (80080c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80080b2:	5ccb      	ldrb	r3, [r1, r3]
 80080b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	bd80      	pop	{r7, pc}
 80080bc:	40023800 	.word	0x40023800
 80080c0:	0800bcb4 	.word	0x0800bcb4

080080c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b082      	sub	sp, #8
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d101      	bne.n	80080d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	e07b      	b.n	80081ce <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d108      	bne.n	80080f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80080e6:	d009      	beq.n	80080fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2200      	movs	r2, #0
 80080ec:	61da      	str	r2, [r3, #28]
 80080ee:	e005      	b.n	80080fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2200      	movs	r2, #0
 80080f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2200      	movs	r2, #0
 8008100:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008108:	b2db      	uxtb	r3, r3
 800810a:	2b00      	cmp	r3, #0
 800810c:	d106      	bne.n	800811c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2200      	movs	r2, #0
 8008112:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f7fc fe12 	bl	8004d40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2202      	movs	r2, #2
 8008120:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	681a      	ldr	r2, [r3, #0]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008132:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008144:	431a      	orrs	r2, r3
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	68db      	ldr	r3, [r3, #12]
 800814a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800814e:	431a      	orrs	r2, r3
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	691b      	ldr	r3, [r3, #16]
 8008154:	f003 0302 	and.w	r3, r3, #2
 8008158:	431a      	orrs	r2, r3
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	695b      	ldr	r3, [r3, #20]
 800815e:	f003 0301 	and.w	r3, r3, #1
 8008162:	431a      	orrs	r2, r3
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	699b      	ldr	r3, [r3, #24]
 8008168:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800816c:	431a      	orrs	r2, r3
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	69db      	ldr	r3, [r3, #28]
 8008172:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008176:	431a      	orrs	r2, r3
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6a1b      	ldr	r3, [r3, #32]
 800817c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008180:	ea42 0103 	orr.w	r1, r2, r3
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008188:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	430a      	orrs	r2, r1
 8008192:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	699b      	ldr	r3, [r3, #24]
 8008198:	0c1b      	lsrs	r3, r3, #16
 800819a:	f003 0104 	and.w	r1, r3, #4
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081a2:	f003 0210 	and.w	r2, r3, #16
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	430a      	orrs	r2, r1
 80081ac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	69da      	ldr	r2, [r3, #28]
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80081bc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2200      	movs	r2, #0
 80081c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2201      	movs	r2, #1
 80081c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80081cc:	2300      	movs	r3, #0
}
 80081ce:	4618      	mov	r0, r3
 80081d0:	3708      	adds	r7, #8
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}

080081d6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80081d6:	b580      	push	{r7, lr}
 80081d8:	b088      	sub	sp, #32
 80081da:	af00      	add	r7, sp, #0
 80081dc:	60f8      	str	r0, [r7, #12]
 80081de:	60b9      	str	r1, [r7, #8]
 80081e0:	603b      	str	r3, [r7, #0]
 80081e2:	4613      	mov	r3, r2
 80081e4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80081e6:	f7fd f9b1 	bl	800554c <HAL_GetTick>
 80081ea:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80081ec:	88fb      	ldrh	r3, [r7, #6]
 80081ee:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80081f6:	b2db      	uxtb	r3, r3
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d001      	beq.n	8008200 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80081fc:	2302      	movs	r3, #2
 80081fe:	e12a      	b.n	8008456 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d002      	beq.n	800820c <HAL_SPI_Transmit+0x36>
 8008206:	88fb      	ldrh	r3, [r7, #6]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d101      	bne.n	8008210 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	e122      	b.n	8008456 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008216:	2b01      	cmp	r3, #1
 8008218:	d101      	bne.n	800821e <HAL_SPI_Transmit+0x48>
 800821a:	2302      	movs	r3, #2
 800821c:	e11b      	b.n	8008456 <HAL_SPI_Transmit+0x280>
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	2201      	movs	r2, #1
 8008222:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2203      	movs	r2, #3
 800822a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2200      	movs	r2, #0
 8008232:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	68ba      	ldr	r2, [r7, #8]
 8008238:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	88fa      	ldrh	r2, [r7, #6]
 800823e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	88fa      	ldrh	r2, [r7, #6]
 8008244:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	2200      	movs	r2, #0
 800824a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	2200      	movs	r2, #0
 8008250:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	2200      	movs	r2, #0
 8008256:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	2200      	movs	r2, #0
 800825c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	2200      	movs	r2, #0
 8008262:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	689b      	ldr	r3, [r3, #8]
 8008268:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800826c:	d10f      	bne.n	800828e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	681a      	ldr	r2, [r3, #0]
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800827c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	681a      	ldr	r2, [r3, #0]
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800828c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008298:	2b40      	cmp	r3, #64	; 0x40
 800829a:	d007      	beq.n	80082ac <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082aa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80082b4:	d152      	bne.n	800835c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d002      	beq.n	80082c4 <HAL_SPI_Transmit+0xee>
 80082be:	8b7b      	ldrh	r3, [r7, #26]
 80082c0:	2b01      	cmp	r3, #1
 80082c2:	d145      	bne.n	8008350 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082c8:	881a      	ldrh	r2, [r3, #0]
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082d4:	1c9a      	adds	r2, r3, #2
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80082de:	b29b      	uxth	r3, r3
 80082e0:	3b01      	subs	r3, #1
 80082e2:	b29a      	uxth	r2, r3
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80082e8:	e032      	b.n	8008350 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	689b      	ldr	r3, [r3, #8]
 80082f0:	f003 0302 	and.w	r3, r3, #2
 80082f4:	2b02      	cmp	r3, #2
 80082f6:	d112      	bne.n	800831e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082fc:	881a      	ldrh	r2, [r3, #0]
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008308:	1c9a      	adds	r2, r3, #2
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008312:	b29b      	uxth	r3, r3
 8008314:	3b01      	subs	r3, #1
 8008316:	b29a      	uxth	r2, r3
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	86da      	strh	r2, [r3, #54]	; 0x36
 800831c:	e018      	b.n	8008350 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800831e:	f7fd f915 	bl	800554c <HAL_GetTick>
 8008322:	4602      	mov	r2, r0
 8008324:	69fb      	ldr	r3, [r7, #28]
 8008326:	1ad3      	subs	r3, r2, r3
 8008328:	683a      	ldr	r2, [r7, #0]
 800832a:	429a      	cmp	r2, r3
 800832c:	d803      	bhi.n	8008336 <HAL_SPI_Transmit+0x160>
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008334:	d102      	bne.n	800833c <HAL_SPI_Transmit+0x166>
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d109      	bne.n	8008350 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	2201      	movs	r2, #1
 8008340:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	2200      	movs	r2, #0
 8008348:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 800834c:	2303      	movs	r3, #3
 800834e:	e082      	b.n	8008456 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008354:	b29b      	uxth	r3, r3
 8008356:	2b00      	cmp	r3, #0
 8008358:	d1c7      	bne.n	80082ea <HAL_SPI_Transmit+0x114>
 800835a:	e053      	b.n	8008404 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d002      	beq.n	800836a <HAL_SPI_Transmit+0x194>
 8008364:	8b7b      	ldrh	r3, [r7, #26]
 8008366:	2b01      	cmp	r3, #1
 8008368:	d147      	bne.n	80083fa <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	330c      	adds	r3, #12
 8008374:	7812      	ldrb	r2, [r2, #0]
 8008376:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800837c:	1c5a      	adds	r2, r3, #1
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008386:	b29b      	uxth	r3, r3
 8008388:	3b01      	subs	r3, #1
 800838a:	b29a      	uxth	r2, r3
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008390:	e033      	b.n	80083fa <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	689b      	ldr	r3, [r3, #8]
 8008398:	f003 0302 	and.w	r3, r3, #2
 800839c:	2b02      	cmp	r3, #2
 800839e:	d113      	bne.n	80083c8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	330c      	adds	r3, #12
 80083aa:	7812      	ldrb	r2, [r2, #0]
 80083ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083b2:	1c5a      	adds	r2, r3, #1
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083bc:	b29b      	uxth	r3, r3
 80083be:	3b01      	subs	r3, #1
 80083c0:	b29a      	uxth	r2, r3
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	86da      	strh	r2, [r3, #54]	; 0x36
 80083c6:	e018      	b.n	80083fa <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80083c8:	f7fd f8c0 	bl	800554c <HAL_GetTick>
 80083cc:	4602      	mov	r2, r0
 80083ce:	69fb      	ldr	r3, [r7, #28]
 80083d0:	1ad3      	subs	r3, r2, r3
 80083d2:	683a      	ldr	r2, [r7, #0]
 80083d4:	429a      	cmp	r2, r3
 80083d6:	d803      	bhi.n	80083e0 <HAL_SPI_Transmit+0x20a>
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80083de:	d102      	bne.n	80083e6 <HAL_SPI_Transmit+0x210>
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d109      	bne.n	80083fa <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2201      	movs	r2, #1
 80083ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	2200      	movs	r2, #0
 80083f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 80083f6:	2303      	movs	r3, #3
 80083f8:	e02d      	b.n	8008456 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083fe:	b29b      	uxth	r3, r3
 8008400:	2b00      	cmp	r3, #0
 8008402:	d1c6      	bne.n	8008392 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008404:	69fa      	ldr	r2, [r7, #28]
 8008406:	6839      	ldr	r1, [r7, #0]
 8008408:	68f8      	ldr	r0, [r7, #12]
 800840a:	f000 fbd7 	bl	8008bbc <SPI_EndRxTxTransaction>
 800840e:	4603      	mov	r3, r0
 8008410:	2b00      	cmp	r3, #0
 8008412:	d002      	beq.n	800841a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2220      	movs	r2, #32
 8008418:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	689b      	ldr	r3, [r3, #8]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d10a      	bne.n	8008438 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008422:	2300      	movs	r3, #0
 8008424:	617b      	str	r3, [r7, #20]
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	68db      	ldr	r3, [r3, #12]
 800842c:	617b      	str	r3, [r7, #20]
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	689b      	ldr	r3, [r3, #8]
 8008434:	617b      	str	r3, [r7, #20]
 8008436:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	2201      	movs	r2, #1
 800843c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	2200      	movs	r2, #0
 8008444:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800844c:	2b00      	cmp	r3, #0
 800844e:	d001      	beq.n	8008454 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8008450:	2301      	movs	r3, #1
 8008452:	e000      	b.n	8008456 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8008454:	2300      	movs	r3, #0
  }
}
 8008456:	4618      	mov	r0, r3
 8008458:	3720      	adds	r7, #32
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}
	...

08008460 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
 8008466:	60f8      	str	r0, [r7, #12]
 8008468:	60b9      	str	r1, [r7, #8]
 800846a:	4613      	mov	r3, r2
 800846c:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008474:	b2db      	uxtb	r3, r3
 8008476:	2b01      	cmp	r3, #1
 8008478:	d001      	beq.n	800847e <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 800847a:	2302      	movs	r3, #2
 800847c:	e0a9      	b.n	80085d2 <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d002      	beq.n	800848a <HAL_SPI_Receive_DMA+0x2a>
 8008484:	88fb      	ldrh	r3, [r7, #6]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d101      	bne.n	800848e <HAL_SPI_Receive_DMA+0x2e>
  {
    return HAL_ERROR;
 800848a:	2301      	movs	r3, #1
 800848c:	e0a1      	b.n	80085d2 <HAL_SPI_Receive_DMA+0x172>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	689b      	ldr	r3, [r3, #8]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d110      	bne.n	80084b8 <HAL_SPI_Receive_DMA+0x58>
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800849e:	d10b      	bne.n	80084b8 <HAL_SPI_Receive_DMA+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	2204      	movs	r2, #4
 80084a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80084a8:	88fb      	ldrh	r3, [r7, #6]
 80084aa:	68ba      	ldr	r2, [r7, #8]
 80084ac:	68b9      	ldr	r1, [r7, #8]
 80084ae:	68f8      	ldr	r0, [r7, #12]
 80084b0:	f000 f89a 	bl	80085e8 <HAL_SPI_TransmitReceive_DMA>
 80084b4:	4603      	mov	r3, r0
 80084b6:	e08c      	b.n	80085d2 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80084be:	2b01      	cmp	r3, #1
 80084c0:	d101      	bne.n	80084c6 <HAL_SPI_Receive_DMA+0x66>
 80084c2:	2302      	movs	r3, #2
 80084c4:	e085      	b.n	80085d2 <HAL_SPI_Receive_DMA+0x172>
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	2201      	movs	r2, #1
 80084ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2204      	movs	r2, #4
 80084d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	2200      	movs	r2, #0
 80084da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	68ba      	ldr	r2, [r7, #8]
 80084e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	88fa      	ldrh	r2, [r7, #6]
 80084e6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	88fa      	ldrh	r2, [r7, #6]
 80084ec:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2200      	movs	r2, #0
 80084f2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	2200      	movs	r2, #0
 80084f8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2200      	movs	r2, #0
 80084fe:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2200      	movs	r2, #0
 8008504:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	689b      	ldr	r3, [r3, #8]
 800850a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800850e:	d10f      	bne.n	8008530 <HAL_SPI_Receive_DMA+0xd0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	681a      	ldr	r2, [r3, #0]
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800851e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	681a      	ldr	r2, [r3, #0]
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800852e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008534:	4a29      	ldr	r2, [pc, #164]	; (80085dc <HAL_SPI_Receive_DMA+0x17c>)
 8008536:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800853c:	4a28      	ldr	r2, [pc, #160]	; (80085e0 <HAL_SPI_Receive_DMA+0x180>)
 800853e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008544:	4a27      	ldr	r2, [pc, #156]	; (80085e4 <HAL_SPI_Receive_DMA+0x184>)
 8008546:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800854c:	2200      	movs	r2, #0
 800854e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	330c      	adds	r3, #12
 800855a:	4619      	mov	r1, r3
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008560:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008566:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8008568:	f7fd f9fa 	bl	8005960 <HAL_DMA_Start_IT>
 800856c:	4603      	mov	r3, r0
 800856e:	2b00      	cmp	r3, #0
 8008570:	d00b      	beq.n	800858a <HAL_SPI_Receive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008576:	f043 0210 	orr.w	r2, r3, #16
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	2200      	movs	r2, #0
 8008582:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8008586:	2301      	movs	r3, #1
 8008588:	e023      	b.n	80085d2 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008594:	2b40      	cmp	r3, #64	; 0x40
 8008596:	d007      	beq.n	80085a8 <HAL_SPI_Receive_DMA+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	681a      	ldr	r2, [r3, #0]
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80085a6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	2200      	movs	r2, #0
 80085ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	685a      	ldr	r2, [r3, #4]
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f042 0220 	orr.w	r2, r2, #32
 80085be:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	685a      	ldr	r2, [r3, #4]
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f042 0201 	orr.w	r2, r2, #1
 80085ce:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80085d0:	2300      	movs	r3, #0
}
 80085d2:	4618      	mov	r0, r3
 80085d4:	3710      	adds	r7, #16
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}
 80085da:	bf00      	nop
 80085dc:	08008969 	.word	0x08008969
 80085e0:	08008831 	.word	0x08008831
 80085e4:	080089a1 	.word	0x080089a1

080085e8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b086      	sub	sp, #24
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	60f8      	str	r0, [r7, #12]
 80085f0:	60b9      	str	r1, [r7, #8]
 80085f2:	607a      	str	r2, [r7, #4]
 80085f4:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80085fc:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8008604:	7dfb      	ldrb	r3, [r7, #23]
 8008606:	2b01      	cmp	r3, #1
 8008608:	d00c      	beq.n	8008624 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008610:	d106      	bne.n	8008620 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	689b      	ldr	r3, [r3, #8]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d102      	bne.n	8008620 <HAL_SPI_TransmitReceive_DMA+0x38>
 800861a:	7dfb      	ldrb	r3, [r7, #23]
 800861c:	2b04      	cmp	r3, #4
 800861e:	d001      	beq.n	8008624 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008620:	2302      	movs	r3, #2
 8008622:	e0cf      	b.n	80087c4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d005      	beq.n	8008636 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d002      	beq.n	8008636 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8008630:	887b      	ldrh	r3, [r7, #2]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d101      	bne.n	800863a <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8008636:	2301      	movs	r3, #1
 8008638:	e0c4      	b.n	80087c4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008640:	2b01      	cmp	r3, #1
 8008642:	d101      	bne.n	8008648 <HAL_SPI_TransmitReceive_DMA+0x60>
 8008644:	2302      	movs	r3, #2
 8008646:	e0bd      	b.n	80087c4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	2201      	movs	r2, #1
 800864c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008656:	b2db      	uxtb	r3, r3
 8008658:	2b04      	cmp	r3, #4
 800865a:	d003      	beq.n	8008664 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	2205      	movs	r2, #5
 8008660:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2200      	movs	r2, #0
 8008668:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	68ba      	ldr	r2, [r7, #8]
 800866e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	887a      	ldrh	r2, [r7, #2]
 8008674:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	887a      	ldrh	r2, [r7, #2]
 800867a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	687a      	ldr	r2, [r7, #4]
 8008680:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	887a      	ldrh	r2, [r7, #2]
 8008686:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	887a      	ldrh	r2, [r7, #2]
 800868c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2200      	movs	r2, #0
 8008692:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2200      	movs	r2, #0
 8008698:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	2b04      	cmp	r3, #4
 80086a4:	d108      	bne.n	80086b8 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086aa:	4a48      	ldr	r2, [pc, #288]	; (80087cc <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 80086ac:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086b2:	4a47      	ldr	r2, [pc, #284]	; (80087d0 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 80086b4:	63da      	str	r2, [r3, #60]	; 0x3c
 80086b6:	e007      	b.n	80086c8 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086bc:	4a45      	ldr	r2, [pc, #276]	; (80087d4 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 80086be:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086c4:	4a44      	ldr	r2, [pc, #272]	; (80087d8 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 80086c6:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086cc:	4a43      	ldr	r2, [pc, #268]	; (80087dc <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 80086ce:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086d4:	2200      	movs	r2, #0
 80086d6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	330c      	adds	r3, #12
 80086e2:	4619      	mov	r1, r3
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086e8:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086ee:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80086f0:	f7fd f936 	bl	8005960 <HAL_DMA_Start_IT>
 80086f4:	4603      	mov	r3, r0
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d00b      	beq.n	8008712 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086fe:	f043 0210 	orr.w	r2, r3, #16
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	2200      	movs	r2, #0
 800870a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 800870e:	2301      	movs	r3, #1
 8008710:	e058      	b.n	80087c4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	685a      	ldr	r2, [r3, #4]
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f042 0201 	orr.w	r2, r2, #1
 8008720:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008726:	2200      	movs	r2, #0
 8008728:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800872e:	2200      	movs	r2, #0
 8008730:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008736:	2200      	movs	r2, #0
 8008738:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800873e:	2200      	movs	r2, #0
 8008740:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800874a:	4619      	mov	r1, r3
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	330c      	adds	r3, #12
 8008752:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008758:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800875a:	f7fd f901 	bl	8005960 <HAL_DMA_Start_IT>
 800875e:	4603      	mov	r3, r0
 8008760:	2b00      	cmp	r3, #0
 8008762:	d00b      	beq.n	800877c <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008768:	f043 0210 	orr.w	r2, r3, #16
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	2200      	movs	r2, #0
 8008774:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8008778:	2301      	movs	r3, #1
 800877a:	e023      	b.n	80087c4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008786:	2b40      	cmp	r3, #64	; 0x40
 8008788:	d007      	beq.n	800879a <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	681a      	ldr	r2, [r3, #0]
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008798:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2200      	movs	r2, #0
 800879e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	685a      	ldr	r2, [r3, #4]
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f042 0220 	orr.w	r2, r2, #32
 80087b0:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	685a      	ldr	r2, [r3, #4]
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f042 0202 	orr.w	r2, r2, #2
 80087c0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80087c2:	2300      	movs	r3, #0
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	3718      	adds	r7, #24
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}
 80087cc:	08008969 	.word	0x08008969
 80087d0:	08008831 	.word	0x08008831
 80087d4:	08008985 	.word	0x08008985
 80087d8:	080088d9 	.word	0x080088d9
 80087dc:	080089a1 	.word	0x080089a1

080087e0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80087e0:	b480      	push	{r7}
 80087e2:	b083      	sub	sp, #12
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80087e8:	bf00      	nop
 80087ea:	370c      	adds	r7, #12
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr

080087f4 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b083      	sub	sp, #12
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80087fc:	bf00      	nop
 80087fe:	370c      	adds	r7, #12
 8008800:	46bd      	mov	sp, r7
 8008802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008806:	4770      	bx	lr

08008808 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008808:	b480      	push	{r7}
 800880a:	b083      	sub	sp, #12
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8008810:	bf00      	nop
 8008812:	370c      	adds	r7, #12
 8008814:	46bd      	mov	sp, r7
 8008816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881a:	4770      	bx	lr

0800881c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800881c:	b480      	push	{r7}
 800881e:	b083      	sub	sp, #12
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008824:	bf00      	nop
 8008826:	370c      	adds	r7, #12
 8008828:	46bd      	mov	sp, r7
 800882a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882e:	4770      	bx	lr

08008830 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b084      	sub	sp, #16
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800883c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800883e:	f7fc fe85 	bl	800554c <HAL_GetTick>
 8008842:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800884e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008852:	d03b      	beq.n	80088cc <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	685a      	ldr	r2, [r3, #4]
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f022 0220 	bic.w	r2, r2, #32
 8008862:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	689b      	ldr	r3, [r3, #8]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d10d      	bne.n	8008888 <SPI_DMAReceiveCplt+0x58>
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	685b      	ldr	r3, [r3, #4]
 8008870:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008874:	d108      	bne.n	8008888 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	685a      	ldr	r2, [r3, #4]
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f022 0203 	bic.w	r2, r2, #3
 8008884:	605a      	str	r2, [r3, #4]
 8008886:	e007      	b.n	8008898 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	685a      	ldr	r2, [r3, #4]
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f022 0201 	bic.w	r2, r2, #1
 8008896:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008898:	68ba      	ldr	r2, [r7, #8]
 800889a:	2164      	movs	r1, #100	; 0x64
 800889c:	68f8      	ldr	r0, [r7, #12]
 800889e:	f000 f927 	bl	8008af0 <SPI_EndRxTransaction>
 80088a2:	4603      	mov	r3, r0
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d002      	beq.n	80088ae <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2220      	movs	r2, #32
 80088ac:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	2200      	movs	r2, #0
 80088b2:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d003      	beq.n	80088cc <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80088c4:	68f8      	ldr	r0, [r7, #12]
 80088c6:	f7ff ffa9 	bl	800881c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80088ca:	e002      	b.n	80088d2 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80088cc:	68f8      	ldr	r0, [r7, #12]
 80088ce:	f7fb fb59 	bl	8003f84 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80088d2:	3710      	adds	r7, #16
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}

080088d8 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b084      	sub	sp, #16
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088e4:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80088e6:	f7fc fe31 	bl	800554c <HAL_GetTick>
 80088ea:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088fa:	d02f      	beq.n	800895c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	685a      	ldr	r2, [r3, #4]
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f022 0220 	bic.w	r2, r2, #32
 800890a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800890c:	68ba      	ldr	r2, [r7, #8]
 800890e:	2164      	movs	r1, #100	; 0x64
 8008910:	68f8      	ldr	r0, [r7, #12]
 8008912:	f000 f953 	bl	8008bbc <SPI_EndRxTxTransaction>
 8008916:	4603      	mov	r3, r0
 8008918:	2b00      	cmp	r3, #0
 800891a:	d005      	beq.n	8008928 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008920:	f043 0220 	orr.w	r2, r3, #32
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	685a      	ldr	r2, [r3, #4]
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f022 0203 	bic.w	r2, r2, #3
 8008936:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	2200      	movs	r2, #0
 800893c:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	2200      	movs	r2, #0
 8008942:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2201      	movs	r2, #1
 8008948:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008950:	2b00      	cmp	r3, #0
 8008952:	d003      	beq.n	800895c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008954:	68f8      	ldr	r0, [r7, #12]
 8008956:	f7ff ff61 	bl	800881c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800895a:	e002      	b.n	8008962 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800895c:	68f8      	ldr	r0, [r7, #12]
 800895e:	f7ff ff3f 	bl	80087e0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008962:	3710      	adds	r7, #16
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}

08008968 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b084      	sub	sp, #16
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008974:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8008976:	68f8      	ldr	r0, [r7, #12]
 8008978:	f7ff ff3c 	bl	80087f4 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800897c:	bf00      	nop
 800897e:	3710      	adds	r7, #16
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}

08008984 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b084      	sub	sp, #16
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008990:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8008992:	68f8      	ldr	r0, [r7, #12]
 8008994:	f7ff ff38 	bl	8008808 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008998:	bf00      	nop
 800899a:	3710      	adds	r7, #16
 800899c:	46bd      	mov	sp, r7
 800899e:	bd80      	pop	{r7, pc}

080089a0 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b084      	sub	sp, #16
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089ac:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	685a      	ldr	r2, [r3, #4]
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f022 0203 	bic.w	r2, r2, #3
 80089bc:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089c2:	f043 0210 	orr.w	r2, r3, #16
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	2201      	movs	r2, #1
 80089ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80089d2:	68f8      	ldr	r0, [r7, #12]
 80089d4:	f7ff ff22 	bl	800881c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80089d8:	bf00      	nop
 80089da:	3710      	adds	r7, #16
 80089dc:	46bd      	mov	sp, r7
 80089de:	bd80      	pop	{r7, pc}

080089e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b088      	sub	sp, #32
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	60f8      	str	r0, [r7, #12]
 80089e8:	60b9      	str	r1, [r7, #8]
 80089ea:	603b      	str	r3, [r7, #0]
 80089ec:	4613      	mov	r3, r2
 80089ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80089f0:	f7fc fdac 	bl	800554c <HAL_GetTick>
 80089f4:	4602      	mov	r2, r0
 80089f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089f8:	1a9b      	subs	r3, r3, r2
 80089fa:	683a      	ldr	r2, [r7, #0]
 80089fc:	4413      	add	r3, r2
 80089fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008a00:	f7fc fda4 	bl	800554c <HAL_GetTick>
 8008a04:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008a06:	4b39      	ldr	r3, [pc, #228]	; (8008aec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	015b      	lsls	r3, r3, #5
 8008a0c:	0d1b      	lsrs	r3, r3, #20
 8008a0e:	69fa      	ldr	r2, [r7, #28]
 8008a10:	fb02 f303 	mul.w	r3, r2, r3
 8008a14:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008a16:	e055      	b.n	8008ac4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008a1e:	d051      	beq.n	8008ac4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008a20:	f7fc fd94 	bl	800554c <HAL_GetTick>
 8008a24:	4602      	mov	r2, r0
 8008a26:	69bb      	ldr	r3, [r7, #24]
 8008a28:	1ad3      	subs	r3, r2, r3
 8008a2a:	69fa      	ldr	r2, [r7, #28]
 8008a2c:	429a      	cmp	r2, r3
 8008a2e:	d902      	bls.n	8008a36 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008a30:	69fb      	ldr	r3, [r7, #28]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d13d      	bne.n	8008ab2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	685a      	ldr	r2, [r3, #4]
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008a44:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	685b      	ldr	r3, [r3, #4]
 8008a4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008a4e:	d111      	bne.n	8008a74 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	689b      	ldr	r3, [r3, #8]
 8008a54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a58:	d004      	beq.n	8008a64 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	689b      	ldr	r3, [r3, #8]
 8008a5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a62:	d107      	bne.n	8008a74 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	681a      	ldr	r2, [r3, #0]
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a72:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a7c:	d10f      	bne.n	8008a9e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	681a      	ldr	r2, [r3, #0]
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008a8c:	601a      	str	r2, [r3, #0]
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008a9c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008aae:	2303      	movs	r3, #3
 8008ab0:	e018      	b.n	8008ae4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d102      	bne.n	8008abe <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	61fb      	str	r3, [r7, #28]
 8008abc:	e002      	b.n	8008ac4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	3b01      	subs	r3, #1
 8008ac2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	689a      	ldr	r2, [r3, #8]
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	4013      	ands	r3, r2
 8008ace:	68ba      	ldr	r2, [r7, #8]
 8008ad0:	429a      	cmp	r2, r3
 8008ad2:	bf0c      	ite	eq
 8008ad4:	2301      	moveq	r3, #1
 8008ad6:	2300      	movne	r3, #0
 8008ad8:	b2db      	uxtb	r3, r3
 8008ada:	461a      	mov	r2, r3
 8008adc:	79fb      	ldrb	r3, [r7, #7]
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	d19a      	bne.n	8008a18 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008ae2:	2300      	movs	r3, #0
}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	3720      	adds	r7, #32
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}
 8008aec:	20000284 	.word	0x20000284

08008af0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b086      	sub	sp, #24
 8008af4:	af02      	add	r7, sp, #8
 8008af6:	60f8      	str	r0, [r7, #12]
 8008af8:	60b9      	str	r1, [r7, #8]
 8008afa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	685b      	ldr	r3, [r3, #4]
 8008b00:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008b04:	d111      	bne.n	8008b2a <SPI_EndRxTransaction+0x3a>
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	689b      	ldr	r3, [r3, #8]
 8008b0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b0e:	d004      	beq.n	8008b1a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	689b      	ldr	r3, [r3, #8]
 8008b14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b18:	d107      	bne.n	8008b2a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	681a      	ldr	r2, [r3, #0]
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b28:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	685b      	ldr	r3, [r3, #4]
 8008b2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008b32:	d12a      	bne.n	8008b8a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	689b      	ldr	r3, [r3, #8]
 8008b38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b3c:	d012      	beq.n	8008b64 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	9300      	str	r3, [sp, #0]
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	2200      	movs	r2, #0
 8008b46:	2180      	movs	r1, #128	; 0x80
 8008b48:	68f8      	ldr	r0, [r7, #12]
 8008b4a:	f7ff ff49 	bl	80089e0 <SPI_WaitFlagStateUntilTimeout>
 8008b4e:	4603      	mov	r3, r0
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d02d      	beq.n	8008bb0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b58:	f043 0220 	orr.w	r2, r3, #32
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008b60:	2303      	movs	r3, #3
 8008b62:	e026      	b.n	8008bb2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	9300      	str	r3, [sp, #0]
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	2101      	movs	r1, #1
 8008b6e:	68f8      	ldr	r0, [r7, #12]
 8008b70:	f7ff ff36 	bl	80089e0 <SPI_WaitFlagStateUntilTimeout>
 8008b74:	4603      	mov	r3, r0
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d01a      	beq.n	8008bb0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b7e:	f043 0220 	orr.w	r2, r3, #32
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008b86:	2303      	movs	r3, #3
 8008b88:	e013      	b.n	8008bb2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	9300      	str	r3, [sp, #0]
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	2200      	movs	r2, #0
 8008b92:	2101      	movs	r1, #1
 8008b94:	68f8      	ldr	r0, [r7, #12]
 8008b96:	f7ff ff23 	bl	80089e0 <SPI_WaitFlagStateUntilTimeout>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d007      	beq.n	8008bb0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ba4:	f043 0220 	orr.w	r2, r3, #32
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008bac:	2303      	movs	r3, #3
 8008bae:	e000      	b.n	8008bb2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008bb0:	2300      	movs	r3, #0
}
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	3710      	adds	r7, #16
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	bd80      	pop	{r7, pc}
	...

08008bbc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b088      	sub	sp, #32
 8008bc0:	af02      	add	r7, sp, #8
 8008bc2:	60f8      	str	r0, [r7, #12]
 8008bc4:	60b9      	str	r1, [r7, #8]
 8008bc6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	9300      	str	r3, [sp, #0]
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	2201      	movs	r2, #1
 8008bd0:	2102      	movs	r1, #2
 8008bd2:	68f8      	ldr	r0, [r7, #12]
 8008bd4:	f7ff ff04 	bl	80089e0 <SPI_WaitFlagStateUntilTimeout>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d007      	beq.n	8008bee <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008be2:	f043 0220 	orr.w	r2, r3, #32
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8008bea:	2303      	movs	r3, #3
 8008bec:	e032      	b.n	8008c54 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008bee:	4b1b      	ldr	r3, [pc, #108]	; (8008c5c <SPI_EndRxTxTransaction+0xa0>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	4a1b      	ldr	r2, [pc, #108]	; (8008c60 <SPI_EndRxTxTransaction+0xa4>)
 8008bf4:	fba2 2303 	umull	r2, r3, r2, r3
 8008bf8:	0d5b      	lsrs	r3, r3, #21
 8008bfa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008bfe:	fb02 f303 	mul.w	r3, r2, r3
 8008c02:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008c0c:	d112      	bne.n	8008c34 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	9300      	str	r3, [sp, #0]
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	2200      	movs	r2, #0
 8008c16:	2180      	movs	r1, #128	; 0x80
 8008c18:	68f8      	ldr	r0, [r7, #12]
 8008c1a:	f7ff fee1 	bl	80089e0 <SPI_WaitFlagStateUntilTimeout>
 8008c1e:	4603      	mov	r3, r0
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d016      	beq.n	8008c52 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c28:	f043 0220 	orr.w	r2, r3, #32
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008c30:	2303      	movs	r3, #3
 8008c32:	e00f      	b.n	8008c54 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008c34:	697b      	ldr	r3, [r7, #20]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d00a      	beq.n	8008c50 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	3b01      	subs	r3, #1
 8008c3e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	689b      	ldr	r3, [r3, #8]
 8008c46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c4a:	2b80      	cmp	r3, #128	; 0x80
 8008c4c:	d0f2      	beq.n	8008c34 <SPI_EndRxTxTransaction+0x78>
 8008c4e:	e000      	b.n	8008c52 <SPI_EndRxTxTransaction+0x96>
        break;
 8008c50:	bf00      	nop
  }

  return HAL_OK;
 8008c52:	2300      	movs	r3, #0
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	3718      	adds	r7, #24
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	bd80      	pop	{r7, pc}
 8008c5c:	20000284 	.word	0x20000284
 8008c60:	165e9f81 	.word	0x165e9f81

08008c64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b082      	sub	sp, #8
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d101      	bne.n	8008c76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008c72:	2301      	movs	r3, #1
 8008c74:	e041      	b.n	8008cfa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c7c:	b2db      	uxtb	r3, r3
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d106      	bne.n	8008c90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2200      	movs	r2, #0
 8008c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f7fc f95e 	bl	8004f4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2202      	movs	r2, #2
 8008c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	3304      	adds	r3, #4
 8008ca0:	4619      	mov	r1, r3
 8008ca2:	4610      	mov	r0, r2
 8008ca4:	f000 fdb4 	bl	8009810 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2201      	movs	r2, #1
 8008cac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2201      	movs	r2, #1
 8008cbc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2201      	movs	r2, #1
 8008ccc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2201      	movs	r2, #1
 8008cd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2201      	movs	r2, #1
 8008cdc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2201      	movs	r2, #1
 8008ce4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2201      	movs	r2, #1
 8008cec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2201      	movs	r2, #1
 8008cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008cf8:	2300      	movs	r3, #0
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3708      	adds	r7, #8
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}
	...

08008d04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008d04:	b480      	push	{r7}
 8008d06:	b085      	sub	sp, #20
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	2b01      	cmp	r3, #1
 8008d16:	d001      	beq.n	8008d1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008d18:	2301      	movs	r3, #1
 8008d1a:	e044      	b.n	8008da6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2202      	movs	r2, #2
 8008d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	68da      	ldr	r2, [r3, #12]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f042 0201 	orr.w	r2, r2, #1
 8008d32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	4a1e      	ldr	r2, [pc, #120]	; (8008db4 <HAL_TIM_Base_Start_IT+0xb0>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d018      	beq.n	8008d70 <HAL_TIM_Base_Start_IT+0x6c>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d46:	d013      	beq.n	8008d70 <HAL_TIM_Base_Start_IT+0x6c>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	4a1a      	ldr	r2, [pc, #104]	; (8008db8 <HAL_TIM_Base_Start_IT+0xb4>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d00e      	beq.n	8008d70 <HAL_TIM_Base_Start_IT+0x6c>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	4a19      	ldr	r2, [pc, #100]	; (8008dbc <HAL_TIM_Base_Start_IT+0xb8>)
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d009      	beq.n	8008d70 <HAL_TIM_Base_Start_IT+0x6c>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	4a17      	ldr	r2, [pc, #92]	; (8008dc0 <HAL_TIM_Base_Start_IT+0xbc>)
 8008d62:	4293      	cmp	r3, r2
 8008d64:	d004      	beq.n	8008d70 <HAL_TIM_Base_Start_IT+0x6c>
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4a16      	ldr	r2, [pc, #88]	; (8008dc4 <HAL_TIM_Base_Start_IT+0xc0>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d111      	bne.n	8008d94 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	689b      	ldr	r3, [r3, #8]
 8008d76:	f003 0307 	and.w	r3, r3, #7
 8008d7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	2b06      	cmp	r3, #6
 8008d80:	d010      	beq.n	8008da4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	681a      	ldr	r2, [r3, #0]
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f042 0201 	orr.w	r2, r2, #1
 8008d90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d92:	e007      	b.n	8008da4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	681a      	ldr	r2, [r3, #0]
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f042 0201 	orr.w	r2, r2, #1
 8008da2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008da4:	2300      	movs	r3, #0
}
 8008da6:	4618      	mov	r0, r3
 8008da8:	3714      	adds	r7, #20
 8008daa:	46bd      	mov	sp, r7
 8008dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db0:	4770      	bx	lr
 8008db2:	bf00      	nop
 8008db4:	40010000 	.word	0x40010000
 8008db8:	40000400 	.word	0x40000400
 8008dbc:	40000800 	.word	0x40000800
 8008dc0:	40000c00 	.word	0x40000c00
 8008dc4:	40014000 	.word	0x40014000

08008dc8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b083      	sub	sp, #12
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	68da      	ldr	r2, [r3, #12]
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f022 0201 	bic.w	r2, r2, #1
 8008dde:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	6a1a      	ldr	r2, [r3, #32]
 8008de6:	f241 1311 	movw	r3, #4369	; 0x1111
 8008dea:	4013      	ands	r3, r2
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d10f      	bne.n	8008e10 <HAL_TIM_Base_Stop_IT+0x48>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	6a1a      	ldr	r2, [r3, #32]
 8008df6:	f240 4344 	movw	r3, #1092	; 0x444
 8008dfa:	4013      	ands	r3, r2
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d107      	bne.n	8008e10 <HAL_TIM_Base_Stop_IT+0x48>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	681a      	ldr	r2, [r3, #0]
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f022 0201 	bic.w	r2, r2, #1
 8008e0e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2201      	movs	r2, #1
 8008e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008e18:	2300      	movs	r3, #0
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	370c      	adds	r7, #12
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr

08008e26 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008e26:	b580      	push	{r7, lr}
 8008e28:	b082      	sub	sp, #8
 8008e2a:	af00      	add	r7, sp, #0
 8008e2c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d101      	bne.n	8008e38 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008e34:	2301      	movs	r3, #1
 8008e36:	e041      	b.n	8008ebc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e3e:	b2db      	uxtb	r3, r3
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d106      	bne.n	8008e52 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2200      	movs	r2, #0
 8008e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008e4c:	6878      	ldr	r0, [r7, #4]
 8008e4e:	f000 f839 	bl	8008ec4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2202      	movs	r2, #2
 8008e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681a      	ldr	r2, [r3, #0]
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	3304      	adds	r3, #4
 8008e62:	4619      	mov	r1, r3
 8008e64:	4610      	mov	r0, r2
 8008e66:	f000 fcd3 	bl	8009810 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2201      	movs	r2, #1
 8008e6e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2201      	movs	r2, #1
 8008e76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2201      	movs	r2, #1
 8008e7e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2201      	movs	r2, #1
 8008e86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2201      	movs	r2, #1
 8008e8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2201      	movs	r2, #1
 8008e96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2201      	movs	r2, #1
 8008e9e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2201      	movs	r2, #1
 8008ea6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2201      	movs	r2, #1
 8008eae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2201      	movs	r2, #1
 8008eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008eba:	2300      	movs	r3, #0
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	3708      	adds	r7, #8
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}

08008ec4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b083      	sub	sp, #12
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008ecc:	bf00      	nop
 8008ece:	370c      	adds	r7, #12
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed6:	4770      	bx	lr

08008ed8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b084      	sub	sp, #16
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
 8008ee0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d109      	bne.n	8008efc <HAL_TIM_PWM_Start+0x24>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008eee:	b2db      	uxtb	r3, r3
 8008ef0:	2b01      	cmp	r3, #1
 8008ef2:	bf14      	ite	ne
 8008ef4:	2301      	movne	r3, #1
 8008ef6:	2300      	moveq	r3, #0
 8008ef8:	b2db      	uxtb	r3, r3
 8008efa:	e022      	b.n	8008f42 <HAL_TIM_PWM_Start+0x6a>
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	2b04      	cmp	r3, #4
 8008f00:	d109      	bne.n	8008f16 <HAL_TIM_PWM_Start+0x3e>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008f08:	b2db      	uxtb	r3, r3
 8008f0a:	2b01      	cmp	r3, #1
 8008f0c:	bf14      	ite	ne
 8008f0e:	2301      	movne	r3, #1
 8008f10:	2300      	moveq	r3, #0
 8008f12:	b2db      	uxtb	r3, r3
 8008f14:	e015      	b.n	8008f42 <HAL_TIM_PWM_Start+0x6a>
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	2b08      	cmp	r3, #8
 8008f1a:	d109      	bne.n	8008f30 <HAL_TIM_PWM_Start+0x58>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008f22:	b2db      	uxtb	r3, r3
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	bf14      	ite	ne
 8008f28:	2301      	movne	r3, #1
 8008f2a:	2300      	moveq	r3, #0
 8008f2c:	b2db      	uxtb	r3, r3
 8008f2e:	e008      	b.n	8008f42 <HAL_TIM_PWM_Start+0x6a>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f36:	b2db      	uxtb	r3, r3
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	bf14      	ite	ne
 8008f3c:	2301      	movne	r3, #1
 8008f3e:	2300      	moveq	r3, #0
 8008f40:	b2db      	uxtb	r3, r3
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d001      	beq.n	8008f4a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008f46:	2301      	movs	r3, #1
 8008f48:	e068      	b.n	800901c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d104      	bne.n	8008f5a <HAL_TIM_PWM_Start+0x82>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2202      	movs	r2, #2
 8008f54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008f58:	e013      	b.n	8008f82 <HAL_TIM_PWM_Start+0xaa>
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	2b04      	cmp	r3, #4
 8008f5e:	d104      	bne.n	8008f6a <HAL_TIM_PWM_Start+0x92>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2202      	movs	r2, #2
 8008f64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008f68:	e00b      	b.n	8008f82 <HAL_TIM_PWM_Start+0xaa>
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	2b08      	cmp	r3, #8
 8008f6e:	d104      	bne.n	8008f7a <HAL_TIM_PWM_Start+0xa2>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2202      	movs	r2, #2
 8008f74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008f78:	e003      	b.n	8008f82 <HAL_TIM_PWM_Start+0xaa>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2202      	movs	r2, #2
 8008f7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	2201      	movs	r2, #1
 8008f88:	6839      	ldr	r1, [r7, #0]
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f000 feec 	bl	8009d68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4a23      	ldr	r2, [pc, #140]	; (8009024 <HAL_TIM_PWM_Start+0x14c>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d107      	bne.n	8008faa <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008fa8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	4a1d      	ldr	r2, [pc, #116]	; (8009024 <HAL_TIM_PWM_Start+0x14c>)
 8008fb0:	4293      	cmp	r3, r2
 8008fb2:	d018      	beq.n	8008fe6 <HAL_TIM_PWM_Start+0x10e>
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fbc:	d013      	beq.n	8008fe6 <HAL_TIM_PWM_Start+0x10e>
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4a19      	ldr	r2, [pc, #100]	; (8009028 <HAL_TIM_PWM_Start+0x150>)
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d00e      	beq.n	8008fe6 <HAL_TIM_PWM_Start+0x10e>
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	4a17      	ldr	r2, [pc, #92]	; (800902c <HAL_TIM_PWM_Start+0x154>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d009      	beq.n	8008fe6 <HAL_TIM_PWM_Start+0x10e>
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	4a16      	ldr	r2, [pc, #88]	; (8009030 <HAL_TIM_PWM_Start+0x158>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d004      	beq.n	8008fe6 <HAL_TIM_PWM_Start+0x10e>
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	4a14      	ldr	r2, [pc, #80]	; (8009034 <HAL_TIM_PWM_Start+0x15c>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d111      	bne.n	800900a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	689b      	ldr	r3, [r3, #8]
 8008fec:	f003 0307 	and.w	r3, r3, #7
 8008ff0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	2b06      	cmp	r3, #6
 8008ff6:	d010      	beq.n	800901a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	681a      	ldr	r2, [r3, #0]
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f042 0201 	orr.w	r2, r2, #1
 8009006:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009008:	e007      	b.n	800901a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	681a      	ldr	r2, [r3, #0]
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f042 0201 	orr.w	r2, r2, #1
 8009018:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800901a:	2300      	movs	r3, #0
}
 800901c:	4618      	mov	r0, r3
 800901e:	3710      	adds	r7, #16
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}
 8009024:	40010000 	.word	0x40010000
 8009028:	40000400 	.word	0x40000400
 800902c:	40000800 	.word	0x40000800
 8009030:	40000c00 	.word	0x40000c00
 8009034:	40014000 	.word	0x40014000

08009038 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b086      	sub	sp, #24
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
 8009040:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d101      	bne.n	800904c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009048:	2301      	movs	r3, #1
 800904a:	e097      	b.n	800917c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009052:	b2db      	uxtb	r3, r3
 8009054:	2b00      	cmp	r3, #0
 8009056:	d106      	bne.n	8009066 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2200      	movs	r2, #0
 800905c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f7fc f819 	bl	8005098 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2202      	movs	r2, #2
 800906a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	689b      	ldr	r3, [r3, #8]
 8009074:	687a      	ldr	r2, [r7, #4]
 8009076:	6812      	ldr	r2, [r2, #0]
 8009078:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800907c:	f023 0307 	bic.w	r3, r3, #7
 8009080:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681a      	ldr	r2, [r3, #0]
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	3304      	adds	r3, #4
 800908a:	4619      	mov	r1, r3
 800908c:	4610      	mov	r0, r2
 800908e:	f000 fbbf 	bl	8009810 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	689b      	ldr	r3, [r3, #8]
 8009098:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	699b      	ldr	r3, [r3, #24]
 80090a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	6a1b      	ldr	r3, [r3, #32]
 80090a8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	697a      	ldr	r2, [r7, #20]
 80090b0:	4313      	orrs	r3, r2
 80090b2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80090b4:	693b      	ldr	r3, [r7, #16]
 80090b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80090ba:	f023 0303 	bic.w	r3, r3, #3
 80090be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	689a      	ldr	r2, [r3, #8]
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	699b      	ldr	r3, [r3, #24]
 80090c8:	021b      	lsls	r3, r3, #8
 80090ca:	4313      	orrs	r3, r2
 80090cc:	693a      	ldr	r2, [r7, #16]
 80090ce:	4313      	orrs	r3, r2
 80090d0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80090d8:	f023 030c 	bic.w	r3, r3, #12
 80090dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80090de:	693b      	ldr	r3, [r7, #16]
 80090e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80090e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80090e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	68da      	ldr	r2, [r3, #12]
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	69db      	ldr	r3, [r3, #28]
 80090f2:	021b      	lsls	r3, r3, #8
 80090f4:	4313      	orrs	r3, r2
 80090f6:	693a      	ldr	r2, [r7, #16]
 80090f8:	4313      	orrs	r3, r2
 80090fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	691b      	ldr	r3, [r3, #16]
 8009100:	011a      	lsls	r2, r3, #4
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	6a1b      	ldr	r3, [r3, #32]
 8009106:	031b      	lsls	r3, r3, #12
 8009108:	4313      	orrs	r3, r2
 800910a:	693a      	ldr	r2, [r7, #16]
 800910c:	4313      	orrs	r3, r2
 800910e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009116:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800911e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	685a      	ldr	r2, [r3, #4]
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	695b      	ldr	r3, [r3, #20]
 8009128:	011b      	lsls	r3, r3, #4
 800912a:	4313      	orrs	r3, r2
 800912c:	68fa      	ldr	r2, [r7, #12]
 800912e:	4313      	orrs	r3, r2
 8009130:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	697a      	ldr	r2, [r7, #20]
 8009138:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	693a      	ldr	r2, [r7, #16]
 8009140:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	68fa      	ldr	r2, [r7, #12]
 8009148:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2201      	movs	r2, #1
 800914e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2201      	movs	r2, #1
 8009156:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2201      	movs	r2, #1
 800915e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	2201      	movs	r2, #1
 8009166:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2201      	movs	r2, #1
 800916e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2201      	movs	r2, #1
 8009176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800917a:	2300      	movs	r3, #0
}
 800917c:	4618      	mov	r0, r3
 800917e:	3718      	adds	r7, #24
 8009180:	46bd      	mov	sp, r7
 8009182:	bd80      	pop	{r7, pc}

08009184 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b084      	sub	sp, #16
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
 800918c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009194:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800919c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80091a4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80091ac:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d110      	bne.n	80091d6 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80091b4:	7bfb      	ldrb	r3, [r7, #15]
 80091b6:	2b01      	cmp	r3, #1
 80091b8:	d102      	bne.n	80091c0 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80091ba:	7b7b      	ldrb	r3, [r7, #13]
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d001      	beq.n	80091c4 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80091c0:	2301      	movs	r3, #1
 80091c2:	e089      	b.n	80092d8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2202      	movs	r2, #2
 80091c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2202      	movs	r2, #2
 80091d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80091d4:	e031      	b.n	800923a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	2b04      	cmp	r3, #4
 80091da:	d110      	bne.n	80091fe <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80091dc:	7bbb      	ldrb	r3, [r7, #14]
 80091de:	2b01      	cmp	r3, #1
 80091e0:	d102      	bne.n	80091e8 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80091e2:	7b3b      	ldrb	r3, [r7, #12]
 80091e4:	2b01      	cmp	r3, #1
 80091e6:	d001      	beq.n	80091ec <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80091e8:	2301      	movs	r3, #1
 80091ea:	e075      	b.n	80092d8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2202      	movs	r2, #2
 80091f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2202      	movs	r2, #2
 80091f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80091fc:	e01d      	b.n	800923a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80091fe:	7bfb      	ldrb	r3, [r7, #15]
 8009200:	2b01      	cmp	r3, #1
 8009202:	d108      	bne.n	8009216 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009204:	7bbb      	ldrb	r3, [r7, #14]
 8009206:	2b01      	cmp	r3, #1
 8009208:	d105      	bne.n	8009216 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800920a:	7b7b      	ldrb	r3, [r7, #13]
 800920c:	2b01      	cmp	r3, #1
 800920e:	d102      	bne.n	8009216 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009210:	7b3b      	ldrb	r3, [r7, #12]
 8009212:	2b01      	cmp	r3, #1
 8009214:	d001      	beq.n	800921a <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8009216:	2301      	movs	r3, #1
 8009218:	e05e      	b.n	80092d8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2202      	movs	r2, #2
 800921e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2202      	movs	r2, #2
 8009226:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2202      	movs	r2, #2
 800922e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2202      	movs	r2, #2
 8009236:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d003      	beq.n	8009248 <HAL_TIM_Encoder_Start_IT+0xc4>
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	2b04      	cmp	r3, #4
 8009244:	d010      	beq.n	8009268 <HAL_TIM_Encoder_Start_IT+0xe4>
 8009246:	e01f      	b.n	8009288 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	2201      	movs	r2, #1
 800924e:	2100      	movs	r1, #0
 8009250:	4618      	mov	r0, r3
 8009252:	f000 fd89 	bl	8009d68 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	68da      	ldr	r2, [r3, #12]
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f042 0202 	orr.w	r2, r2, #2
 8009264:	60da      	str	r2, [r3, #12]
      break;
 8009266:	e02e      	b.n	80092c6 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	2201      	movs	r2, #1
 800926e:	2104      	movs	r1, #4
 8009270:	4618      	mov	r0, r3
 8009272:	f000 fd79 	bl	8009d68 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	68da      	ldr	r2, [r3, #12]
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f042 0204 	orr.w	r2, r2, #4
 8009284:	60da      	str	r2, [r3, #12]
      break;
 8009286:	e01e      	b.n	80092c6 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	2201      	movs	r2, #1
 800928e:	2100      	movs	r1, #0
 8009290:	4618      	mov	r0, r3
 8009292:	f000 fd69 	bl	8009d68 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	2201      	movs	r2, #1
 800929c:	2104      	movs	r1, #4
 800929e:	4618      	mov	r0, r3
 80092a0:	f000 fd62 	bl	8009d68 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	68da      	ldr	r2, [r3, #12]
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	f042 0202 	orr.w	r2, r2, #2
 80092b2:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	68da      	ldr	r2, [r3, #12]
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	f042 0204 	orr.w	r2, r2, #4
 80092c2:	60da      	str	r2, [r3, #12]
      break;
 80092c4:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	681a      	ldr	r2, [r3, #0]
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f042 0201 	orr.w	r2, r2, #1
 80092d4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80092d6:	2300      	movs	r3, #0
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3710      	adds	r7, #16
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}

080092e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b084      	sub	sp, #16
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	68db      	ldr	r3, [r3, #12]
 80092ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	691b      	ldr	r3, [r3, #16]
 80092f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	f003 0302 	and.w	r3, r3, #2
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d020      	beq.n	8009344 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	f003 0302 	and.w	r3, r3, #2
 8009308:	2b00      	cmp	r3, #0
 800930a:	d01b      	beq.n	8009344 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	f06f 0202 	mvn.w	r2, #2
 8009314:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2201      	movs	r2, #1
 800931a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	699b      	ldr	r3, [r3, #24]
 8009322:	f003 0303 	and.w	r3, r3, #3
 8009326:	2b00      	cmp	r3, #0
 8009328:	d003      	beq.n	8009332 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f7fa fb7a 	bl	8003a24 <HAL_TIM_IC_CaptureCallback>
 8009330:	e005      	b.n	800933e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f000 fa4d 	bl	80097d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f000 fa54 	bl	80097e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2200      	movs	r2, #0
 8009342:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	f003 0304 	and.w	r3, r3, #4
 800934a:	2b00      	cmp	r3, #0
 800934c:	d020      	beq.n	8009390 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	f003 0304 	and.w	r3, r3, #4
 8009354:	2b00      	cmp	r3, #0
 8009356:	d01b      	beq.n	8009390 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f06f 0204 	mvn.w	r2, #4
 8009360:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2202      	movs	r2, #2
 8009366:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	699b      	ldr	r3, [r3, #24]
 800936e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009372:	2b00      	cmp	r3, #0
 8009374:	d003      	beq.n	800937e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f7fa fb54 	bl	8003a24 <HAL_TIM_IC_CaptureCallback>
 800937c:	e005      	b.n	800938a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800937e:	6878      	ldr	r0, [r7, #4]
 8009380:	f000 fa27 	bl	80097d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009384:	6878      	ldr	r0, [r7, #4]
 8009386:	f000 fa2e 	bl	80097e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2200      	movs	r2, #0
 800938e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009390:	68bb      	ldr	r3, [r7, #8]
 8009392:	f003 0308 	and.w	r3, r3, #8
 8009396:	2b00      	cmp	r3, #0
 8009398:	d020      	beq.n	80093dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	f003 0308 	and.w	r3, r3, #8
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d01b      	beq.n	80093dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f06f 0208 	mvn.w	r2, #8
 80093ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2204      	movs	r2, #4
 80093b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	69db      	ldr	r3, [r3, #28]
 80093ba:	f003 0303 	and.w	r3, r3, #3
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d003      	beq.n	80093ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f7fa fb2e 	bl	8003a24 <HAL_TIM_IC_CaptureCallback>
 80093c8:	e005      	b.n	80093d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f000 fa01 	bl	80097d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f000 fa08 	bl	80097e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2200      	movs	r2, #0
 80093da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80093dc:	68bb      	ldr	r3, [r7, #8]
 80093de:	f003 0310 	and.w	r3, r3, #16
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d020      	beq.n	8009428 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	f003 0310 	and.w	r3, r3, #16
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d01b      	beq.n	8009428 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f06f 0210 	mvn.w	r2, #16
 80093f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	2208      	movs	r2, #8
 80093fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	69db      	ldr	r3, [r3, #28]
 8009406:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800940a:	2b00      	cmp	r3, #0
 800940c:	d003      	beq.n	8009416 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f7fa fb08 	bl	8003a24 <HAL_TIM_IC_CaptureCallback>
 8009414:	e005      	b.n	8009422 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f000 f9db 	bl	80097d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f000 f9e2 	bl	80097e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2200      	movs	r2, #0
 8009426:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	f003 0301 	and.w	r3, r3, #1
 800942e:	2b00      	cmp	r3, #0
 8009430:	d00c      	beq.n	800944c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	f003 0301 	and.w	r3, r3, #1
 8009438:	2b00      	cmp	r3, #0
 800943a:	d007      	beq.n	800944c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	f06f 0201 	mvn.w	r2, #1
 8009444:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f7fa fa40 	bl	80038cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009452:	2b00      	cmp	r3, #0
 8009454:	d00c      	beq.n	8009470 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800945c:	2b00      	cmp	r3, #0
 800945e:	d007      	beq.n	8009470 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009468:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	f000 fd1a 	bl	8009ea4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009476:	2b00      	cmp	r3, #0
 8009478:	d00c      	beq.n	8009494 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009480:	2b00      	cmp	r3, #0
 8009482:	d007      	beq.n	8009494 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800948c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800948e:	6878      	ldr	r0, [r7, #4]
 8009490:	f000 f9b3 	bl	80097fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009494:	68bb      	ldr	r3, [r7, #8]
 8009496:	f003 0320 	and.w	r3, r3, #32
 800949a:	2b00      	cmp	r3, #0
 800949c:	d00c      	beq.n	80094b8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	f003 0320 	and.w	r3, r3, #32
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d007      	beq.n	80094b8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f06f 0220 	mvn.w	r2, #32
 80094b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f000 fcec 	bl	8009e90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80094b8:	bf00      	nop
 80094ba:	3710      	adds	r7, #16
 80094bc:	46bd      	mov	sp, r7
 80094be:	bd80      	pop	{r7, pc}

080094c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b086      	sub	sp, #24
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	60f8      	str	r0, [r7, #12]
 80094c8:	60b9      	str	r1, [r7, #8]
 80094ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80094cc:	2300      	movs	r3, #0
 80094ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80094d6:	2b01      	cmp	r3, #1
 80094d8:	d101      	bne.n	80094de <HAL_TIM_PWM_ConfigChannel+0x1e>
 80094da:	2302      	movs	r3, #2
 80094dc:	e0ae      	b.n	800963c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	2201      	movs	r2, #1
 80094e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2b0c      	cmp	r3, #12
 80094ea:	f200 809f 	bhi.w	800962c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80094ee:	a201      	add	r2, pc, #4	; (adr r2, 80094f4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80094f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094f4:	08009529 	.word	0x08009529
 80094f8:	0800962d 	.word	0x0800962d
 80094fc:	0800962d 	.word	0x0800962d
 8009500:	0800962d 	.word	0x0800962d
 8009504:	08009569 	.word	0x08009569
 8009508:	0800962d 	.word	0x0800962d
 800950c:	0800962d 	.word	0x0800962d
 8009510:	0800962d 	.word	0x0800962d
 8009514:	080095ab 	.word	0x080095ab
 8009518:	0800962d 	.word	0x0800962d
 800951c:	0800962d 	.word	0x0800962d
 8009520:	0800962d 	.word	0x0800962d
 8009524:	080095eb 	.word	0x080095eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	68b9      	ldr	r1, [r7, #8]
 800952e:	4618      	mov	r0, r3
 8009530:	f000 f9f4 	bl	800991c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	699a      	ldr	r2, [r3, #24]
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	f042 0208 	orr.w	r2, r2, #8
 8009542:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	699a      	ldr	r2, [r3, #24]
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f022 0204 	bic.w	r2, r2, #4
 8009552:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	6999      	ldr	r1, [r3, #24]
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	691a      	ldr	r2, [r3, #16]
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	430a      	orrs	r2, r1
 8009564:	619a      	str	r2, [r3, #24]
      break;
 8009566:	e064      	b.n	8009632 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	68b9      	ldr	r1, [r7, #8]
 800956e:	4618      	mov	r0, r3
 8009570:	f000 fa3a 	bl	80099e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	699a      	ldr	r2, [r3, #24]
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009582:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	699a      	ldr	r2, [r3, #24]
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009592:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	6999      	ldr	r1, [r3, #24]
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	691b      	ldr	r3, [r3, #16]
 800959e:	021a      	lsls	r2, r3, #8
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	430a      	orrs	r2, r1
 80095a6:	619a      	str	r2, [r3, #24]
      break;
 80095a8:	e043      	b.n	8009632 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	68b9      	ldr	r1, [r7, #8]
 80095b0:	4618      	mov	r0, r3
 80095b2:	f000 fa85 	bl	8009ac0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	69da      	ldr	r2, [r3, #28]
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f042 0208 	orr.w	r2, r2, #8
 80095c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	69da      	ldr	r2, [r3, #28]
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f022 0204 	bic.w	r2, r2, #4
 80095d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	69d9      	ldr	r1, [r3, #28]
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	691a      	ldr	r2, [r3, #16]
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	430a      	orrs	r2, r1
 80095e6:	61da      	str	r2, [r3, #28]
      break;
 80095e8:	e023      	b.n	8009632 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	68b9      	ldr	r1, [r7, #8]
 80095f0:	4618      	mov	r0, r3
 80095f2:	f000 facf 	bl	8009b94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	69da      	ldr	r2, [r3, #28]
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009604:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	69da      	ldr	r2, [r3, #28]
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009614:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	69d9      	ldr	r1, [r3, #28]
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	691b      	ldr	r3, [r3, #16]
 8009620:	021a      	lsls	r2, r3, #8
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	430a      	orrs	r2, r1
 8009628:	61da      	str	r2, [r3, #28]
      break;
 800962a:	e002      	b.n	8009632 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800962c:	2301      	movs	r3, #1
 800962e:	75fb      	strb	r3, [r7, #23]
      break;
 8009630:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	2200      	movs	r2, #0
 8009636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800963a:	7dfb      	ldrb	r3, [r7, #23]
}
 800963c:	4618      	mov	r0, r3
 800963e:	3718      	adds	r7, #24
 8009640:	46bd      	mov	sp, r7
 8009642:	bd80      	pop	{r7, pc}

08009644 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009644:	b580      	push	{r7, lr}
 8009646:	b084      	sub	sp, #16
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
 800964c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800964e:	2300      	movs	r3, #0
 8009650:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009658:	2b01      	cmp	r3, #1
 800965a:	d101      	bne.n	8009660 <HAL_TIM_ConfigClockSource+0x1c>
 800965c:	2302      	movs	r3, #2
 800965e:	e0b4      	b.n	80097ca <HAL_TIM_ConfigClockSource+0x186>
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2201      	movs	r2, #1
 8009664:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2202      	movs	r2, #2
 800966c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	689b      	ldr	r3, [r3, #8]
 8009676:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800967e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009686:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	68ba      	ldr	r2, [r7, #8]
 800968e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009698:	d03e      	beq.n	8009718 <HAL_TIM_ConfigClockSource+0xd4>
 800969a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800969e:	f200 8087 	bhi.w	80097b0 <HAL_TIM_ConfigClockSource+0x16c>
 80096a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096a6:	f000 8086 	beq.w	80097b6 <HAL_TIM_ConfigClockSource+0x172>
 80096aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096ae:	d87f      	bhi.n	80097b0 <HAL_TIM_ConfigClockSource+0x16c>
 80096b0:	2b70      	cmp	r3, #112	; 0x70
 80096b2:	d01a      	beq.n	80096ea <HAL_TIM_ConfigClockSource+0xa6>
 80096b4:	2b70      	cmp	r3, #112	; 0x70
 80096b6:	d87b      	bhi.n	80097b0 <HAL_TIM_ConfigClockSource+0x16c>
 80096b8:	2b60      	cmp	r3, #96	; 0x60
 80096ba:	d050      	beq.n	800975e <HAL_TIM_ConfigClockSource+0x11a>
 80096bc:	2b60      	cmp	r3, #96	; 0x60
 80096be:	d877      	bhi.n	80097b0 <HAL_TIM_ConfigClockSource+0x16c>
 80096c0:	2b50      	cmp	r3, #80	; 0x50
 80096c2:	d03c      	beq.n	800973e <HAL_TIM_ConfigClockSource+0xfa>
 80096c4:	2b50      	cmp	r3, #80	; 0x50
 80096c6:	d873      	bhi.n	80097b0 <HAL_TIM_ConfigClockSource+0x16c>
 80096c8:	2b40      	cmp	r3, #64	; 0x40
 80096ca:	d058      	beq.n	800977e <HAL_TIM_ConfigClockSource+0x13a>
 80096cc:	2b40      	cmp	r3, #64	; 0x40
 80096ce:	d86f      	bhi.n	80097b0 <HAL_TIM_ConfigClockSource+0x16c>
 80096d0:	2b30      	cmp	r3, #48	; 0x30
 80096d2:	d064      	beq.n	800979e <HAL_TIM_ConfigClockSource+0x15a>
 80096d4:	2b30      	cmp	r3, #48	; 0x30
 80096d6:	d86b      	bhi.n	80097b0 <HAL_TIM_ConfigClockSource+0x16c>
 80096d8:	2b20      	cmp	r3, #32
 80096da:	d060      	beq.n	800979e <HAL_TIM_ConfigClockSource+0x15a>
 80096dc:	2b20      	cmp	r3, #32
 80096de:	d867      	bhi.n	80097b0 <HAL_TIM_ConfigClockSource+0x16c>
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d05c      	beq.n	800979e <HAL_TIM_ConfigClockSource+0x15a>
 80096e4:	2b10      	cmp	r3, #16
 80096e6:	d05a      	beq.n	800979e <HAL_TIM_ConfigClockSource+0x15a>
 80096e8:	e062      	b.n	80097b0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80096fa:	f000 fb15 	bl	8009d28 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	689b      	ldr	r3, [r3, #8]
 8009704:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800970c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	68ba      	ldr	r2, [r7, #8]
 8009714:	609a      	str	r2, [r3, #8]
      break;
 8009716:	e04f      	b.n	80097b8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009728:	f000 fafe 	bl	8009d28 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	689a      	ldr	r2, [r3, #8]
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800973a:	609a      	str	r2, [r3, #8]
      break;
 800973c:	e03c      	b.n	80097b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800974a:	461a      	mov	r2, r3
 800974c:	f000 fa72 	bl	8009c34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	2150      	movs	r1, #80	; 0x50
 8009756:	4618      	mov	r0, r3
 8009758:	f000 facb 	bl	8009cf2 <TIM_ITRx_SetConfig>
      break;
 800975c:	e02c      	b.n	80097b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800976a:	461a      	mov	r2, r3
 800976c:	f000 fa91 	bl	8009c92 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	2160      	movs	r1, #96	; 0x60
 8009776:	4618      	mov	r0, r3
 8009778:	f000 fabb 	bl	8009cf2 <TIM_ITRx_SetConfig>
      break;
 800977c:	e01c      	b.n	80097b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800978a:	461a      	mov	r2, r3
 800978c:	f000 fa52 	bl	8009c34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	2140      	movs	r1, #64	; 0x40
 8009796:	4618      	mov	r0, r3
 8009798:	f000 faab 	bl	8009cf2 <TIM_ITRx_SetConfig>
      break;
 800979c:	e00c      	b.n	80097b8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681a      	ldr	r2, [r3, #0]
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	4619      	mov	r1, r3
 80097a8:	4610      	mov	r0, r2
 80097aa:	f000 faa2 	bl	8009cf2 <TIM_ITRx_SetConfig>
      break;
 80097ae:	e003      	b.n	80097b8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80097b0:	2301      	movs	r3, #1
 80097b2:	73fb      	strb	r3, [r7, #15]
      break;
 80097b4:	e000      	b.n	80097b8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80097b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2201      	movs	r2, #1
 80097bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2200      	movs	r2, #0
 80097c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80097c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	3710      	adds	r7, #16
 80097ce:	46bd      	mov	sp, r7
 80097d0:	bd80      	pop	{r7, pc}

080097d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80097d2:	b480      	push	{r7}
 80097d4:	b083      	sub	sp, #12
 80097d6:	af00      	add	r7, sp, #0
 80097d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80097da:	bf00      	nop
 80097dc:	370c      	adds	r7, #12
 80097de:	46bd      	mov	sp, r7
 80097e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e4:	4770      	bx	lr

080097e6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80097e6:	b480      	push	{r7}
 80097e8:	b083      	sub	sp, #12
 80097ea:	af00      	add	r7, sp, #0
 80097ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80097ee:	bf00      	nop
 80097f0:	370c      	adds	r7, #12
 80097f2:	46bd      	mov	sp, r7
 80097f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f8:	4770      	bx	lr

080097fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80097fa:	b480      	push	{r7}
 80097fc:	b083      	sub	sp, #12
 80097fe:	af00      	add	r7, sp, #0
 8009800:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009802:	bf00      	nop
 8009804:	370c      	adds	r7, #12
 8009806:	46bd      	mov	sp, r7
 8009808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980c:	4770      	bx	lr
	...

08009810 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009810:	b480      	push	{r7}
 8009812:	b085      	sub	sp, #20
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
 8009818:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	4a37      	ldr	r2, [pc, #220]	; (8009900 <TIM_Base_SetConfig+0xf0>)
 8009824:	4293      	cmp	r3, r2
 8009826:	d00f      	beq.n	8009848 <TIM_Base_SetConfig+0x38>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800982e:	d00b      	beq.n	8009848 <TIM_Base_SetConfig+0x38>
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	4a34      	ldr	r2, [pc, #208]	; (8009904 <TIM_Base_SetConfig+0xf4>)
 8009834:	4293      	cmp	r3, r2
 8009836:	d007      	beq.n	8009848 <TIM_Base_SetConfig+0x38>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	4a33      	ldr	r2, [pc, #204]	; (8009908 <TIM_Base_SetConfig+0xf8>)
 800983c:	4293      	cmp	r3, r2
 800983e:	d003      	beq.n	8009848 <TIM_Base_SetConfig+0x38>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	4a32      	ldr	r2, [pc, #200]	; (800990c <TIM_Base_SetConfig+0xfc>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d108      	bne.n	800985a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800984e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	685b      	ldr	r3, [r3, #4]
 8009854:	68fa      	ldr	r2, [r7, #12]
 8009856:	4313      	orrs	r3, r2
 8009858:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	4a28      	ldr	r2, [pc, #160]	; (8009900 <TIM_Base_SetConfig+0xf0>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d01b      	beq.n	800989a <TIM_Base_SetConfig+0x8a>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009868:	d017      	beq.n	800989a <TIM_Base_SetConfig+0x8a>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	4a25      	ldr	r2, [pc, #148]	; (8009904 <TIM_Base_SetConfig+0xf4>)
 800986e:	4293      	cmp	r3, r2
 8009870:	d013      	beq.n	800989a <TIM_Base_SetConfig+0x8a>
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	4a24      	ldr	r2, [pc, #144]	; (8009908 <TIM_Base_SetConfig+0xf8>)
 8009876:	4293      	cmp	r3, r2
 8009878:	d00f      	beq.n	800989a <TIM_Base_SetConfig+0x8a>
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	4a23      	ldr	r2, [pc, #140]	; (800990c <TIM_Base_SetConfig+0xfc>)
 800987e:	4293      	cmp	r3, r2
 8009880:	d00b      	beq.n	800989a <TIM_Base_SetConfig+0x8a>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	4a22      	ldr	r2, [pc, #136]	; (8009910 <TIM_Base_SetConfig+0x100>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d007      	beq.n	800989a <TIM_Base_SetConfig+0x8a>
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	4a21      	ldr	r2, [pc, #132]	; (8009914 <TIM_Base_SetConfig+0x104>)
 800988e:	4293      	cmp	r3, r2
 8009890:	d003      	beq.n	800989a <TIM_Base_SetConfig+0x8a>
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	4a20      	ldr	r2, [pc, #128]	; (8009918 <TIM_Base_SetConfig+0x108>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d108      	bne.n	80098ac <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	68db      	ldr	r3, [r3, #12]
 80098a6:	68fa      	ldr	r2, [r7, #12]
 80098a8:	4313      	orrs	r3, r2
 80098aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	695b      	ldr	r3, [r3, #20]
 80098b6:	4313      	orrs	r3, r2
 80098b8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	689a      	ldr	r2, [r3, #8]
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	681a      	ldr	r2, [r3, #0]
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	4a0c      	ldr	r2, [pc, #48]	; (8009900 <TIM_Base_SetConfig+0xf0>)
 80098ce:	4293      	cmp	r3, r2
 80098d0:	d103      	bne.n	80098da <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	691a      	ldr	r2, [r3, #16]
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f043 0204 	orr.w	r2, r3, #4
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2201      	movs	r2, #1
 80098ea:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	68fa      	ldr	r2, [r7, #12]
 80098f0:	601a      	str	r2, [r3, #0]
}
 80098f2:	bf00      	nop
 80098f4:	3714      	adds	r7, #20
 80098f6:	46bd      	mov	sp, r7
 80098f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fc:	4770      	bx	lr
 80098fe:	bf00      	nop
 8009900:	40010000 	.word	0x40010000
 8009904:	40000400 	.word	0x40000400
 8009908:	40000800 	.word	0x40000800
 800990c:	40000c00 	.word	0x40000c00
 8009910:	40014000 	.word	0x40014000
 8009914:	40014400 	.word	0x40014400
 8009918:	40014800 	.word	0x40014800

0800991c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800991c:	b480      	push	{r7}
 800991e:	b087      	sub	sp, #28
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
 8009924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	6a1b      	ldr	r3, [r3, #32]
 800992a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	6a1b      	ldr	r3, [r3, #32]
 8009930:	f023 0201 	bic.w	r2, r3, #1
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	685b      	ldr	r3, [r3, #4]
 800993c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	699b      	ldr	r3, [r3, #24]
 8009942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800994a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	f023 0303 	bic.w	r3, r3, #3
 8009952:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	68fa      	ldr	r2, [r7, #12]
 800995a:	4313      	orrs	r3, r2
 800995c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800995e:	697b      	ldr	r3, [r7, #20]
 8009960:	f023 0302 	bic.w	r3, r3, #2
 8009964:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	689b      	ldr	r3, [r3, #8]
 800996a:	697a      	ldr	r2, [r7, #20]
 800996c:	4313      	orrs	r3, r2
 800996e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	4a1c      	ldr	r2, [pc, #112]	; (80099e4 <TIM_OC1_SetConfig+0xc8>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d10c      	bne.n	8009992 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009978:	697b      	ldr	r3, [r7, #20]
 800997a:	f023 0308 	bic.w	r3, r3, #8
 800997e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	68db      	ldr	r3, [r3, #12]
 8009984:	697a      	ldr	r2, [r7, #20]
 8009986:	4313      	orrs	r3, r2
 8009988:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	f023 0304 	bic.w	r3, r3, #4
 8009990:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	4a13      	ldr	r2, [pc, #76]	; (80099e4 <TIM_OC1_SetConfig+0xc8>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d111      	bne.n	80099be <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80099a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80099a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	695b      	ldr	r3, [r3, #20]
 80099ae:	693a      	ldr	r2, [r7, #16]
 80099b0:	4313      	orrs	r3, r2
 80099b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80099b4:	683b      	ldr	r3, [r7, #0]
 80099b6:	699b      	ldr	r3, [r3, #24]
 80099b8:	693a      	ldr	r2, [r7, #16]
 80099ba:	4313      	orrs	r3, r2
 80099bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	693a      	ldr	r2, [r7, #16]
 80099c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	68fa      	ldr	r2, [r7, #12]
 80099c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	685a      	ldr	r2, [r3, #4]
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	697a      	ldr	r2, [r7, #20]
 80099d6:	621a      	str	r2, [r3, #32]
}
 80099d8:	bf00      	nop
 80099da:	371c      	adds	r7, #28
 80099dc:	46bd      	mov	sp, r7
 80099de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e2:	4770      	bx	lr
 80099e4:	40010000 	.word	0x40010000

080099e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80099e8:	b480      	push	{r7}
 80099ea:	b087      	sub	sp, #28
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
 80099f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6a1b      	ldr	r3, [r3, #32]
 80099f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6a1b      	ldr	r3, [r3, #32]
 80099fc:	f023 0210 	bic.w	r2, r3, #16
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	685b      	ldr	r3, [r3, #4]
 8009a08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	699b      	ldr	r3, [r3, #24]
 8009a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	021b      	lsls	r3, r3, #8
 8009a26:	68fa      	ldr	r2, [r7, #12]
 8009a28:	4313      	orrs	r3, r2
 8009a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	f023 0320 	bic.w	r3, r3, #32
 8009a32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	689b      	ldr	r3, [r3, #8]
 8009a38:	011b      	lsls	r3, r3, #4
 8009a3a:	697a      	ldr	r2, [r7, #20]
 8009a3c:	4313      	orrs	r3, r2
 8009a3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	4a1e      	ldr	r2, [pc, #120]	; (8009abc <TIM_OC2_SetConfig+0xd4>)
 8009a44:	4293      	cmp	r3, r2
 8009a46:	d10d      	bne.n	8009a64 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009a48:	697b      	ldr	r3, [r7, #20]
 8009a4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009a4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	68db      	ldr	r3, [r3, #12]
 8009a54:	011b      	lsls	r3, r3, #4
 8009a56:	697a      	ldr	r2, [r7, #20]
 8009a58:	4313      	orrs	r3, r2
 8009a5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009a5c:	697b      	ldr	r3, [r7, #20]
 8009a5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a62:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	4a15      	ldr	r2, [pc, #84]	; (8009abc <TIM_OC2_SetConfig+0xd4>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d113      	bne.n	8009a94 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009a6c:	693b      	ldr	r3, [r7, #16]
 8009a6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009a72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009a74:	693b      	ldr	r3, [r7, #16]
 8009a76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009a7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	695b      	ldr	r3, [r3, #20]
 8009a80:	009b      	lsls	r3, r3, #2
 8009a82:	693a      	ldr	r2, [r7, #16]
 8009a84:	4313      	orrs	r3, r2
 8009a86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	699b      	ldr	r3, [r3, #24]
 8009a8c:	009b      	lsls	r3, r3, #2
 8009a8e:	693a      	ldr	r2, [r7, #16]
 8009a90:	4313      	orrs	r3, r2
 8009a92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	693a      	ldr	r2, [r7, #16]
 8009a98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	68fa      	ldr	r2, [r7, #12]
 8009a9e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009aa0:	683b      	ldr	r3, [r7, #0]
 8009aa2:	685a      	ldr	r2, [r3, #4]
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	697a      	ldr	r2, [r7, #20]
 8009aac:	621a      	str	r2, [r3, #32]
}
 8009aae:	bf00      	nop
 8009ab0:	371c      	adds	r7, #28
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab8:	4770      	bx	lr
 8009aba:	bf00      	nop
 8009abc:	40010000 	.word	0x40010000

08009ac0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009ac0:	b480      	push	{r7}
 8009ac2:	b087      	sub	sp, #28
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
 8009ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6a1b      	ldr	r3, [r3, #32]
 8009ace:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6a1b      	ldr	r3, [r3, #32]
 8009ad4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	685b      	ldr	r3, [r3, #4]
 8009ae0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	69db      	ldr	r3, [r3, #28]
 8009ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009aee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	f023 0303 	bic.w	r3, r3, #3
 8009af6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	68fa      	ldr	r2, [r7, #12]
 8009afe:	4313      	orrs	r3, r2
 8009b00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009b08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	689b      	ldr	r3, [r3, #8]
 8009b0e:	021b      	lsls	r3, r3, #8
 8009b10:	697a      	ldr	r2, [r7, #20]
 8009b12:	4313      	orrs	r3, r2
 8009b14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	4a1d      	ldr	r2, [pc, #116]	; (8009b90 <TIM_OC3_SetConfig+0xd0>)
 8009b1a:	4293      	cmp	r3, r2
 8009b1c:	d10d      	bne.n	8009b3a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009b1e:	697b      	ldr	r3, [r7, #20]
 8009b20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009b24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	68db      	ldr	r3, [r3, #12]
 8009b2a:	021b      	lsls	r3, r3, #8
 8009b2c:	697a      	ldr	r2, [r7, #20]
 8009b2e:	4313      	orrs	r3, r2
 8009b30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009b32:	697b      	ldr	r3, [r7, #20]
 8009b34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009b38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	4a14      	ldr	r2, [pc, #80]	; (8009b90 <TIM_OC3_SetConfig+0xd0>)
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d113      	bne.n	8009b6a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009b42:	693b      	ldr	r3, [r7, #16]
 8009b44:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009b48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009b4a:	693b      	ldr	r3, [r7, #16]
 8009b4c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009b50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	695b      	ldr	r3, [r3, #20]
 8009b56:	011b      	lsls	r3, r3, #4
 8009b58:	693a      	ldr	r2, [r7, #16]
 8009b5a:	4313      	orrs	r3, r2
 8009b5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009b5e:	683b      	ldr	r3, [r7, #0]
 8009b60:	699b      	ldr	r3, [r3, #24]
 8009b62:	011b      	lsls	r3, r3, #4
 8009b64:	693a      	ldr	r2, [r7, #16]
 8009b66:	4313      	orrs	r3, r2
 8009b68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	693a      	ldr	r2, [r7, #16]
 8009b6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	68fa      	ldr	r2, [r7, #12]
 8009b74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	685a      	ldr	r2, [r3, #4]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	697a      	ldr	r2, [r7, #20]
 8009b82:	621a      	str	r2, [r3, #32]
}
 8009b84:	bf00      	nop
 8009b86:	371c      	adds	r7, #28
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8e:	4770      	bx	lr
 8009b90:	40010000 	.word	0x40010000

08009b94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009b94:	b480      	push	{r7}
 8009b96:	b087      	sub	sp, #28
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
 8009b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6a1b      	ldr	r3, [r3, #32]
 8009ba2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	6a1b      	ldr	r3, [r3, #32]
 8009ba8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	685b      	ldr	r3, [r3, #4]
 8009bb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	69db      	ldr	r3, [r3, #28]
 8009bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009bc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009bca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	021b      	lsls	r3, r3, #8
 8009bd2:	68fa      	ldr	r2, [r7, #12]
 8009bd4:	4313      	orrs	r3, r2
 8009bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009bd8:	693b      	ldr	r3, [r7, #16]
 8009bda:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009bde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	689b      	ldr	r3, [r3, #8]
 8009be4:	031b      	lsls	r3, r3, #12
 8009be6:	693a      	ldr	r2, [r7, #16]
 8009be8:	4313      	orrs	r3, r2
 8009bea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	4a10      	ldr	r2, [pc, #64]	; (8009c30 <TIM_OC4_SetConfig+0x9c>)
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	d109      	bne.n	8009c08 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009bf4:	697b      	ldr	r3, [r7, #20]
 8009bf6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009bfa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	695b      	ldr	r3, [r3, #20]
 8009c00:	019b      	lsls	r3, r3, #6
 8009c02:	697a      	ldr	r2, [r7, #20]
 8009c04:	4313      	orrs	r3, r2
 8009c06:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	697a      	ldr	r2, [r7, #20]
 8009c0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	68fa      	ldr	r2, [r7, #12]
 8009c12:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009c14:	683b      	ldr	r3, [r7, #0]
 8009c16:	685a      	ldr	r2, [r3, #4]
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	693a      	ldr	r2, [r7, #16]
 8009c20:	621a      	str	r2, [r3, #32]
}
 8009c22:	bf00      	nop
 8009c24:	371c      	adds	r7, #28
 8009c26:	46bd      	mov	sp, r7
 8009c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2c:	4770      	bx	lr
 8009c2e:	bf00      	nop
 8009c30:	40010000 	.word	0x40010000

08009c34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009c34:	b480      	push	{r7}
 8009c36:	b087      	sub	sp, #28
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	60f8      	str	r0, [r7, #12]
 8009c3c:	60b9      	str	r1, [r7, #8]
 8009c3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	6a1b      	ldr	r3, [r3, #32]
 8009c44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	6a1b      	ldr	r3, [r3, #32]
 8009c4a:	f023 0201 	bic.w	r2, r3, #1
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	699b      	ldr	r3, [r3, #24]
 8009c56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009c58:	693b      	ldr	r3, [r7, #16]
 8009c5a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009c5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	011b      	lsls	r3, r3, #4
 8009c64:	693a      	ldr	r2, [r7, #16]
 8009c66:	4313      	orrs	r3, r2
 8009c68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009c6a:	697b      	ldr	r3, [r7, #20]
 8009c6c:	f023 030a 	bic.w	r3, r3, #10
 8009c70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009c72:	697a      	ldr	r2, [r7, #20]
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	4313      	orrs	r3, r2
 8009c78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	693a      	ldr	r2, [r7, #16]
 8009c7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	697a      	ldr	r2, [r7, #20]
 8009c84:	621a      	str	r2, [r3, #32]
}
 8009c86:	bf00      	nop
 8009c88:	371c      	adds	r7, #28
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c90:	4770      	bx	lr

08009c92 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009c92:	b480      	push	{r7}
 8009c94:	b087      	sub	sp, #28
 8009c96:	af00      	add	r7, sp, #0
 8009c98:	60f8      	str	r0, [r7, #12]
 8009c9a:	60b9      	str	r1, [r7, #8]
 8009c9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	6a1b      	ldr	r3, [r3, #32]
 8009ca2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	6a1b      	ldr	r3, [r3, #32]
 8009ca8:	f023 0210 	bic.w	r2, r3, #16
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	699b      	ldr	r3, [r3, #24]
 8009cb4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009cb6:	693b      	ldr	r3, [r7, #16]
 8009cb8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009cbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	031b      	lsls	r3, r3, #12
 8009cc2:	693a      	ldr	r2, [r7, #16]
 8009cc4:	4313      	orrs	r3, r2
 8009cc6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009cc8:	697b      	ldr	r3, [r7, #20]
 8009cca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009cce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	011b      	lsls	r3, r3, #4
 8009cd4:	697a      	ldr	r2, [r7, #20]
 8009cd6:	4313      	orrs	r3, r2
 8009cd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	693a      	ldr	r2, [r7, #16]
 8009cde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	697a      	ldr	r2, [r7, #20]
 8009ce4:	621a      	str	r2, [r3, #32]
}
 8009ce6:	bf00      	nop
 8009ce8:	371c      	adds	r7, #28
 8009cea:	46bd      	mov	sp, r7
 8009cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf0:	4770      	bx	lr

08009cf2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009cf2:	b480      	push	{r7}
 8009cf4:	b085      	sub	sp, #20
 8009cf6:	af00      	add	r7, sp, #0
 8009cf8:	6078      	str	r0, [r7, #4]
 8009cfa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	689b      	ldr	r3, [r3, #8]
 8009d00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009d0a:	683a      	ldr	r2, [r7, #0]
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	4313      	orrs	r3, r2
 8009d10:	f043 0307 	orr.w	r3, r3, #7
 8009d14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	68fa      	ldr	r2, [r7, #12]
 8009d1a:	609a      	str	r2, [r3, #8]
}
 8009d1c:	bf00      	nop
 8009d1e:	3714      	adds	r7, #20
 8009d20:	46bd      	mov	sp, r7
 8009d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d26:	4770      	bx	lr

08009d28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009d28:	b480      	push	{r7}
 8009d2a:	b087      	sub	sp, #28
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	60f8      	str	r0, [r7, #12]
 8009d30:	60b9      	str	r1, [r7, #8]
 8009d32:	607a      	str	r2, [r7, #4]
 8009d34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	689b      	ldr	r3, [r3, #8]
 8009d3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009d42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	021a      	lsls	r2, r3, #8
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	431a      	orrs	r2, r3
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	4313      	orrs	r3, r2
 8009d50:	697a      	ldr	r2, [r7, #20]
 8009d52:	4313      	orrs	r3, r2
 8009d54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	697a      	ldr	r2, [r7, #20]
 8009d5a:	609a      	str	r2, [r3, #8]
}
 8009d5c:	bf00      	nop
 8009d5e:	371c      	adds	r7, #28
 8009d60:	46bd      	mov	sp, r7
 8009d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d66:	4770      	bx	lr

08009d68 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009d68:	b480      	push	{r7}
 8009d6a:	b087      	sub	sp, #28
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	60f8      	str	r0, [r7, #12]
 8009d70:	60b9      	str	r1, [r7, #8]
 8009d72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	f003 031f 	and.w	r3, r3, #31
 8009d7a:	2201      	movs	r2, #1
 8009d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8009d80:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	6a1a      	ldr	r2, [r3, #32]
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	43db      	mvns	r3, r3
 8009d8a:	401a      	ands	r2, r3
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	6a1a      	ldr	r2, [r3, #32]
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	f003 031f 	and.w	r3, r3, #31
 8009d9a:	6879      	ldr	r1, [r7, #4]
 8009d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8009da0:	431a      	orrs	r2, r3
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	621a      	str	r2, [r3, #32]
}
 8009da6:	bf00      	nop
 8009da8:	371c      	adds	r7, #28
 8009daa:	46bd      	mov	sp, r7
 8009dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db0:	4770      	bx	lr
	...

08009db4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009db4:	b480      	push	{r7}
 8009db6:	b085      	sub	sp, #20
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
 8009dbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009dc4:	2b01      	cmp	r3, #1
 8009dc6:	d101      	bne.n	8009dcc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009dc8:	2302      	movs	r3, #2
 8009dca:	e050      	b.n	8009e6e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2201      	movs	r2, #1
 8009dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2202      	movs	r2, #2
 8009dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	685b      	ldr	r3, [r3, #4]
 8009de2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	689b      	ldr	r3, [r3, #8]
 8009dea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009df2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	68fa      	ldr	r2, [r7, #12]
 8009dfa:	4313      	orrs	r3, r2
 8009dfc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	68fa      	ldr	r2, [r7, #12]
 8009e04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	4a1c      	ldr	r2, [pc, #112]	; (8009e7c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	d018      	beq.n	8009e42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e18:	d013      	beq.n	8009e42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	4a18      	ldr	r2, [pc, #96]	; (8009e80 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009e20:	4293      	cmp	r3, r2
 8009e22:	d00e      	beq.n	8009e42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	4a16      	ldr	r2, [pc, #88]	; (8009e84 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009e2a:	4293      	cmp	r3, r2
 8009e2c:	d009      	beq.n	8009e42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	4a15      	ldr	r2, [pc, #84]	; (8009e88 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009e34:	4293      	cmp	r3, r2
 8009e36:	d004      	beq.n	8009e42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	4a13      	ldr	r2, [pc, #76]	; (8009e8c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009e3e:	4293      	cmp	r3, r2
 8009e40:	d10c      	bne.n	8009e5c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009e42:	68bb      	ldr	r3, [r7, #8]
 8009e44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	685b      	ldr	r3, [r3, #4]
 8009e4e:	68ba      	ldr	r2, [r7, #8]
 8009e50:	4313      	orrs	r3, r2
 8009e52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	68ba      	ldr	r2, [r7, #8]
 8009e5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	2201      	movs	r2, #1
 8009e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2200      	movs	r2, #0
 8009e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009e6c:	2300      	movs	r3, #0
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3714      	adds	r7, #20
 8009e72:	46bd      	mov	sp, r7
 8009e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e78:	4770      	bx	lr
 8009e7a:	bf00      	nop
 8009e7c:	40010000 	.word	0x40010000
 8009e80:	40000400 	.word	0x40000400
 8009e84:	40000800 	.word	0x40000800
 8009e88:	40000c00 	.word	0x40000c00
 8009e8c:	40014000 	.word	0x40014000

08009e90 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009e90:	b480      	push	{r7}
 8009e92:	b083      	sub	sp, #12
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009e98:	bf00      	nop
 8009e9a:	370c      	adds	r7, #12
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea2:	4770      	bx	lr

08009ea4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b083      	sub	sp, #12
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009eac:	bf00      	nop
 8009eae:	370c      	adds	r7, #12
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb6:	4770      	bx	lr

08009eb8 <u8g2_DrawHXBMP>:




void u8g2_DrawHXBMP(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, const uint8_t *b)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b088      	sub	sp, #32
 8009ebc:	af02      	add	r7, sp, #8
 8009ebe:	60f8      	str	r0, [r7, #12]
 8009ec0:	4608      	mov	r0, r1
 8009ec2:	4611      	mov	r1, r2
 8009ec4:	461a      	mov	r2, r3
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	817b      	strh	r3, [r7, #10]
 8009eca:	460b      	mov	r3, r1
 8009ecc:	813b      	strh	r3, [r7, #8]
 8009ece:	4613      	mov	r3, r2
 8009ed0:	80fb      	strh	r3, [r7, #6]
  uint8_t mask;
  uint8_t color = u8g2->draw_color;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8009ed8:	74fb      	strb	r3, [r7, #19]
  uint8_t ncolor = (color == 0 ? 1 : 0);
 8009eda:	7cfb      	ldrb	r3, [r7, #19]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	bf0c      	ite	eq
 8009ee0:	2301      	moveq	r3, #1
 8009ee2:	2300      	movne	r3, #0
 8009ee4:	b2db      	uxtb	r3, r3
 8009ee6:	74bb      	strb	r3, [r7, #18]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
 8009ee8:	897a      	ldrh	r2, [r7, #10]
 8009eea:	88fb      	ldrh	r3, [r7, #6]
 8009eec:	4413      	add	r3, r2
 8009eee:	b298      	uxth	r0, r3
 8009ef0:	893b      	ldrh	r3, [r7, #8]
 8009ef2:	3301      	adds	r3, #1
 8009ef4:	b29b      	uxth	r3, r3
 8009ef6:	893a      	ldrh	r2, [r7, #8]
 8009ef8:	8979      	ldrh	r1, [r7, #10]
 8009efa:	9300      	str	r3, [sp, #0]
 8009efc:	4603      	mov	r3, r0
 8009efe:	68f8      	ldr	r0, [r7, #12]
 8009f00:	f001 f8a5 	bl	800b04e <u8g2_IsIntersection>
 8009f04:	4603      	mov	r3, r0
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d062      	beq.n	8009fd0 <u8g2_DrawHXBMP+0x118>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  mask = 1;
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	75fb      	strb	r3, [r7, #23]
  while(len > 0)
 8009f0e:	e057      	b.n	8009fc0 <u8g2_DrawHXBMP+0x108>
  {
    uint8_t current_bit = u8x8_pgm_read(b) & mask;
 8009f10:	6a3b      	ldr	r3, [r7, #32]
 8009f12:	781a      	ldrb	r2, [r3, #0]
 8009f14:	7dfb      	ldrb	r3, [r7, #23]
 8009f16:	4013      	ands	r3, r2
 8009f18:	747b      	strb	r3, [r7, #17]
      mask = 1;
      b++;
    }
    len--;
#else
    u8g2_uint_t run_length = 0;
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	82bb      	strh	r3, [r7, #20]
    // Determine the run length of consecutive bits with the same color
    while (len > 0 && (current_bit == 0 ? ((u8x8_pgm_read(b) & mask) == 0) : ((u8x8_pgm_read(b) & mask) != 0 )  ))
 8009f1e:	e013      	b.n	8009f48 <u8g2_DrawHXBMP+0x90>
    {
        run_length++;
 8009f20:	8abb      	ldrh	r3, [r7, #20]
 8009f22:	3301      	adds	r3, #1
 8009f24:	82bb      	strh	r3, [r7, #20]
        x++;
 8009f26:	897b      	ldrh	r3, [r7, #10]
 8009f28:	3301      	adds	r3, #1
 8009f2a:	817b      	strh	r3, [r7, #10]
        mask <<= 1;
 8009f2c:	7dfb      	ldrb	r3, [r7, #23]
 8009f2e:	005b      	lsls	r3, r3, #1
 8009f30:	75fb      	strb	r3, [r7, #23]
        if (mask == 0)
 8009f32:	7dfb      	ldrb	r3, [r7, #23]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d104      	bne.n	8009f42 <u8g2_DrawHXBMP+0x8a>
        {
            mask = 1;
 8009f38:	2301      	movs	r3, #1
 8009f3a:	75fb      	strb	r3, [r7, #23]
            b++;
 8009f3c:	6a3b      	ldr	r3, [r7, #32]
 8009f3e:	3301      	adds	r3, #1
 8009f40:	623b      	str	r3, [r7, #32]
        }
        len--;
 8009f42:	88fb      	ldrh	r3, [r7, #6]
 8009f44:	3b01      	subs	r3, #1
 8009f46:	80fb      	strh	r3, [r7, #6]
    while (len > 0 && (current_bit == 0 ? ((u8x8_pgm_read(b) & mask) == 0) : ((u8x8_pgm_read(b) & mask) != 0 )  ))
 8009f48:	88fb      	ldrh	r3, [r7, #6]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d011      	beq.n	8009f72 <u8g2_DrawHXBMP+0xba>
 8009f4e:	7c7b      	ldrb	r3, [r7, #17]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d107      	bne.n	8009f64 <u8g2_DrawHXBMP+0xac>
 8009f54:	6a3b      	ldr	r3, [r7, #32]
 8009f56:	781a      	ldrb	r2, [r3, #0]
 8009f58:	7dfb      	ldrb	r3, [r7, #23]
 8009f5a:	4013      	ands	r3, r2
 8009f5c:	b2db      	uxtb	r3, r3
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d0de      	beq.n	8009f20 <u8g2_DrawHXBMP+0x68>
 8009f62:	e006      	b.n	8009f72 <u8g2_DrawHXBMP+0xba>
 8009f64:	6a3b      	ldr	r3, [r7, #32]
 8009f66:	781a      	ldrb	r2, [r3, #0]
 8009f68:	7dfb      	ldrb	r3, [r7, #23]
 8009f6a:	4013      	ands	r3, r2
 8009f6c:	b2db      	uxtb	r3, r3
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d1d6      	bne.n	8009f20 <u8g2_DrawHXBMP+0x68>
    }
    if (current_bit)
 8009f72:	7c7b      	ldrb	r3, [r7, #17]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d00f      	beq.n	8009f98 <u8g2_DrawHXBMP+0xe0>
    {
        u8g2->draw_color = color;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	7cfa      	ldrb	r2, [r7, #19]
 8009f7c:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
        u8g2_DrawHVLine(u8g2, x - run_length, y, run_length, 0);
 8009f80:	897a      	ldrh	r2, [r7, #10]
 8009f82:	8abb      	ldrh	r3, [r7, #20]
 8009f84:	1ad3      	subs	r3, r2, r3
 8009f86:	b299      	uxth	r1, r3
 8009f88:	8abb      	ldrh	r3, [r7, #20]
 8009f8a:	893a      	ldrh	r2, [r7, #8]
 8009f8c:	2000      	movs	r0, #0
 8009f8e:	9000      	str	r0, [sp, #0]
 8009f90:	68f8      	ldr	r0, [r7, #12]
 8009f92:	f000 ff9e 	bl	800aed2 <u8g2_DrawHVLine>
 8009f96:	e013      	b.n	8009fc0 <u8g2_DrawHXBMP+0x108>
    }
    else if (u8g2->bitmap_transparency == 0)
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d10e      	bne.n	8009fc0 <u8g2_DrawHXBMP+0x108>
    {
        u8g2->draw_color = ncolor;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	7cba      	ldrb	r2, [r7, #18]
 8009fa6:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
        u8g2_DrawHVLine(u8g2, x - run_length, y, run_length, 0);
 8009faa:	897a      	ldrh	r2, [r7, #10]
 8009fac:	8abb      	ldrh	r3, [r7, #20]
 8009fae:	1ad3      	subs	r3, r2, r3
 8009fb0:	b299      	uxth	r1, r3
 8009fb2:	8abb      	ldrh	r3, [r7, #20]
 8009fb4:	893a      	ldrh	r2, [r7, #8]
 8009fb6:	2000      	movs	r0, #0
 8009fb8:	9000      	str	r0, [sp, #0]
 8009fba:	68f8      	ldr	r0, [r7, #12]
 8009fbc:	f000 ff89 	bl	800aed2 <u8g2_DrawHVLine>
  while(len > 0)
 8009fc0:	88fb      	ldrh	r3, [r7, #6]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d1a4      	bne.n	8009f10 <u8g2_DrawHXBMP+0x58>
    }
#endif
  }
  u8g2->draw_color = color;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	7cfa      	ldrb	r2, [r7, #19]
 8009fca:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 8009fce:	e000      	b.n	8009fd2 <u8g2_DrawHXBMP+0x11a>
    return;
 8009fd0:	bf00      	nop
}
 8009fd2:	3718      	adds	r7, #24
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	bd80      	pop	{r7, pc}

08009fd8 <u8g2_DrawXBMP>:


void u8g2_DrawXBMP(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, const uint8_t *bitmap)
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b088      	sub	sp, #32
 8009fdc:	af02      	add	r7, sp, #8
 8009fde:	60f8      	str	r0, [r7, #12]
 8009fe0:	4608      	mov	r0, r1
 8009fe2:	4611      	mov	r1, r2
 8009fe4:	461a      	mov	r2, r3
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	817b      	strh	r3, [r7, #10]
 8009fea:	460b      	mov	r3, r1
 8009fec:	813b      	strh	r3, [r7, #8]
 8009fee:	4613      	mov	r3, r2
 8009ff0:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t blen;
  blen = w;
 8009ff2:	88fb      	ldrh	r3, [r7, #6]
 8009ff4:	82fb      	strh	r3, [r7, #22]
  blen += 7;
 8009ff6:	8afb      	ldrh	r3, [r7, #22]
 8009ff8:	3307      	adds	r3, #7
 8009ffa:	82fb      	strh	r3, [r7, #22]
  blen >>= 3;
 8009ffc:	8afb      	ldrh	r3, [r7, #22]
 8009ffe:	08db      	lsrs	r3, r3, #3
 800a000:	82fb      	strh	r3, [r7, #22]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 800a002:	897a      	ldrh	r2, [r7, #10]
 800a004:	88fb      	ldrh	r3, [r7, #6]
 800a006:	4413      	add	r3, r2
 800a008:	b298      	uxth	r0, r3
 800a00a:	893a      	ldrh	r2, [r7, #8]
 800a00c:	8c3b      	ldrh	r3, [r7, #32]
 800a00e:	4413      	add	r3, r2
 800a010:	b29b      	uxth	r3, r3
 800a012:	893a      	ldrh	r2, [r7, #8]
 800a014:	8979      	ldrh	r1, [r7, #10]
 800a016:	9300      	str	r3, [sp, #0]
 800a018:	4603      	mov	r3, r0
 800a01a:	68f8      	ldr	r0, [r7, #12]
 800a01c:	f001 f817 	bl	800b04e <u8g2_IsIntersection>
 800a020:	4603      	mov	r3, r0
 800a022:	2b00      	cmp	r3, #0
 800a024:	d017      	beq.n	800a056 <u8g2_DrawXBMP+0x7e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  while( h > 0 )
 800a026:	e012      	b.n	800a04e <u8g2_DrawXBMP+0x76>
  {
    u8g2_DrawHXBMP(u8g2, x, y, w, bitmap);
 800a028:	88f8      	ldrh	r0, [r7, #6]
 800a02a:	893a      	ldrh	r2, [r7, #8]
 800a02c:	8979      	ldrh	r1, [r7, #10]
 800a02e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a030:	9300      	str	r3, [sp, #0]
 800a032:	4603      	mov	r3, r0
 800a034:	68f8      	ldr	r0, [r7, #12]
 800a036:	f7ff ff3f 	bl	8009eb8 <u8g2_DrawHXBMP>
    bitmap += blen;
 800a03a:	8afb      	ldrh	r3, [r7, #22]
 800a03c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a03e:	4413      	add	r3, r2
 800a040:	627b      	str	r3, [r7, #36]	; 0x24
    y++;
 800a042:	893b      	ldrh	r3, [r7, #8]
 800a044:	3301      	adds	r3, #1
 800a046:	813b      	strh	r3, [r7, #8]
    h--;
 800a048:	8c3b      	ldrh	r3, [r7, #32]
 800a04a:	3b01      	subs	r3, #1
 800a04c:	843b      	strh	r3, [r7, #32]
  while( h > 0 )
 800a04e:	8c3b      	ldrh	r3, [r7, #32]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d1e9      	bne.n	800a028 <u8g2_DrawXBMP+0x50>
 800a054:	e000      	b.n	800a058 <u8g2_DrawXBMP+0x80>
    return;
 800a056:	bf00      	nop
  }
}
 800a058:	3718      	adds	r7, #24
 800a05a:	46bd      	mov	sp, r7
 800a05c:	bd80      	pop	{r7, pc}

0800a05e <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 800a05e:	b580      	push	{r7, lr}
 800a060:	b084      	sub	sp, #16
 800a062:	af00      	add	r7, sp, #0
 800a064:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	7c1b      	ldrb	r3, [r3, #16]
 800a06c:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a074:	461a      	mov	r2, r3
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	fb02 f303 	mul.w	r3, r2, r3
 800a07c:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	00db      	lsls	r3, r3, #3
 800a082:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a088:	68fa      	ldr	r2, [r7, #12]
 800a08a:	2100      	movs	r1, #0
 800a08c:	4618      	mov	r0, r3
 800a08e:	f001 fda0 	bl	800bbd2 <memset>
}
 800a092:	bf00      	nop
 800a094:	3710      	adds	r7, #16
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}

0800a09a <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 800a09a:	b580      	push	{r7, lr}
 800a09c:	b086      	sub	sp, #24
 800a09e:	af02      	add	r7, sp, #8
 800a0a0:	6078      	str	r0, [r7, #4]
 800a0a2:	460b      	mov	r3, r1
 800a0a4:	70fb      	strb	r3, [r7, #3]
 800a0a6:	4613      	mov	r3, r2
 800a0a8:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	7c1b      	ldrb	r3, [r3, #16]
 800a0b0:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 800a0b2:	78fb      	ldrb	r3, [r7, #3]
 800a0b4:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0ba:	60bb      	str	r3, [r7, #8]
  offset *= w;
 800a0bc:	7bfb      	ldrb	r3, [r7, #15]
 800a0be:	b29b      	uxth	r3, r3
 800a0c0:	89ba      	ldrh	r2, [r7, #12]
 800a0c2:	fb12 f303 	smulbb	r3, r2, r3
 800a0c6:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 800a0c8:	89bb      	ldrh	r3, [r7, #12]
 800a0ca:	00db      	lsls	r3, r3, #3
 800a0cc:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 800a0ce:	89bb      	ldrh	r3, [r7, #12]
 800a0d0:	68ba      	ldr	r2, [r7, #8]
 800a0d2:	4413      	add	r3, r2
 800a0d4:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 800a0d6:	7bf9      	ldrb	r1, [r7, #15]
 800a0d8:	78ba      	ldrb	r2, [r7, #2]
 800a0da:	68bb      	ldr	r3, [r7, #8]
 800a0dc:	9300      	str	r3, [sp, #0]
 800a0de:	460b      	mov	r3, r1
 800a0e0:	2100      	movs	r1, #0
 800a0e2:	6878      	ldr	r0, [r7, #4]
 800a0e4:	f001 fca7 	bl	800ba36 <u8x8_DrawTile>
}
 800a0e8:	bf00      	nop
 800a0ea:	3710      	adds	r7, #16
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	bd80      	pop	{r7, pc}

0800a0f0 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b084      	sub	sp, #16
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a102:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a10a:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	7c5b      	ldrb	r3, [r3, #17]
 800a112:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 800a114:	7bba      	ldrb	r2, [r7, #14]
 800a116:	7bfb      	ldrb	r3, [r7, #15]
 800a118:	4619      	mov	r1, r3
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	f7ff ffbd 	bl	800a09a <u8g2_send_tile_row>
    src_row++;
 800a120:	7bfb      	ldrb	r3, [r7, #15]
 800a122:	3301      	adds	r3, #1
 800a124:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 800a126:	7bbb      	ldrb	r3, [r7, #14]
 800a128:	3301      	adds	r3, #1
 800a12a:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 800a12c:	7bfa      	ldrb	r2, [r7, #15]
 800a12e:	7b7b      	ldrb	r3, [r7, #13]
 800a130:	429a      	cmp	r2, r3
 800a132:	d203      	bcs.n	800a13c <u8g2_send_buffer+0x4c>
 800a134:	7bba      	ldrb	r2, [r7, #14]
 800a136:	7b3b      	ldrb	r3, [r7, #12]
 800a138:	429a      	cmp	r2, r3
 800a13a:	d3eb      	bcc.n	800a114 <u8g2_send_buffer+0x24>
}
 800a13c:	bf00      	nop
 800a13e:	3710      	adds	r7, #16
 800a140:	46bd      	mov	sp, r7
 800a142:	bd80      	pop	{r7, pc}

0800a144 <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b082      	sub	sp, #8
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f7ff ffcf 	bl	800a0f0 <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 800a152:	6878      	ldr	r0, [r7, #4]
 800a154:	f001 fcc0 	bl	800bad8 <u8x8_RefreshDisplay>
}
 800a158:	bf00      	nop
 800a15a:	3708      	adds	r7, #8
 800a15c:	46bd      	mov	sp, r7
 800a15e:	bd80      	pop	{r7, pc}

0800a160 <u8g2_SetBufferCurrTileRow>:

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 800a160:	b580      	push	{r7, lr}
 800a162:	b082      	sub	sp, #8
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
 800a168:	460b      	mov	r3, r1
 800a16a:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	78fa      	ldrb	r2, [r7, #3]
 800a170:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  u8g2->cb->update_dimension(u8g2);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a182:	685b      	ldr	r3, [r3, #4]
 800a184:	6878      	ldr	r0, [r7, #4]
 800a186:	4798      	blx	r3
}
 800a188:	bf00      	nop
 800a18a:	3708      	adds	r7, #8
 800a18c:	46bd      	mov	sp, r7
 800a18e:	bd80      	pop	{r7, pc}

0800a190 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b082      	sub	sp, #8
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d002      	beq.n	800a1a8 <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 800a1a2:	6878      	ldr	r0, [r7, #4]
 800a1a4:	f7ff ff5b 	bl	800a05e <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 800a1a8:	2100      	movs	r1, #0
 800a1aa:	6878      	ldr	r0, [r7, #4]
 800a1ac:	f7ff ffd8 	bl	800a160 <u8g2_SetBufferCurrTileRow>
}
 800a1b0:	bf00      	nop
 800a1b2:	3708      	adds	r7, #8
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	bd80      	pop	{r7, pc}

0800a1b8 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b084      	sub	sp, #16
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 800a1c0:	6878      	ldr	r0, [r7, #4]
 800a1c2:	f7ff ff95 	bl	800a0f0 <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a1cc:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 800a1d4:	7bfb      	ldrb	r3, [r7, #15]
 800a1d6:	4413      	add	r3, r2
 800a1d8:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	7c5b      	ldrb	r3, [r3, #17]
 800a1e0:	7bfa      	ldrb	r2, [r7, #15]
 800a1e2:	429a      	cmp	r2, r3
 800a1e4:	d304      	bcc.n	800a1f0 <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	f001 fc76 	bl	800bad8 <u8x8_RefreshDisplay>
    return 0;
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	e00d      	b.n	800a20c <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d002      	beq.n	800a200 <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f7ff ff2f 	bl	800a05e <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 800a200:	7bfb      	ldrb	r3, [r7, #15]
 800a202:	4619      	mov	r1, r3
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f7ff ffab 	bl	800a160 <u8g2_SetBufferCurrTileRow>
  return 1;
 800a20a:	2301      	movs	r3, #1
}
 800a20c:	4618      	mov	r0, r3
 800a20e:	3710      	adds	r7, #16
 800a210:	46bd      	mov	sp, r7
 800a212:	bd80      	pop	{r7, pc}

0800a214 <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b082      	sub	sp, #8
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 800a21c:	6878      	ldr	r0, [r7, #4]
 800a21e:	f7ff ffb7 	bl	800a190 <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f7ff ffc8 	bl	800a1b8 <u8g2_NextPage>
 800a228:	4603      	mov	r3, r0
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d1f9      	bne.n	800a222 <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 800a22e:	2100      	movs	r1, #0
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f7ff ff95 	bl	800a160 <u8g2_SetBufferCurrTileRow>
}
 800a236:	bf00      	nop
 800a238:	3708      	adds	r7, #8
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
	...

0800a240 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 800a240:	b480      	push	{r7}
 800a242:	b083      	sub	sp, #12
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2208      	movs	r2, #8
 800a24c:	701a      	strb	r2, [r3, #0]
  return buf;
 800a24e:	4b03      	ldr	r3, [pc, #12]	; (800a25c <u8g2_m_16_8_f+0x1c>)
  #endif
}
 800a250:	4618      	mov	r0, r3
 800a252:	370c      	adds	r7, #12
 800a254:	46bd      	mov	sp, r7
 800a256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25a:	4770      	bx	lr
 800a25c:	200030dc 	.word	0x200030dc

0800a260 <u8g2_Setup_st7920_s_128x64_f>:
  buf = u8g2_m_16_8_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_horizontal_right_lsb, rotation);
}
/* st7920 f */
void u8g2_Setup_st7920_s_128x64_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b088      	sub	sp, #32
 800a264:	af02      	add	r7, sp, #8
 800a266:	60f8      	str	r0, [r7, #12]
 800a268:	60b9      	str	r1, [r7, #8]
 800a26a:	607a      	str	r2, [r7, #4]
 800a26c:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7920_128x64, u8x8_cad_st7920_spi, byte_cb, gpio_and_delay_cb);
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	9300      	str	r3, [sp, #0]
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	4a0b      	ldr	r2, [pc, #44]	; (800a2a4 <u8g2_Setup_st7920_s_128x64_f+0x44>)
 800a276:	490c      	ldr	r1, [pc, #48]	; (800a2a8 <u8g2_Setup_st7920_s_128x64_f+0x48>)
 800a278:	68f8      	ldr	r0, [r7, #12]
 800a27a:	f001 fc8d 	bl	800bb98 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 800a27e:	f107 0313 	add.w	r3, r7, #19
 800a282:	4618      	mov	r0, r3
 800a284:	f7ff ffdc 	bl	800a240 <u8g2_m_16_8_f>
 800a288:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_horizontal_right_lsb, rotation);
 800a28a:	7cfa      	ldrb	r2, [r7, #19]
 800a28c:	68bb      	ldr	r3, [r7, #8]
 800a28e:	9300      	str	r3, [sp, #0]
 800a290:	4b06      	ldr	r3, [pc, #24]	; (800a2ac <u8g2_Setup_st7920_s_128x64_f+0x4c>)
 800a292:	6979      	ldr	r1, [r7, #20]
 800a294:	68f8      	ldr	r0, [r7, #12]
 800a296:	f000 ffad 	bl	800b1f4 <u8g2_SetupBuffer>
}
 800a29a:	bf00      	nop
 800a29c:	3718      	adds	r7, #24
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}
 800a2a2:	bf00      	nop
 800a2a4:	0800b6c1 	.word	0x0800b6c1
 800a2a8:	0800b955 	.word	0x0800b955
 800a2ac:	0800b0a5 	.word	0x0800b0a5

0800a2b0 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 800a2b0:	b480      	push	{r7}
 800a2b2:	b083      	sub	sp, #12
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
 800a2b8:	460b      	mov	r3, r1
 800a2ba:	70fb      	strb	r3, [r7, #3]
  font += offset;
 800a2bc:	78fb      	ldrb	r3, [r7, #3]
 800a2be:	687a      	ldr	r2, [r7, #4]
 800a2c0:	4413      	add	r3, r2
 800a2c2:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	781b      	ldrb	r3, [r3, #0]
}
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	370c      	adds	r7, #12
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d2:	4770      	bx	lr

0800a2d4 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b085      	sub	sp, #20
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
 800a2dc:	460b      	mov	r3, r1
 800a2de:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 800a2e0:	78fb      	ldrb	r3, [r7, #3]
 800a2e2:	687a      	ldr	r2, [r7, #4]
 800a2e4:	4413      	add	r3, r2
 800a2e6:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	781b      	ldrb	r3, [r3, #0]
 800a2ec:	81fb      	strh	r3, [r7, #14]
    font++;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	3301      	adds	r3, #1
 800a2f2:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 800a2f4:	89fb      	ldrh	r3, [r7, #14]
 800a2f6:	021b      	lsls	r3, r3, #8
 800a2f8:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	781b      	ldrb	r3, [r3, #0]
 800a2fe:	b29a      	uxth	r2, r3
 800a300:	89fb      	ldrh	r3, [r7, #14]
 800a302:	4413      	add	r3, r2
 800a304:	81fb      	strh	r3, [r7, #14]
    return pos;
 800a306:	89fb      	ldrh	r3, [r7, #14]
}
 800a308:	4618      	mov	r0, r3
 800a30a:	3714      	adds	r7, #20
 800a30c:	46bd      	mov	sp, r7
 800a30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a312:	4770      	bx	lr

0800a314 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 800a314:	b580      	push	{r7, lr}
 800a316:	b082      	sub	sp, #8
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
 800a31c:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 800a31e:	2100      	movs	r1, #0
 800a320:	6838      	ldr	r0, [r7, #0]
 800a322:	f7ff ffc5 	bl	800a2b0 <u8g2_font_get_byte>
 800a326:	4603      	mov	r3, r0
 800a328:	461a      	mov	r2, r3
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 800a32e:	2101      	movs	r1, #1
 800a330:	6838      	ldr	r0, [r7, #0]
 800a332:	f7ff ffbd 	bl	800a2b0 <u8g2_font_get_byte>
 800a336:	4603      	mov	r3, r0
 800a338:	461a      	mov	r2, r3
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 800a33e:	2102      	movs	r1, #2
 800a340:	6838      	ldr	r0, [r7, #0]
 800a342:	f7ff ffb5 	bl	800a2b0 <u8g2_font_get_byte>
 800a346:	4603      	mov	r3, r0
 800a348:	461a      	mov	r2, r3
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 800a34e:	2103      	movs	r1, #3
 800a350:	6838      	ldr	r0, [r7, #0]
 800a352:	f7ff ffad 	bl	800a2b0 <u8g2_font_get_byte>
 800a356:	4603      	mov	r3, r0
 800a358:	461a      	mov	r2, r3
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 800a35e:	2104      	movs	r1, #4
 800a360:	6838      	ldr	r0, [r7, #0]
 800a362:	f7ff ffa5 	bl	800a2b0 <u8g2_font_get_byte>
 800a366:	4603      	mov	r3, r0
 800a368:	461a      	mov	r2, r3
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 800a36e:	2105      	movs	r1, #5
 800a370:	6838      	ldr	r0, [r7, #0]
 800a372:	f7ff ff9d 	bl	800a2b0 <u8g2_font_get_byte>
 800a376:	4603      	mov	r3, r0
 800a378:	461a      	mov	r2, r3
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 800a37e:	2106      	movs	r1, #6
 800a380:	6838      	ldr	r0, [r7, #0]
 800a382:	f7ff ff95 	bl	800a2b0 <u8g2_font_get_byte>
 800a386:	4603      	mov	r3, r0
 800a388:	461a      	mov	r2, r3
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 800a38e:	2107      	movs	r1, #7
 800a390:	6838      	ldr	r0, [r7, #0]
 800a392:	f7ff ff8d 	bl	800a2b0 <u8g2_font_get_byte>
 800a396:	4603      	mov	r3, r0
 800a398:	461a      	mov	r2, r3
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 800a39e:	2108      	movs	r1, #8
 800a3a0:	6838      	ldr	r0, [r7, #0]
 800a3a2:	f7ff ff85 	bl	800a2b0 <u8g2_font_get_byte>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	461a      	mov	r2, r3
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 800a3ae:	2109      	movs	r1, #9
 800a3b0:	6838      	ldr	r0, [r7, #0]
 800a3b2:	f7ff ff7d 	bl	800a2b0 <u8g2_font_get_byte>
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	b25a      	sxtb	r2, r3
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 800a3be:	210a      	movs	r1, #10
 800a3c0:	6838      	ldr	r0, [r7, #0]
 800a3c2:	f7ff ff75 	bl	800a2b0 <u8g2_font_get_byte>
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	b25a      	sxtb	r2, r3
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 800a3ce:	210b      	movs	r1, #11
 800a3d0:	6838      	ldr	r0, [r7, #0]
 800a3d2:	f7ff ff6d 	bl	800a2b0 <u8g2_font_get_byte>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	b25a      	sxtb	r2, r3
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 800a3de:	210c      	movs	r1, #12
 800a3e0:	6838      	ldr	r0, [r7, #0]
 800a3e2:	f7ff ff65 	bl	800a2b0 <u8g2_font_get_byte>
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	b25a      	sxtb	r2, r3
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 800a3ee:	210d      	movs	r1, #13
 800a3f0:	6838      	ldr	r0, [r7, #0]
 800a3f2:	f7ff ff5d 	bl	800a2b0 <u8g2_font_get_byte>
 800a3f6:	4603      	mov	r3, r0
 800a3f8:	b25a      	sxtb	r2, r3
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 800a3fe:	210e      	movs	r1, #14
 800a400:	6838      	ldr	r0, [r7, #0]
 800a402:	f7ff ff55 	bl	800a2b0 <u8g2_font_get_byte>
 800a406:	4603      	mov	r3, r0
 800a408:	b25a      	sxtb	r2, r3
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 800a40e:	210f      	movs	r1, #15
 800a410:	6838      	ldr	r0, [r7, #0]
 800a412:	f7ff ff4d 	bl	800a2b0 <u8g2_font_get_byte>
 800a416:	4603      	mov	r3, r0
 800a418:	b25a      	sxtb	r2, r3
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 800a41e:	2110      	movs	r1, #16
 800a420:	6838      	ldr	r0, [r7, #0]
 800a422:	f7ff ff45 	bl	800a2b0 <u8g2_font_get_byte>
 800a426:	4603      	mov	r3, r0
 800a428:	b25a      	sxtb	r2, r3
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 800a42e:	2111      	movs	r1, #17
 800a430:	6838      	ldr	r0, [r7, #0]
 800a432:	f7ff ff4f 	bl	800a2d4 <u8g2_font_get_word>
 800a436:	4603      	mov	r3, r0
 800a438:	461a      	mov	r2, r3
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 800a43e:	2113      	movs	r1, #19
 800a440:	6838      	ldr	r0, [r7, #0]
 800a442:	f7ff ff47 	bl	800a2d4 <u8g2_font_get_word>
 800a446:	4603      	mov	r3, r0
 800a448:	461a      	mov	r2, r3
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 800a44e:	2115      	movs	r1, #21
 800a450:	6838      	ldr	r0, [r7, #0]
 800a452:	f7ff ff3f 	bl	800a2d4 <u8g2_font_get_word>
 800a456:	4603      	mov	r3, r0
 800a458:	461a      	mov	r2, r3
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	82da      	strh	r2, [r3, #22]
#endif
}
 800a45e:	bf00      	nop
 800a460:	3708      	adds	r7, #8
 800a462:	46bd      	mov	sp, r7
 800a464:	bd80      	pop	{r7, pc}

0800a466 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 800a466:	b480      	push	{r7}
 800a468:	b085      	sub	sp, #20
 800a46a:	af00      	add	r7, sp, #0
 800a46c:	6078      	str	r0, [r7, #4]
 800a46e:	460b      	mov	r3, r1
 800a470:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	7b1b      	ldrb	r3, [r3, #12]
 800a476:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	781b      	ldrb	r3, [r3, #0]
 800a47e:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 800a480:	7bfa      	ldrb	r2, [r7, #15]
 800a482:	7b7b      	ldrb	r3, [r7, #13]
 800a484:	fa42 f303 	asr.w	r3, r2, r3
 800a488:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 800a48a:	7b7b      	ldrb	r3, [r7, #13]
 800a48c:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 800a48e:	7bba      	ldrb	r2, [r7, #14]
 800a490:	78fb      	ldrb	r3, [r7, #3]
 800a492:	4413      	add	r3, r2
 800a494:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 800a496:	7bbb      	ldrb	r3, [r7, #14]
 800a498:	2b07      	cmp	r3, #7
 800a49a:	d91a      	bls.n	800a4d2 <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 800a49c:	2308      	movs	r3, #8
 800a49e:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 800a4a0:	7b3a      	ldrb	r2, [r7, #12]
 800a4a2:	7b7b      	ldrb	r3, [r7, #13]
 800a4a4:	1ad3      	subs	r3, r2, r3
 800a4a6:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	1c5a      	adds	r2, r3, #1
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	781b      	ldrb	r3, [r3, #0]
 800a4b8:	461a      	mov	r2, r3
 800a4ba:	7b3b      	ldrb	r3, [r7, #12]
 800a4bc:	fa02 f303 	lsl.w	r3, r2, r3
 800a4c0:	b25a      	sxtb	r2, r3
 800a4c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a4c6:	4313      	orrs	r3, r2
 800a4c8:	b25b      	sxtb	r3, r3
 800a4ca:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 800a4cc:	7bbb      	ldrb	r3, [r7, #14]
 800a4ce:	3b08      	subs	r3, #8
 800a4d0:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 800a4d2:	78fb      	ldrb	r3, [r7, #3]
 800a4d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a4d8:	fa02 f303 	lsl.w	r3, r2, r3
 800a4dc:	b2db      	uxtb	r3, r3
 800a4de:	43db      	mvns	r3, r3
 800a4e0:	b2da      	uxtb	r2, r3
 800a4e2:	7bfb      	ldrb	r3, [r7, #15]
 800a4e4:	4013      	ands	r3, r2
 800a4e6:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	7bba      	ldrb	r2, [r7, #14]
 800a4ec:	731a      	strb	r2, [r3, #12]
  return val;
 800a4ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	3714      	adds	r7, #20
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fa:	4770      	bx	lr

0800a4fc <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b084      	sub	sp, #16
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
 800a504:	460b      	mov	r3, r1
 800a506:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 800a508:	78fb      	ldrb	r3, [r7, #3]
 800a50a:	4619      	mov	r1, r3
 800a50c:	6878      	ldr	r0, [r7, #4]
 800a50e:	f7ff ffaa 	bl	800a466 <u8g2_font_decode_get_unsigned_bits>
 800a512:	4603      	mov	r3, r0
 800a514:	73fb      	strb	r3, [r7, #15]
  d = 1;
 800a516:	2301      	movs	r3, #1
 800a518:	73bb      	strb	r3, [r7, #14]
  cnt--;
 800a51a:	78fb      	ldrb	r3, [r7, #3]
 800a51c:	3b01      	subs	r3, #1
 800a51e:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 800a520:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800a524:	78fb      	ldrb	r3, [r7, #3]
 800a526:	fa02 f303 	lsl.w	r3, r2, r3
 800a52a:	73bb      	strb	r3, [r7, #14]
  v -= d;
 800a52c:	7bfa      	ldrb	r2, [r7, #15]
 800a52e:	7bbb      	ldrb	r3, [r7, #14]
 800a530:	1ad3      	subs	r3, r2, r3
 800a532:	b2db      	uxtb	r3, r3
 800a534:	73fb      	strb	r3, [r7, #15]
  return v;
 800a536:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 800a53a:	4618      	mov	r0, r3
 800a53c:	3710      	adds	r7, #16
 800a53e:	46bd      	mov	sp, r7
 800a540:	bd80      	pop	{r7, pc}

0800a542 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 800a542:	b490      	push	{r4, r7}
 800a544:	b082      	sub	sp, #8
 800a546:	af00      	add	r7, sp, #0
 800a548:	4604      	mov	r4, r0
 800a54a:	4608      	mov	r0, r1
 800a54c:	4611      	mov	r1, r2
 800a54e:	461a      	mov	r2, r3
 800a550:	4623      	mov	r3, r4
 800a552:	80fb      	strh	r3, [r7, #6]
 800a554:	4603      	mov	r3, r0
 800a556:	717b      	strb	r3, [r7, #5]
 800a558:	460b      	mov	r3, r1
 800a55a:	713b      	strb	r3, [r7, #4]
 800a55c:	4613      	mov	r3, r2
 800a55e:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 800a560:	78fb      	ldrb	r3, [r7, #3]
 800a562:	2b02      	cmp	r3, #2
 800a564:	d014      	beq.n	800a590 <u8g2_add_vector_y+0x4e>
 800a566:	2b02      	cmp	r3, #2
 800a568:	dc19      	bgt.n	800a59e <u8g2_add_vector_y+0x5c>
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d002      	beq.n	800a574 <u8g2_add_vector_y+0x32>
 800a56e:	2b01      	cmp	r3, #1
 800a570:	d007      	beq.n	800a582 <u8g2_add_vector_y+0x40>
 800a572:	e014      	b.n	800a59e <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 800a574:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800a578:	b29a      	uxth	r2, r3
 800a57a:	88fb      	ldrh	r3, [r7, #6]
 800a57c:	4413      	add	r3, r2
 800a57e:	80fb      	strh	r3, [r7, #6]
      break;
 800a580:	e014      	b.n	800a5ac <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 800a582:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800a586:	b29a      	uxth	r2, r3
 800a588:	88fb      	ldrh	r3, [r7, #6]
 800a58a:	4413      	add	r3, r2
 800a58c:	80fb      	strh	r3, [r7, #6]
      break;
 800a58e:	e00d      	b.n	800a5ac <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 800a590:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800a594:	b29b      	uxth	r3, r3
 800a596:	88fa      	ldrh	r2, [r7, #6]
 800a598:	1ad3      	subs	r3, r2, r3
 800a59a:	80fb      	strh	r3, [r7, #6]
      break;
 800a59c:	e006      	b.n	800a5ac <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 800a59e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800a5a2:	b29b      	uxth	r3, r3
 800a5a4:	88fa      	ldrh	r2, [r7, #6]
 800a5a6:	1ad3      	subs	r3, r2, r3
 800a5a8:	80fb      	strh	r3, [r7, #6]
      break;      
 800a5aa:	bf00      	nop
  }
  return dy;
 800a5ac:	88fb      	ldrh	r3, [r7, #6]
}
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	3708      	adds	r7, #8
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	bc90      	pop	{r4, r7}
 800a5b6:	4770      	bx	lr

0800a5b8 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 800a5b8:	b490      	push	{r4, r7}
 800a5ba:	b082      	sub	sp, #8
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	4604      	mov	r4, r0
 800a5c0:	4608      	mov	r0, r1
 800a5c2:	4611      	mov	r1, r2
 800a5c4:	461a      	mov	r2, r3
 800a5c6:	4623      	mov	r3, r4
 800a5c8:	80fb      	strh	r3, [r7, #6]
 800a5ca:	4603      	mov	r3, r0
 800a5cc:	717b      	strb	r3, [r7, #5]
 800a5ce:	460b      	mov	r3, r1
 800a5d0:	713b      	strb	r3, [r7, #4]
 800a5d2:	4613      	mov	r3, r2
 800a5d4:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 800a5d6:	78fb      	ldrb	r3, [r7, #3]
 800a5d8:	2b02      	cmp	r3, #2
 800a5da:	d014      	beq.n	800a606 <u8g2_add_vector_x+0x4e>
 800a5dc:	2b02      	cmp	r3, #2
 800a5de:	dc19      	bgt.n	800a614 <u8g2_add_vector_x+0x5c>
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d002      	beq.n	800a5ea <u8g2_add_vector_x+0x32>
 800a5e4:	2b01      	cmp	r3, #1
 800a5e6:	d007      	beq.n	800a5f8 <u8g2_add_vector_x+0x40>
 800a5e8:	e014      	b.n	800a614 <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 800a5ea:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800a5ee:	b29a      	uxth	r2, r3
 800a5f0:	88fb      	ldrh	r3, [r7, #6]
 800a5f2:	4413      	add	r3, r2
 800a5f4:	80fb      	strh	r3, [r7, #6]
      break;
 800a5f6:	e014      	b.n	800a622 <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 800a5f8:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800a5fc:	b29b      	uxth	r3, r3
 800a5fe:	88fa      	ldrh	r2, [r7, #6]
 800a600:	1ad3      	subs	r3, r2, r3
 800a602:	80fb      	strh	r3, [r7, #6]
      break;
 800a604:	e00d      	b.n	800a622 <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 800a606:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800a60a:	b29b      	uxth	r3, r3
 800a60c:	88fa      	ldrh	r2, [r7, #6]
 800a60e:	1ad3      	subs	r3, r2, r3
 800a610:	80fb      	strh	r3, [r7, #6]
      break;
 800a612:	e006      	b.n	800a622 <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 800a614:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800a618:	b29a      	uxth	r2, r3
 800a61a:	88fb      	ldrh	r3, [r7, #6]
 800a61c:	4413      	add	r3, r2
 800a61e:	80fb      	strh	r3, [r7, #6]
      break;      
 800a620:	bf00      	nop
  }
  return dx;
 800a622:	88fb      	ldrh	r3, [r7, #6]
}
 800a624:	4618      	mov	r0, r3
 800a626:	3708      	adds	r7, #8
 800a628:	46bd      	mov	sp, r7
 800a62a:	bc90      	pop	{r4, r7}
 800a62c:	4770      	bx	lr

0800a62e <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 800a62e:	b580      	push	{r7, lr}
 800a630:	b088      	sub	sp, #32
 800a632:	af02      	add	r7, sp, #8
 800a634:	6078      	str	r0, [r7, #4]
 800a636:	460b      	mov	r3, r1
 800a638:	70fb      	strb	r3, [r7, #3]
 800a63a:	4613      	mov	r3, r2
 800a63c:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	3360      	adds	r3, #96	; 0x60
 800a642:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 800a644:	78fb      	ldrb	r3, [r7, #3]
 800a646:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 800a648:	693b      	ldr	r3, [r7, #16]
 800a64a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800a64e:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 800a650:	693b      	ldr	r3, [r7, #16]
 800a652:	f993 3009 	ldrsb.w	r3, [r3, #9]
 800a656:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 800a658:	693b      	ldr	r3, [r7, #16]
 800a65a:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800a65e:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 800a660:	7bfa      	ldrb	r2, [r7, #15]
 800a662:	7d7b      	ldrb	r3, [r7, #21]
 800a664:	1ad3      	subs	r3, r2, r3
 800a666:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 800a668:	7bfb      	ldrb	r3, [r7, #15]
 800a66a:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 800a66c:	7dfa      	ldrb	r2, [r7, #23]
 800a66e:	7bfb      	ldrb	r3, [r7, #15]
 800a670:	429a      	cmp	r2, r3
 800a672:	d201      	bcs.n	800a678 <u8g2_font_decode_len+0x4a>
      current = cnt;
 800a674:	7dfb      	ldrb	r3, [r7, #23]
 800a676:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 800a678:	693b      	ldr	r3, [r7, #16]
 800a67a:	889b      	ldrh	r3, [r3, #4]
 800a67c:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	88db      	ldrh	r3, [r3, #6]
 800a682:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 800a684:	f997 1015 	ldrsb.w	r1, [r7, #21]
 800a688:	f997 2014 	ldrsb.w	r2, [r7, #20]
 800a68c:	693b      	ldr	r3, [r7, #16]
 800a68e:	7c1b      	ldrb	r3, [r3, #16]
 800a690:	89b8      	ldrh	r0, [r7, #12]
 800a692:	f7ff ff91 	bl	800a5b8 <u8g2_add_vector_x>
 800a696:	4603      	mov	r3, r0
 800a698:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 800a69a:	f997 1015 	ldrsb.w	r1, [r7, #21]
 800a69e:	f997 2014 	ldrsb.w	r2, [r7, #20]
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	7c1b      	ldrb	r3, [r3, #16]
 800a6a6:	8978      	ldrh	r0, [r7, #10]
 800a6a8:	f7ff ff4b 	bl	800a542 <u8g2_add_vector_y>
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 800a6b0:	78bb      	ldrb	r3, [r7, #2]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d010      	beq.n	800a6d8 <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 800a6b6:	693b      	ldr	r3, [r7, #16]
 800a6b8:	7b9a      	ldrb	r2, [r3, #14]
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
      u8g2_DrawHVLine(u8g2, 
 800a6c0:	7dbb      	ldrb	r3, [r7, #22]
 800a6c2:	b298      	uxth	r0, r3
 800a6c4:	693b      	ldr	r3, [r7, #16]
 800a6c6:	7c1b      	ldrb	r3, [r3, #16]
 800a6c8:	897a      	ldrh	r2, [r7, #10]
 800a6ca:	89b9      	ldrh	r1, [r7, #12]
 800a6cc:	9300      	str	r3, [sp, #0]
 800a6ce:	4603      	mov	r3, r0
 800a6d0:	6878      	ldr	r0, [r7, #4]
 800a6d2:	f000 fbfe 	bl	800aed2 <u8g2_DrawHVLine>
 800a6d6:	e013      	b.n	800a700 <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 800a6d8:	693b      	ldr	r3, [r7, #16]
 800a6da:	7b5b      	ldrb	r3, [r3, #13]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d10f      	bne.n	800a700 <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 800a6e0:	693b      	ldr	r3, [r7, #16]
 800a6e2:	7bda      	ldrb	r2, [r3, #15]
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
      u8g2_DrawHVLine(u8g2, 
 800a6ea:	7dbb      	ldrb	r3, [r7, #22]
 800a6ec:	b298      	uxth	r0, r3
 800a6ee:	693b      	ldr	r3, [r7, #16]
 800a6f0:	7c1b      	ldrb	r3, [r3, #16]
 800a6f2:	897a      	ldrh	r2, [r7, #10]
 800a6f4:	89b9      	ldrh	r1, [r7, #12]
 800a6f6:	9300      	str	r3, [sp, #0]
 800a6f8:	4603      	mov	r3, r0
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 fbe9 	bl	800aed2 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 800a700:	7dfa      	ldrb	r2, [r7, #23]
 800a702:	7bfb      	ldrb	r3, [r7, #15]
 800a704:	429a      	cmp	r2, r3
 800a706:	d309      	bcc.n	800a71c <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 800a708:	7dfa      	ldrb	r2, [r7, #23]
 800a70a:	7bfb      	ldrb	r3, [r7, #15]
 800a70c:	1ad3      	subs	r3, r2, r3
 800a70e:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 800a710:	2300      	movs	r3, #0
 800a712:	757b      	strb	r3, [r7, #21]
    ly++;
 800a714:	7d3b      	ldrb	r3, [r7, #20]
 800a716:	3301      	adds	r3, #1
 800a718:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 800a71a:	e79d      	b.n	800a658 <u8g2_font_decode_len+0x2a>
      break;
 800a71c:	bf00      	nop
  }
  lx += cnt;
 800a71e:	7d7a      	ldrb	r2, [r7, #21]
 800a720:	7dfb      	ldrb	r3, [r7, #23]
 800a722:	4413      	add	r3, r2
 800a724:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 800a726:	f997 2015 	ldrsb.w	r2, [r7, #21]
 800a72a:	693b      	ldr	r3, [r7, #16]
 800a72c:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 800a72e:	f997 2014 	ldrsb.w	r2, [r7, #20]
 800a732:	693b      	ldr	r3, [r7, #16]
 800a734:	725a      	strb	r2, [r3, #9]
}
 800a736:	bf00      	nop
 800a738:	3718      	adds	r7, #24
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}

0800a73e <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 800a73e:	b580      	push	{r7, lr}
 800a740:	b084      	sub	sp, #16
 800a742:	af00      	add	r7, sp, #0
 800a744:	6078      	str	r0, [r7, #4]
 800a746:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	3360      	adds	r3, #96	; 0x60
 800a74c:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	683a      	ldr	r2, [r7, #0]
 800a752:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	2200      	movs	r2, #0
 800a758:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 800a760:	4619      	mov	r1, r3
 800a762:	68f8      	ldr	r0, [r7, #12]
 800a764:	f7ff fe7f 	bl	800a466 <u8g2_font_decode_get_unsigned_bits>
 800a768:	4603      	mov	r3, r0
 800a76a:	b25a      	sxtb	r2, r3
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 800a776:	4619      	mov	r1, r3
 800a778:	68f8      	ldr	r0, [r7, #12]
 800a77a:	f7ff fe74 	bl	800a466 <u8g2_font_decode_get_unsigned_bits>
 800a77e:	4603      	mov	r3, r0
 800a780:	b25a      	sxtb	r2, r3
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	f893 2092 	ldrb.w	r2, [r3, #146]	; 0x92
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	7b9b      	ldrb	r3, [r3, #14]
 800a794:	2b00      	cmp	r3, #0
 800a796:	bf0c      	ite	eq
 800a798:	2301      	moveq	r3, #1
 800a79a:	2300      	movne	r3, #0
 800a79c:	b2db      	uxtb	r3, r3
 800a79e:	461a      	mov	r2, r3
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	73da      	strb	r2, [r3, #15]
}
 800a7a4:	bf00      	nop
 800a7a6:	3710      	adds	r7, #16
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	bd80      	pop	{r7, pc}

0800a7ac <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b08a      	sub	sp, #40	; 0x28
 800a7b0:	af02      	add	r7, sp, #8
 800a7b2:	6078      	str	r0, [r7, #4]
 800a7b4:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	3360      	adds	r3, #96	; 0x60
 800a7ba:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 800a7bc:	6839      	ldr	r1, [r7, #0]
 800a7be:	6878      	ldr	r0, [r7, #4]
 800a7c0:	f7ff ffbd 	bl	800a73e <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 800a7ca:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	f893 307a 	ldrb.w	r3, [r3, #122]	; 0x7a
 800a7d2:	4619      	mov	r1, r3
 800a7d4:	6978      	ldr	r0, [r7, #20]
 800a7d6:	f7ff fe91 	bl	800a4fc <u8g2_font_decode_get_signed_bits>
 800a7da:	4603      	mov	r3, r0
 800a7dc:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	f893 307b 	ldrb.w	r3, [r3, #123]	; 0x7b
 800a7e4:	4619      	mov	r1, r3
 800a7e6:	6978      	ldr	r0, [r7, #20]
 800a7e8:	f7ff fe88 	bl	800a4fc <u8g2_font_decode_get_signed_bits>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800a7f6:	4619      	mov	r1, r3
 800a7f8:	6978      	ldr	r0, [r7, #20]
 800a7fa:	f7ff fe7f 	bl	800a4fc <u8g2_font_decode_get_signed_bits>
 800a7fe:	4603      	mov	r3, r0
 800a800:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 800a802:	697b      	ldr	r3, [r7, #20]
 800a804:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	f340 80d7 	ble.w	800a9bc <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	8898      	ldrh	r0, [r3, #4]
 800a812:	7cfa      	ldrb	r2, [r7, #19]
 800a814:	7c7b      	ldrb	r3, [r7, #17]
 800a816:	4413      	add	r3, r2
 800a818:	b2db      	uxtb	r3, r3
 800a81a:	425b      	negs	r3, r3
 800a81c:	b2db      	uxtb	r3, r3
 800a81e:	b25a      	sxtb	r2, r3
 800a820:	697b      	ldr	r3, [r7, #20]
 800a822:	7c1b      	ldrb	r3, [r3, #16]
 800a824:	f997 1012 	ldrsb.w	r1, [r7, #18]
 800a828:	f7ff fec6 	bl	800a5b8 <u8g2_add_vector_x>
 800a82c:	4603      	mov	r3, r0
 800a82e:	461a      	mov	r2, r3
 800a830:	697b      	ldr	r3, [r7, #20]
 800a832:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 800a834:	697b      	ldr	r3, [r7, #20]
 800a836:	88d8      	ldrh	r0, [r3, #6]
 800a838:	7cfa      	ldrb	r2, [r7, #19]
 800a83a:	7c7b      	ldrb	r3, [r7, #17]
 800a83c:	4413      	add	r3, r2
 800a83e:	b2db      	uxtb	r3, r3
 800a840:	425b      	negs	r3, r3
 800a842:	b2db      	uxtb	r3, r3
 800a844:	b25a      	sxtb	r2, r3
 800a846:	697b      	ldr	r3, [r7, #20]
 800a848:	7c1b      	ldrb	r3, [r3, #16]
 800a84a:	f997 1012 	ldrsb.w	r1, [r7, #18]
 800a84e:	f7ff fe78 	bl	800a542 <u8g2_add_vector_y>
 800a852:	4603      	mov	r3, r0
 800a854:	461a      	mov	r2, r3
 800a856:	697b      	ldr	r3, [r7, #20]
 800a858:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 800a85a:	697b      	ldr	r3, [r7, #20]
 800a85c:	889b      	ldrh	r3, [r3, #4]
 800a85e:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 800a860:	697b      	ldr	r3, [r7, #20]
 800a862:	88db      	ldrh	r3, [r3, #6]
 800a864:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 800a866:	8bfb      	ldrh	r3, [r7, #30]
 800a868:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 800a86a:	8b7b      	ldrh	r3, [r7, #26]
 800a86c:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 800a86e:	697b      	ldr	r3, [r7, #20]
 800a870:	7c1b      	ldrb	r3, [r3, #16]
 800a872:	2b03      	cmp	r3, #3
 800a874:	d85a      	bhi.n	800a92c <u8g2_font_decode_glyph+0x180>
 800a876:	a201      	add	r2, pc, #4	; (adr r2, 800a87c <u8g2_font_decode_glyph+0xd0>)
 800a878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a87c:	0800a88d 	.word	0x0800a88d
 800a880:	0800a8a9 	.word	0x0800a8a9
 800a884:	0800a8d1 	.word	0x0800a8d1
 800a888:	0800a905 	.word	0x0800a905
      {
	case 0:
	    x1 += decode->glyph_width;
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800a892:	b29a      	uxth	r2, r3
 800a894:	8bbb      	ldrh	r3, [r7, #28]
 800a896:	4413      	add	r3, r2
 800a898:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 800a89a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800a89e:	b29a      	uxth	r2, r3
 800a8a0:	8b3b      	ldrh	r3, [r7, #24]
 800a8a2:	4413      	add	r3, r2
 800a8a4:	833b      	strh	r3, [r7, #24]
	    break;
 800a8a6:	e041      	b.n	800a92c <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 800a8a8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800a8ac:	b29b      	uxth	r3, r3
 800a8ae:	8bfa      	ldrh	r2, [r7, #30]
 800a8b0:	1ad3      	subs	r3, r2, r3
 800a8b2:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800a8b4:	8bfb      	ldrh	r3, [r7, #30]
 800a8b6:	3301      	adds	r3, #1
 800a8b8:	83fb      	strh	r3, [r7, #30]
	    x1++;
 800a8ba:	8bbb      	ldrh	r3, [r7, #28]
 800a8bc:	3301      	adds	r3, #1
 800a8be:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 800a8c0:	697b      	ldr	r3, [r7, #20]
 800a8c2:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800a8c6:	b29a      	uxth	r2, r3
 800a8c8:	8b3b      	ldrh	r3, [r7, #24]
 800a8ca:	4413      	add	r3, r2
 800a8cc:	833b      	strh	r3, [r7, #24]
	    break;
 800a8ce:	e02d      	b.n	800a92c <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 800a8d0:	697b      	ldr	r3, [r7, #20]
 800a8d2:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800a8d6:	b29b      	uxth	r3, r3
 800a8d8:	8bfa      	ldrh	r2, [r7, #30]
 800a8da:	1ad3      	subs	r3, r2, r3
 800a8dc:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800a8de:	8bfb      	ldrh	r3, [r7, #30]
 800a8e0:	3301      	adds	r3, #1
 800a8e2:	83fb      	strh	r3, [r7, #30]
	    x1++;
 800a8e4:	8bbb      	ldrh	r3, [r7, #28]
 800a8e6:	3301      	adds	r3, #1
 800a8e8:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 800a8ea:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800a8ee:	b29b      	uxth	r3, r3
 800a8f0:	8b7a      	ldrh	r2, [r7, #26]
 800a8f2:	1ad3      	subs	r3, r2, r3
 800a8f4:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800a8f6:	8b7b      	ldrh	r3, [r7, #26]
 800a8f8:	3301      	adds	r3, #1
 800a8fa:	837b      	strh	r3, [r7, #26]
	    y1++;
 800a8fc:	8b3b      	ldrh	r3, [r7, #24]
 800a8fe:	3301      	adds	r3, #1
 800a900:	833b      	strh	r3, [r7, #24]
	    break;	  
 800a902:	e013      	b.n	800a92c <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 800a904:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800a908:	b29a      	uxth	r2, r3
 800a90a:	8bbb      	ldrh	r3, [r7, #28]
 800a90c:	4413      	add	r3, r2
 800a90e:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 800a910:	697b      	ldr	r3, [r7, #20]
 800a912:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800a916:	b29b      	uxth	r3, r3
 800a918:	8b7a      	ldrh	r2, [r7, #26]
 800a91a:	1ad3      	subs	r3, r2, r3
 800a91c:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800a91e:	8b7b      	ldrh	r3, [r7, #26]
 800a920:	3301      	adds	r3, #1
 800a922:	837b      	strh	r3, [r7, #26]
	    y1++;
 800a924:	8b3b      	ldrh	r3, [r7, #24]
 800a926:	3301      	adds	r3, #1
 800a928:	833b      	strh	r3, [r7, #24]
	    break;	  
 800a92a:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 800a92c:	8bb8      	ldrh	r0, [r7, #28]
 800a92e:	8b7a      	ldrh	r2, [r7, #26]
 800a930:	8bf9      	ldrh	r1, [r7, #30]
 800a932:	8b3b      	ldrh	r3, [r7, #24]
 800a934:	9300      	str	r3, [sp, #0]
 800a936:	4603      	mov	r3, r0
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	f000 fb88 	bl	800b04e <u8g2_IsIntersection>
 800a93e:	4603      	mov	r3, r0
 800a940:	2b00      	cmp	r3, #0
 800a942:	d102      	bne.n	800a94a <u8g2_font_decode_glyph+0x19e>
	return d;
 800a944:	f997 3010 	ldrsb.w	r3, [r7, #16]
 800a948:	e03a      	b.n	800a9c0 <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 800a94a:	697b      	ldr	r3, [r7, #20]
 800a94c:	2200      	movs	r2, #0
 800a94e:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	2200      	movs	r2, #0
 800a954:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 800a95c:	4619      	mov	r1, r3
 800a95e:	6978      	ldr	r0, [r7, #20]
 800a960:	f7ff fd81 	bl	800a466 <u8g2_font_decode_get_unsigned_bits>
 800a964:	4603      	mov	r3, r0
 800a966:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	f893 3077 	ldrb.w	r3, [r3, #119]	; 0x77
 800a96e:	4619      	mov	r1, r3
 800a970:	6978      	ldr	r0, [r7, #20]
 800a972:	f7ff fd78 	bl	800a466 <u8g2_font_decode_get_unsigned_bits>
 800a976:	4603      	mov	r3, r0
 800a978:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 800a97a:	7bfb      	ldrb	r3, [r7, #15]
 800a97c:	2200      	movs	r2, #0
 800a97e:	4619      	mov	r1, r3
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	f7ff fe54 	bl	800a62e <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 800a986:	7bbb      	ldrb	r3, [r7, #14]
 800a988:	2201      	movs	r2, #1
 800a98a:	4619      	mov	r1, r3
 800a98c:	6878      	ldr	r0, [r7, #4]
 800a98e:	f7ff fe4e 	bl	800a62e <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 800a992:	2101      	movs	r1, #1
 800a994:	6978      	ldr	r0, [r7, #20]
 800a996:	f7ff fd66 	bl	800a466 <u8g2_font_decode_get_unsigned_bits>
 800a99a:	4603      	mov	r3, r0
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d1ec      	bne.n	800a97a <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 800a9a0:	697b      	ldr	r3, [r7, #20]
 800a9a2:	f993 3009 	ldrsb.w	r3, [r3, #9]
 800a9a6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800a9aa:	429a      	cmp	r2, r3
 800a9ac:	dd00      	ble.n	800a9b0 <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 800a9ae:	e7d2      	b.n	800a956 <u8g2_font_decode_glyph+0x1aa>
	break;
 800a9b0:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 800a9b2:	697b      	ldr	r3, [r7, #20]
 800a9b4:	7b9a      	ldrb	r2, [r3, #14]
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
  }
  return d;
 800a9bc:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	3720      	adds	r7, #32
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	bd80      	pop	{r7, pc}

0800a9c8 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b086      	sub	sp, #24
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
 800a9d0:	460b      	mov	r3, r1
 800a9d2:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a9d8:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 800a9da:	697b      	ldr	r3, [r7, #20]
 800a9dc:	3317      	adds	r3, #23
 800a9de:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 800a9e0:	887b      	ldrh	r3, [r7, #2]
 800a9e2:	2bff      	cmp	r3, #255	; 0xff
 800a9e4:	d82a      	bhi.n	800aa3c <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 800a9e6:	887b      	ldrh	r3, [r7, #2]
 800a9e8:	2b60      	cmp	r3, #96	; 0x60
 800a9ea:	d907      	bls.n	800a9fc <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800a9f2:	461a      	mov	r2, r3
 800a9f4:	697b      	ldr	r3, [r7, #20]
 800a9f6:	4413      	add	r3, r2
 800a9f8:	617b      	str	r3, [r7, #20]
 800a9fa:	e009      	b.n	800aa10 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 800a9fc:	887b      	ldrh	r3, [r7, #2]
 800a9fe:	2b40      	cmp	r3, #64	; 0x40
 800aa00:	d906      	bls.n	800aa10 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 800aa08:	461a      	mov	r2, r3
 800aa0a:	697b      	ldr	r3, [r7, #20]
 800aa0c:	4413      	add	r3, r2
 800aa0e:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 800aa10:	697b      	ldr	r3, [r7, #20]
 800aa12:	3301      	adds	r3, #1
 800aa14:	781b      	ldrb	r3, [r3, #0]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d04e      	beq.n	800aab8 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 800aa1a:	697b      	ldr	r3, [r7, #20]
 800aa1c:	781b      	ldrb	r3, [r3, #0]
 800aa1e:	b29b      	uxth	r3, r3
 800aa20:	887a      	ldrh	r2, [r7, #2]
 800aa22:	429a      	cmp	r2, r3
 800aa24:	d102      	bne.n	800aa2c <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 800aa26:	697b      	ldr	r3, [r7, #20]
 800aa28:	3302      	adds	r3, #2
 800aa2a:	e049      	b.n	800aac0 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 800aa2c:	697b      	ldr	r3, [r7, #20]
 800aa2e:	3301      	adds	r3, #1
 800aa30:	781b      	ldrb	r3, [r3, #0]
 800aa32:	461a      	mov	r2, r3
 800aa34:	697b      	ldr	r3, [r7, #20]
 800aa36:	4413      	add	r3, r2
 800aa38:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 800aa3a:	e7e9      	b.n	800aa10 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 800aa42:	461a      	mov	r2, r3
 800aa44:	697b      	ldr	r3, [r7, #20]
 800aa46:	4413      	add	r3, r2
 800aa48:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 800aa4a:	697b      	ldr	r3, [r7, #20]
 800aa4c:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 800aa4e:	2100      	movs	r1, #0
 800aa50:	6938      	ldr	r0, [r7, #16]
 800aa52:	f7ff fc3f 	bl	800a2d4 <u8g2_font_get_word>
 800aa56:	4603      	mov	r3, r0
 800aa58:	461a      	mov	r2, r3
 800aa5a:	697b      	ldr	r3, [r7, #20]
 800aa5c:	4413      	add	r3, r2
 800aa5e:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 800aa60:	2102      	movs	r1, #2
 800aa62:	6938      	ldr	r0, [r7, #16]
 800aa64:	f7ff fc36 	bl	800a2d4 <u8g2_font_get_word>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 800aa6c:	693b      	ldr	r3, [r7, #16]
 800aa6e:	3304      	adds	r3, #4
 800aa70:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 800aa72:	89fa      	ldrh	r2, [r7, #14]
 800aa74:	887b      	ldrh	r3, [r7, #2]
 800aa76:	429a      	cmp	r2, r3
 800aa78:	d3e9      	bcc.n	800aa4e <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 800aa7a:	697b      	ldr	r3, [r7, #20]
 800aa7c:	781b      	ldrb	r3, [r3, #0]
 800aa7e:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 800aa80:	89fb      	ldrh	r3, [r7, #14]
 800aa82:	021b      	lsls	r3, r3, #8
 800aa84:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 800aa86:	697b      	ldr	r3, [r7, #20]
 800aa88:	3301      	adds	r3, #1
 800aa8a:	781b      	ldrb	r3, [r3, #0]
 800aa8c:	b29a      	uxth	r2, r3
 800aa8e:	89fb      	ldrh	r3, [r7, #14]
 800aa90:	4313      	orrs	r3, r2
 800aa92:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 800aa94:	89fb      	ldrh	r3, [r7, #14]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d010      	beq.n	800aabc <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 800aa9a:	89fa      	ldrh	r2, [r7, #14]
 800aa9c:	887b      	ldrh	r3, [r7, #2]
 800aa9e:	429a      	cmp	r2, r3
 800aaa0:	d102      	bne.n	800aaa8 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 800aaa2:	697b      	ldr	r3, [r7, #20]
 800aaa4:	3303      	adds	r3, #3
 800aaa6:	e00b      	b.n	800aac0 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 800aaa8:	697b      	ldr	r3, [r7, #20]
 800aaaa:	3302      	adds	r3, #2
 800aaac:	781b      	ldrb	r3, [r3, #0]
 800aaae:	461a      	mov	r2, r3
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	4413      	add	r3, r2
 800aab4:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 800aab6:	e7e0      	b.n	800aa7a <u8g2_font_get_glyph_data+0xb2>
	break;
 800aab8:	bf00      	nop
 800aaba:	e000      	b.n	800aabe <u8g2_font_get_glyph_data+0xf6>
	break;
 800aabc:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 800aabe:	2300      	movs	r3, #0
}
 800aac0:	4618      	mov	r0, r3
 800aac2:	3718      	adds	r7, #24
 800aac4:	46bd      	mov	sp, r7
 800aac6:	bd80      	pop	{r7, pc}

0800aac8 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b086      	sub	sp, #24
 800aacc:	af00      	add	r7, sp, #0
 800aace:	60f8      	str	r0, [r7, #12]
 800aad0:	4608      	mov	r0, r1
 800aad2:	4611      	mov	r1, r2
 800aad4:	461a      	mov	r2, r3
 800aad6:	4603      	mov	r3, r0
 800aad8:	817b      	strh	r3, [r7, #10]
 800aada:	460b      	mov	r3, r1
 800aadc:	813b      	strh	r3, [r7, #8]
 800aade:	4613      	mov	r3, r2
 800aae0:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 800aae2:	2300      	movs	r3, #0
 800aae4:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	897a      	ldrh	r2, [r7, #10]
 800aaea:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  u8g2->font_decode.target_y = y;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	893a      	ldrh	r2, [r7, #8]
 800aaf2:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 800aaf6:	88fb      	ldrh	r3, [r7, #6]
 800aaf8:	4619      	mov	r1, r3
 800aafa:	68f8      	ldr	r0, [r7, #12]
 800aafc:	f7ff ff64 	bl	800a9c8 <u8g2_font_get_glyph_data>
 800ab00:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 800ab02:	693b      	ldr	r3, [r7, #16]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d005      	beq.n	800ab14 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 800ab08:	6939      	ldr	r1, [r7, #16]
 800ab0a:	68f8      	ldr	r0, [r7, #12]
 800ab0c:	f7ff fe4e 	bl	800a7ac <u8g2_font_decode_glyph>
 800ab10:	4603      	mov	r3, r0
 800ab12:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 800ab14:	8afb      	ldrh	r3, [r7, #22]
}
 800ab16:	4618      	mov	r0, r3
 800ab18:	3718      	adds	r7, #24
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	bd80      	pop	{r7, pc}
	...

0800ab20 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b084      	sub	sp, #16
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	60f8      	str	r0, [r7, #12]
 800ab28:	4608      	mov	r0, r1
 800ab2a:	4611      	mov	r1, r2
 800ab2c:	461a      	mov	r2, r3
 800ab2e:	4603      	mov	r3, r0
 800ab30:	817b      	strh	r3, [r7, #10]
 800ab32:	460b      	mov	r3, r1
 800ab34:	813b      	strh	r3, [r7, #8]
 800ab36:	4613      	mov	r3, r2
 800ab38:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800ab40:	2b03      	cmp	r3, #3
 800ab42:	d833      	bhi.n	800abac <u8g2_DrawGlyph+0x8c>
 800ab44:	a201      	add	r2, pc, #4	; (adr r2, 800ab4c <u8g2_DrawGlyph+0x2c>)
 800ab46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab4a:	bf00      	nop
 800ab4c:	0800ab5d 	.word	0x0800ab5d
 800ab50:	0800ab71 	.word	0x0800ab71
 800ab54:	0800ab85 	.word	0x0800ab85
 800ab58:	0800ab99 	.word	0x0800ab99
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab60:	68f8      	ldr	r0, [r7, #12]
 800ab62:	4798      	blx	r3
 800ab64:	4603      	mov	r3, r0
 800ab66:	461a      	mov	r2, r3
 800ab68:	893b      	ldrh	r3, [r7, #8]
 800ab6a:	4413      	add	r3, r2
 800ab6c:	813b      	strh	r3, [r7, #8]
      break;
 800ab6e:	e01d      	b.n	800abac <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab74:	68f8      	ldr	r0, [r7, #12]
 800ab76:	4798      	blx	r3
 800ab78:	4603      	mov	r3, r0
 800ab7a:	461a      	mov	r2, r3
 800ab7c:	897b      	ldrh	r3, [r7, #10]
 800ab7e:	1a9b      	subs	r3, r3, r2
 800ab80:	817b      	strh	r3, [r7, #10]
      break;
 800ab82:	e013      	b.n	800abac <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab88:	68f8      	ldr	r0, [r7, #12]
 800ab8a:	4798      	blx	r3
 800ab8c:	4603      	mov	r3, r0
 800ab8e:	461a      	mov	r2, r3
 800ab90:	893b      	ldrh	r3, [r7, #8]
 800ab92:	1a9b      	subs	r3, r3, r2
 800ab94:	813b      	strh	r3, [r7, #8]
      break;
 800ab96:	e009      	b.n	800abac <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab9c:	68f8      	ldr	r0, [r7, #12]
 800ab9e:	4798      	blx	r3
 800aba0:	4603      	mov	r3, r0
 800aba2:	461a      	mov	r2, r3
 800aba4:	897b      	ldrh	r3, [r7, #10]
 800aba6:	4413      	add	r3, r2
 800aba8:	817b      	strh	r3, [r7, #10]
      break;
 800abaa:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 800abac:	88fb      	ldrh	r3, [r7, #6]
 800abae:	893a      	ldrh	r2, [r7, #8]
 800abb0:	8979      	ldrh	r1, [r7, #10]
 800abb2:	68f8      	ldr	r0, [r7, #12]
 800abb4:	f7ff ff88 	bl	800aac8 <u8g2_font_draw_glyph>
 800abb8:	4603      	mov	r3, r0
}
 800abba:	4618      	mov	r0, r3
 800abbc:	3710      	adds	r7, #16
 800abbe:	46bd      	mov	sp, r7
 800abc0:	bd80      	pop	{r7, pc}
 800abc2:	bf00      	nop

0800abc4 <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b086      	sub	sp, #24
 800abc8:	af00      	add	r7, sp, #0
 800abca:	60f8      	str	r0, [r7, #12]
 800abcc:	607b      	str	r3, [r7, #4]
 800abce:	460b      	mov	r3, r1
 800abd0:	817b      	strh	r3, [r7, #10]
 800abd2:	4613      	mov	r3, r2
 800abd4:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 800abd6:	68f8      	ldr	r0, [r7, #12]
 800abd8:	f000 fc91 	bl	800b4fe <u8x8_utf8_init>
  sum = 0;
 800abdc:	2300      	movs	r3, #0
 800abde:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	685b      	ldr	r3, [r3, #4]
 800abe4:	687a      	ldr	r2, [r7, #4]
 800abe6:	7812      	ldrb	r2, [r2, #0]
 800abe8:	4611      	mov	r1, r2
 800abea:	68f8      	ldr	r0, [r7, #12]
 800abec:	4798      	blx	r3
 800abee:	4603      	mov	r3, r0
 800abf0:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 800abf2:	8abb      	ldrh	r3, [r7, #20]
 800abf4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800abf8:	4293      	cmp	r3, r2
 800abfa:	d038      	beq.n	800ac6e <u8g2_draw_string+0xaa>
      break;
    str++;
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	3301      	adds	r3, #1
 800ac00:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 800ac02:	8abb      	ldrh	r3, [r7, #20]
 800ac04:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800ac08:	4293      	cmp	r3, r2
 800ac0a:	d0e9      	beq.n	800abe0 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 800ac0c:	8abb      	ldrh	r3, [r7, #20]
 800ac0e:	893a      	ldrh	r2, [r7, #8]
 800ac10:	8979      	ldrh	r1, [r7, #10]
 800ac12:	68f8      	ldr	r0, [r7, #12]
 800ac14:	f7ff ff84 	bl	800ab20 <u8g2_DrawGlyph>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800ac22:	2b03      	cmp	r3, #3
 800ac24:	d81e      	bhi.n	800ac64 <u8g2_draw_string+0xa0>
 800ac26:	a201      	add	r2, pc, #4	; (adr r2, 800ac2c <u8g2_draw_string+0x68>)
 800ac28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac2c:	0800ac3d 	.word	0x0800ac3d
 800ac30:	0800ac47 	.word	0x0800ac47
 800ac34:	0800ac51 	.word	0x0800ac51
 800ac38:	0800ac5b 	.word	0x0800ac5b
      {
	case 0:
	  x += delta;
 800ac3c:	897a      	ldrh	r2, [r7, #10]
 800ac3e:	8a7b      	ldrh	r3, [r7, #18]
 800ac40:	4413      	add	r3, r2
 800ac42:	817b      	strh	r3, [r7, #10]
	  break;
 800ac44:	e00e      	b.n	800ac64 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 800ac46:	893a      	ldrh	r2, [r7, #8]
 800ac48:	8a7b      	ldrh	r3, [r7, #18]
 800ac4a:	4413      	add	r3, r2
 800ac4c:	813b      	strh	r3, [r7, #8]
	  break;
 800ac4e:	e009      	b.n	800ac64 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 800ac50:	897a      	ldrh	r2, [r7, #10]
 800ac52:	8a7b      	ldrh	r3, [r7, #18]
 800ac54:	1ad3      	subs	r3, r2, r3
 800ac56:	817b      	strh	r3, [r7, #10]
	  break;
 800ac58:	e004      	b.n	800ac64 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 800ac5a:	893a      	ldrh	r2, [r7, #8]
 800ac5c:	8a7b      	ldrh	r3, [r7, #18]
 800ac5e:	1ad3      	subs	r3, r2, r3
 800ac60:	813b      	strh	r3, [r7, #8]
	  break;
 800ac62:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 800ac64:	8afa      	ldrh	r2, [r7, #22]
 800ac66:	8a7b      	ldrh	r3, [r7, #18]
 800ac68:	4413      	add	r3, r2
 800ac6a:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 800ac6c:	e7b8      	b.n	800abe0 <u8g2_draw_string+0x1c>
      break;
 800ac6e:	bf00      	nop
    }
  }
  return sum;
 800ac70:	8afb      	ldrh	r3, [r7, #22]
}
 800ac72:	4618      	mov	r0, r3
 800ac74:	3718      	adds	r7, #24
 800ac76:	46bd      	mov	sp, r7
 800ac78:	bd80      	pop	{r7, pc}
 800ac7a:	bf00      	nop

0800ac7c <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	b084      	sub	sp, #16
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	60f8      	str	r0, [r7, #12]
 800ac84:	607b      	str	r3, [r7, #4]
 800ac86:	460b      	mov	r3, r1
 800ac88:	817b      	strh	r3, [r7, #10]
 800ac8a:	4613      	mov	r3, r2
 800ac8c:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	4a06      	ldr	r2, [pc, #24]	; (800acac <u8g2_DrawStr+0x30>)
 800ac92:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 800ac94:	893a      	ldrh	r2, [r7, #8]
 800ac96:	8979      	ldrh	r1, [r7, #10]
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	68f8      	ldr	r0, [r7, #12]
 800ac9c:	f7ff ff92 	bl	800abc4 <u8g2_draw_string>
 800aca0:	4603      	mov	r3, r0
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	3710      	adds	r7, #16
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}
 800acaa:	bf00      	nop
 800acac:	0800b51b 	.word	0x0800b51b

0800acb0 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 800acb0:	b480      	push	{r7}
 800acb2:	b083      	sub	sp, #12
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d05d      	beq.n	800ad7c <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f993 2081 	ldrsb.w	r2, [r3, #129]	; 0x81
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f993 2082 	ldrsb.w	r2, [r3, #130]	; 0x82
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d04d      	beq.n	800ad7e <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 800ace8:	2b01      	cmp	r3, #1
 800acea:	d11c      	bne.n	800ad26 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	f993 208e 	ldrsb.w	r2, [r3, #142]	; 0x8e
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	f993 3083 	ldrsb.w	r3, [r3, #131]	; 0x83
 800acf8:	429a      	cmp	r2, r3
 800acfa:	da05      	bge.n	800ad08 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	f993 2083 	ldrsb.w	r2, [r3, #131]	; 0x83
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	f993 208f 	ldrsb.w	r2, [r3, #143]	; 0x8f
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800ad14:	429a      	cmp	r2, r3
 800ad16:	dd32      	ble.n	800ad7e <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 800ad24:	e02b      	b.n	800ad7e <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	f993 308e 	ldrsb.w	r3, [r3, #142]	; 0x8e
 800ad2c:	461a      	mov	r2, r3
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	f993 307e 	ldrsb.w	r3, [r3, #126]	; 0x7e
 800ad34:	4619      	mov	r1, r3
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 800ad3c:	440b      	add	r3, r1
 800ad3e:	429a      	cmp	r2, r3
 800ad40:	da0d      	bge.n	800ad5e <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	f993 307e 	ldrsb.w	r3, [r3, #126]	; 0x7e
 800ad48:	b2da      	uxtb	r2, r3
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 800ad50:	b2db      	uxtb	r3, r3
 800ad52:	4413      	add	r3, r2
 800ad54:	b2db      	uxtb	r3, r3
 800ad56:	b25a      	sxtb	r2, r3
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	f993 208f 	ldrsb.w	r2, [r3, #143]	; 0x8f
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 800ad6a:	429a      	cmp	r2, r3
 800ad6c:	dd07      	ble.n	800ad7e <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	f993 2080 	ldrsb.w	r2, [r3, #128]	; 0x80
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 800ad7a:	e000      	b.n	800ad7e <u8g2_UpdateRefHeight+0xce>
    return;
 800ad7c:	bf00      	nop
  }  
}
 800ad7e:	370c      	adds	r7, #12
 800ad80:	46bd      	mov	sp, r7
 800ad82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad86:	4770      	bx	lr

0800ad88 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 800ad88:	b480      	push	{r7}
 800ad8a:	b083      	sub	sp, #12
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
  return 0;
 800ad90:	2300      	movs	r3, #0
}
 800ad92:	4618      	mov	r0, r3
 800ad94:	370c      	adds	r7, #12
 800ad96:	46bd      	mov	sp, r7
 800ad98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9c:	4770      	bx	lr
	...

0800ada0 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 800ada0:	b480      	push	{r7}
 800ada2:	b083      	sub	sp, #12
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	4a04      	ldr	r2, [pc, #16]	; (800adbc <u8g2_SetFontPosBaseline+0x1c>)
 800adac:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800adae:	bf00      	nop
 800adb0:	370c      	adds	r7, #12
 800adb2:	46bd      	mov	sp, r7
 800adb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb8:	4770      	bx	lr
 800adba:	bf00      	nop
 800adbc:	0800ad89 	.word	0x0800ad89

0800adc0 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b082      	sub	sp, #8
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
 800adc8:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800adce:	683a      	ldr	r2, [r7, #0]
 800add0:	429a      	cmp	r2, r3
 800add2:	d00b      	beq.n	800adec <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	683a      	ldr	r2, [r7, #0]
 800add8:	659a      	str	r2, [r3, #88]	; 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	3374      	adds	r3, #116	; 0x74
 800adde:	6839      	ldr	r1, [r7, #0]
 800ade0:	4618      	mov	r0, r3
 800ade2:	f7ff fa97 	bl	800a314 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 800ade6:	6878      	ldr	r0, [r7, #4]
 800ade8:	f7ff ff62 	bl	800acb0 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 800adec:	bf00      	nop
 800adee:	3708      	adds	r7, #8
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}

0800adf4 <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 800adf4:	b480      	push	{r7}
 800adf6:	b087      	sub	sp, #28
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	60f8      	str	r0, [r7, #12]
 800adfc:	60b9      	str	r1, [r7, #8]
 800adfe:	4611      	mov	r1, r2
 800ae00:	461a      	mov	r2, r3
 800ae02:	460b      	mov	r3, r1
 800ae04:	80fb      	strh	r3, [r7, #6]
 800ae06:	4613      	mov	r3, r2
 800ae08:	80bb      	strh	r3, [r7, #4]
  u8g2_uint_t a = *ap;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	881b      	ldrh	r3, [r3, #0]
 800ae0e:	82fb      	strh	r3, [r7, #22]
  u8g2_uint_t b;
  b  = a;
 800ae10:	8afb      	ldrh	r3, [r7, #22]
 800ae12:	82bb      	strh	r3, [r7, #20]
  b += *len;
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	881a      	ldrh	r2, [r3, #0]
 800ae18:	8abb      	ldrh	r3, [r7, #20]
 800ae1a:	4413      	add	r3, r2
 800ae1c:	82bb      	strh	r3, [r7, #20]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 800ae1e:	8afa      	ldrh	r2, [r7, #22]
 800ae20:	8abb      	ldrh	r3, [r7, #20]
 800ae22:	429a      	cmp	r2, r3
 800ae24:	d90b      	bls.n	800ae3e <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 800ae26:	8afa      	ldrh	r2, [r7, #22]
 800ae28:	88bb      	ldrh	r3, [r7, #4]
 800ae2a:	429a      	cmp	r2, r3
 800ae2c:	d205      	bcs.n	800ae3a <u8g2_clip_intersection2+0x46>
    {
      b = d;
 800ae2e:	88bb      	ldrh	r3, [r7, #4]
 800ae30:	82bb      	strh	r3, [r7, #20]
      b--;
 800ae32:	8abb      	ldrh	r3, [r7, #20]
 800ae34:	3b01      	subs	r3, #1
 800ae36:	82bb      	strh	r3, [r7, #20]
 800ae38:	e001      	b.n	800ae3e <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 800ae3a:	88fb      	ldrh	r3, [r7, #6]
 800ae3c:	82fb      	strh	r3, [r7, #22]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 800ae3e:	8afa      	ldrh	r2, [r7, #22]
 800ae40:	88bb      	ldrh	r3, [r7, #4]
 800ae42:	429a      	cmp	r2, r3
 800ae44:	d301      	bcc.n	800ae4a <u8g2_clip_intersection2+0x56>
    return 0;
 800ae46:	2300      	movs	r3, #0
 800ae48:	e01c      	b.n	800ae84 <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 800ae4a:	8aba      	ldrh	r2, [r7, #20]
 800ae4c:	88fb      	ldrh	r3, [r7, #6]
 800ae4e:	429a      	cmp	r2, r3
 800ae50:	d801      	bhi.n	800ae56 <u8g2_clip_intersection2+0x62>
    return 0;
 800ae52:	2300      	movs	r3, #0
 800ae54:	e016      	b.n	800ae84 <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 800ae56:	8afa      	ldrh	r2, [r7, #22]
 800ae58:	88fb      	ldrh	r3, [r7, #6]
 800ae5a:	429a      	cmp	r2, r3
 800ae5c:	d201      	bcs.n	800ae62 <u8g2_clip_intersection2+0x6e>
    a = c;
 800ae5e:	88fb      	ldrh	r3, [r7, #6]
 800ae60:	82fb      	strh	r3, [r7, #22]
  if ( b > d )
 800ae62:	8aba      	ldrh	r2, [r7, #20]
 800ae64:	88bb      	ldrh	r3, [r7, #4]
 800ae66:	429a      	cmp	r2, r3
 800ae68:	d901      	bls.n	800ae6e <u8g2_clip_intersection2+0x7a>
    b = d;
 800ae6a:	88bb      	ldrh	r3, [r7, #4]
 800ae6c:	82bb      	strh	r3, [r7, #20]
  
  *ap = a;
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	8afa      	ldrh	r2, [r7, #22]
 800ae72:	801a      	strh	r2, [r3, #0]
  b -= a;
 800ae74:	8aba      	ldrh	r2, [r7, #20]
 800ae76:	8afb      	ldrh	r3, [r7, #22]
 800ae78:	1ad3      	subs	r3, r2, r3
 800ae7a:	82bb      	strh	r3, [r7, #20]
  *len = b;
 800ae7c:	68bb      	ldr	r3, [r7, #8]
 800ae7e:	8aba      	ldrh	r2, [r7, #20]
 800ae80:	801a      	strh	r2, [r3, #0]
  return 1;
 800ae82:	2301      	movs	r3, #1
}
 800ae84:	4618      	mov	r0, r3
 800ae86:	371c      	adds	r7, #28
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8e:	4770      	bx	lr

0800ae90 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800ae90:	b590      	push	{r4, r7, lr}
 800ae92:	b087      	sub	sp, #28
 800ae94:	af02      	add	r7, sp, #8
 800ae96:	60f8      	str	r0, [r7, #12]
 800ae98:	4608      	mov	r0, r1
 800ae9a:	4611      	mov	r1, r2
 800ae9c:	461a      	mov	r2, r3
 800ae9e:	4603      	mov	r3, r0
 800aea0:	817b      	strh	r3, [r7, #10]
 800aea2:	460b      	mov	r3, r1
 800aea4:	813b      	strh	r3, [r7, #8]
 800aea6:	4613      	mov	r3, r2
 800aea8:	80fb      	strh	r3, [r7, #6]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aeae:	893a      	ldrh	r2, [r7, #8]
 800aeb0:	1ad3      	subs	r3, r2, r3
 800aeb2:	813b      	strh	r3, [r7, #8]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800aeb8:	88f8      	ldrh	r0, [r7, #6]
 800aeba:	893a      	ldrh	r2, [r7, #8]
 800aebc:	8979      	ldrh	r1, [r7, #10]
 800aebe:	f897 3020 	ldrb.w	r3, [r7, #32]
 800aec2:	9300      	str	r3, [sp, #0]
 800aec4:	4603      	mov	r3, r0
 800aec6:	68f8      	ldr	r0, [r7, #12]
 800aec8:	47a0      	blx	r4
}
 800aeca:	bf00      	nop
 800aecc:	3714      	adds	r7, #20
 800aece:	46bd      	mov	sp, r7
 800aed0:	bd90      	pop	{r4, r7, pc}

0800aed2 <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800aed2:	b590      	push	{r4, r7, lr}
 800aed4:	b087      	sub	sp, #28
 800aed6:	af02      	add	r7, sp, #8
 800aed8:	60f8      	str	r0, [r7, #12]
 800aeda:	4608      	mov	r0, r1
 800aedc:	4611      	mov	r1, r2
 800aede:	461a      	mov	r2, r3
 800aee0:	4603      	mov	r3, r0
 800aee2:	817b      	strh	r3, [r7, #10]
 800aee4:	460b      	mov	r3, r1
 800aee6:	813b      	strh	r3, [r7, #8]
 800aee8:	4613      	mov	r3, r2
 800aeea:	80fb      	strh	r3, [r7, #6]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d075      	beq.n	800afe2 <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 800aef6:	88fb      	ldrh	r3, [r7, #6]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d072      	beq.n	800afe2 <u8g2_DrawHVLine+0x110>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 800aefc:	88fb      	ldrh	r3, [r7, #6]
 800aefe:	2b01      	cmp	r3, #1
 800af00:	d91a      	bls.n	800af38 <u8g2_DrawHVLine+0x66>
      {
	if ( dir == 2 )
 800af02:	f897 3020 	ldrb.w	r3, [r7, #32]
 800af06:	2b02      	cmp	r3, #2
 800af08:	d109      	bne.n	800af1e <u8g2_DrawHVLine+0x4c>
	{
	  x -= len;
 800af0a:	897a      	ldrh	r2, [r7, #10]
 800af0c:	88fb      	ldrh	r3, [r7, #6]
 800af0e:	1ad3      	subs	r3, r2, r3
 800af10:	b29b      	uxth	r3, r3
 800af12:	817b      	strh	r3, [r7, #10]
	  x++;
 800af14:	897b      	ldrh	r3, [r7, #10]
 800af16:	3301      	adds	r3, #1
 800af18:	b29b      	uxth	r3, r3
 800af1a:	817b      	strh	r3, [r7, #10]
 800af1c:	e00c      	b.n	800af38 <u8g2_DrawHVLine+0x66>
	}
	else if ( dir == 3 )
 800af1e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800af22:	2b03      	cmp	r3, #3
 800af24:	d108      	bne.n	800af38 <u8g2_DrawHVLine+0x66>
	{
	  y -= len;
 800af26:	893a      	ldrh	r2, [r7, #8]
 800af28:	88fb      	ldrh	r3, [r7, #6]
 800af2a:	1ad3      	subs	r3, r2, r3
 800af2c:	b29b      	uxth	r3, r3
 800af2e:	813b      	strh	r3, [r7, #8]
	  y++;
 800af30:	893b      	ldrh	r3, [r7, #8]
 800af32:	3301      	adds	r3, #1
 800af34:	b29b      	uxth	r3, r3
 800af36:	813b      	strh	r3, [r7, #8]
	}
      }
      dir &= 1;  
 800af38:	f897 3020 	ldrb.w	r3, [r7, #32]
 800af3c:	f003 0301 	and.w	r3, r3, #1
 800af40:	f887 3020 	strb.w	r3, [r7, #32]
      
      /* clip against the user window */
      if ( dir == 0 )
 800af44:	f897 3020 	ldrb.w	r3, [r7, #32]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d11a      	bne.n	800af82 <u8g2_DrawHVLine+0xb0>
      {
	if ( y < u8g2->user_y0 )
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 800af52:	893b      	ldrh	r3, [r7, #8]
 800af54:	429a      	cmp	r2, r3
 800af56:	d83b      	bhi.n	800afd0 <u8g2_DrawHVLine+0xfe>
	  return;
	if ( y >= u8g2->user_y1 )
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 800af5e:	893b      	ldrh	r3, [r7, #8]
 800af60:	429a      	cmp	r2, r3
 800af62:	d937      	bls.n	800afd4 <u8g2_DrawHVLine+0x102>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800af70:	1db9      	adds	r1, r7, #6
 800af72:	f107 000a 	add.w	r0, r7, #10
 800af76:	f7ff ff3d 	bl	800adf4 <u8g2_clip_intersection2>
 800af7a:	4603      	mov	r3, r0
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d11a      	bne.n	800afb6 <u8g2_DrawHVLine+0xe4>
	  return;
 800af80:	e02f      	b.n	800afe2 <u8g2_DrawHVLine+0x110>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800af88:	897b      	ldrh	r3, [r7, #10]
 800af8a:	429a      	cmp	r2, r3
 800af8c:	d824      	bhi.n	800afd8 <u8g2_DrawHVLine+0x106>
	  return;
	if ( x >= u8g2->user_x1 )
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800af94:	897b      	ldrh	r3, [r7, #10]
 800af96:	429a      	cmp	r2, r3
 800af98:	d920      	bls.n	800afdc <u8g2_DrawHVLine+0x10a>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 800afa6:	1db9      	adds	r1, r7, #6
 800afa8:	f107 0008 	add.w	r0, r7, #8
 800afac:	f7ff ff22 	bl	800adf4 <u8g2_clip_intersection2>
 800afb0:	4603      	mov	r3, r0
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d014      	beq.n	800afe0 <u8g2_DrawHVLine+0x10e>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afba:	689c      	ldr	r4, [r3, #8]
 800afbc:	8979      	ldrh	r1, [r7, #10]
 800afbe:	893a      	ldrh	r2, [r7, #8]
 800afc0:	88f8      	ldrh	r0, [r7, #6]
 800afc2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800afc6:	9300      	str	r3, [sp, #0]
 800afc8:	4603      	mov	r3, r0
 800afca:	68f8      	ldr	r0, [r7, #12]
 800afcc:	47a0      	blx	r4
 800afce:	e008      	b.n	800afe2 <u8g2_DrawHVLine+0x110>
	  return;
 800afd0:	bf00      	nop
 800afd2:	e006      	b.n	800afe2 <u8g2_DrawHVLine+0x110>
	  return;
 800afd4:	bf00      	nop
 800afd6:	e004      	b.n	800afe2 <u8g2_DrawHVLine+0x110>
	  return;
 800afd8:	bf00      	nop
 800afda:	e002      	b.n	800afe2 <u8g2_DrawHVLine+0x110>
	  return;
 800afdc:	bf00      	nop
 800afde:	e000      	b.n	800afe2 <u8g2_DrawHVLine+0x110>
	  return;
 800afe0:	bf00      	nop
    }
}
 800afe2:	3714      	adds	r7, #20
 800afe4:	46bd      	mov	sp, r7
 800afe6:	bd90      	pop	{r4, r7, pc}

0800afe8 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 800afe8:	b490      	push	{r4, r7}
 800afea:	b082      	sub	sp, #8
 800afec:	af00      	add	r7, sp, #0
 800afee:	4604      	mov	r4, r0
 800aff0:	4608      	mov	r0, r1
 800aff2:	4611      	mov	r1, r2
 800aff4:	461a      	mov	r2, r3
 800aff6:	4623      	mov	r3, r4
 800aff8:	80fb      	strh	r3, [r7, #6]
 800affa:	4603      	mov	r3, r0
 800affc:	80bb      	strh	r3, [r7, #4]
 800affe:	460b      	mov	r3, r1
 800b000:	807b      	strh	r3, [r7, #2]
 800b002:	4613      	mov	r3, r2
 800b004:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 800b006:	887a      	ldrh	r2, [r7, #2]
 800b008:	88bb      	ldrh	r3, [r7, #4]
 800b00a:	429a      	cmp	r2, r3
 800b00c:	d20d      	bcs.n	800b02a <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 800b00e:	883a      	ldrh	r2, [r7, #0]
 800b010:	88fb      	ldrh	r3, [r7, #6]
 800b012:	429a      	cmp	r2, r3
 800b014:	d901      	bls.n	800b01a <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 800b016:	2301      	movs	r3, #1
 800b018:	e014      	b.n	800b044 <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 800b01a:	887a      	ldrh	r2, [r7, #2]
 800b01c:	883b      	ldrh	r3, [r7, #0]
 800b01e:	429a      	cmp	r2, r3
 800b020:	d901      	bls.n	800b026 <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 800b022:	2301      	movs	r3, #1
 800b024:	e00e      	b.n	800b044 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 800b026:	2300      	movs	r3, #0
 800b028:	e00c      	b.n	800b044 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 800b02a:	883a      	ldrh	r2, [r7, #0]
 800b02c:	88fb      	ldrh	r3, [r7, #6]
 800b02e:	429a      	cmp	r2, r3
 800b030:	d907      	bls.n	800b042 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 800b032:	887a      	ldrh	r2, [r7, #2]
 800b034:	883b      	ldrh	r3, [r7, #0]
 800b036:	429a      	cmp	r2, r3
 800b038:	d901      	bls.n	800b03e <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 800b03a:	2301      	movs	r3, #1
 800b03c:	e002      	b.n	800b044 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 800b03e:	2300      	movs	r3, #0
 800b040:	e000      	b.n	800b044 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 800b042:	2300      	movs	r3, #0
    }
  }
}
 800b044:	4618      	mov	r0, r3
 800b046:	3708      	adds	r7, #8
 800b048:	46bd      	mov	sp, r7
 800b04a:	bc90      	pop	{r4, r7}
 800b04c:	4770      	bx	lr

0800b04e <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 800b04e:	b580      	push	{r7, lr}
 800b050:	b084      	sub	sp, #16
 800b052:	af00      	add	r7, sp, #0
 800b054:	60f8      	str	r0, [r7, #12]
 800b056:	4608      	mov	r0, r1
 800b058:	4611      	mov	r1, r2
 800b05a:	461a      	mov	r2, r3
 800b05c:	4603      	mov	r3, r0
 800b05e:	817b      	strh	r3, [r7, #10]
 800b060:	460b      	mov	r3, r1
 800b062:	813b      	strh	r3, [r7, #8]
 800b064:	4613      	mov	r3, r2
 800b066:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	f8b3 004c 	ldrh.w	r0, [r3, #76]	; 0x4c
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	f8b3 104e 	ldrh.w	r1, [r3, #78]	; 0x4e
 800b074:	8b3b      	ldrh	r3, [r7, #24]
 800b076:	893a      	ldrh	r2, [r7, #8]
 800b078:	f7ff ffb6 	bl	800afe8 <u8g2_is_intersection_decision_tree>
 800b07c:	4603      	mov	r3, r0
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d101      	bne.n	800b086 <u8g2_IsIntersection+0x38>
    return 0; 
 800b082:	2300      	movs	r3, #0
 800b084:	e00a      	b.n	800b09c <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	f8b3 0048 	ldrh.w	r0, [r3, #72]	; 0x48
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	f8b3 104a 	ldrh.w	r1, [r3, #74]	; 0x4a
 800b092:	88fb      	ldrh	r3, [r7, #6]
 800b094:	897a      	ldrh	r2, [r7, #10]
 800b096:	f7ff ffa7 	bl	800afe8 <u8g2_is_intersection_decision_tree>
 800b09a:	4603      	mov	r3, r0
}
 800b09c:	4618      	mov	r0, r3
 800b09e:	3710      	adds	r7, #16
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}

0800b0a4 <u8g2_ll_hvline_horizontal_right_lsb>:
    all clipping done
*/

/* SH1122, LD7032, ST7920, ST7986, LC7981, T6963, SED1330, RA8835, MAX7219, LS0 */ 
void u8g2_ll_hvline_horizontal_right_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	b089      	sub	sp, #36	; 0x24
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	60f8      	str	r0, [r7, #12]
 800b0ac:	4608      	mov	r0, r1
 800b0ae:	4611      	mov	r1, r2
 800b0b0:	461a      	mov	r2, r3
 800b0b2:	4603      	mov	r3, r0
 800b0b4:	817b      	strh	r3, [r7, #10]
 800b0b6:	460b      	mov	r3, r1
 800b0b8:	813b      	strh	r3, [r7, #8]
 800b0ba:	4613      	mov	r3, r2
 800b0bc:	80fb      	strh	r3, [r7, #6]
  uint16_t offset;
  uint8_t *ptr;
  uint8_t bit_pos;
  uint8_t mask;
  uint8_t tile_width = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	7c1b      	ldrb	r3, [r3, #16]
 800b0c4:	76bb      	strb	r3, [r7, #26]

  bit_pos = x;		/* overflow truncate is ok here... */
 800b0c6:	897b      	ldrh	r3, [r7, #10]
 800b0c8:	767b      	strb	r3, [r7, #25]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 800b0ca:	7e7b      	ldrb	r3, [r7, #25]
 800b0cc:	f003 0307 	and.w	r3, r3, #7
 800b0d0:	767b      	strb	r3, [r7, #25]
  mask = 128;
 800b0d2:	2380      	movs	r3, #128	; 0x80
 800b0d4:	76fb      	strb	r3, [r7, #27]
  mask >>= bit_pos;
 800b0d6:	7efa      	ldrb	r2, [r7, #27]
 800b0d8:	7e7b      	ldrb	r3, [r7, #25]
 800b0da:	fa42 f303 	asr.w	r3, r2, r3
 800b0de:	76fb      	strb	r3, [r7, #27]

  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 800b0e0:	893b      	ldrh	r3, [r7, #8]
 800b0e2:	82fb      	strh	r3, [r7, #22]
  offset *= tile_width;
 800b0e4:	7ebb      	ldrb	r3, [r7, #26]
 800b0e6:	b29b      	uxth	r3, r3
 800b0e8:	8afa      	ldrh	r2, [r7, #22]
 800b0ea:	fb12 f303 	smulbb	r3, r2, r3
 800b0ee:	82fb      	strh	r3, [r7, #22]
  offset += x>>3;
 800b0f0:	897b      	ldrh	r3, [r7, #10]
 800b0f2:	08db      	lsrs	r3, r3, #3
 800b0f4:	b29a      	uxth	r2, r3
 800b0f6:	8afb      	ldrh	r3, [r7, #22]
 800b0f8:	4413      	add	r3, r2
 800b0fa:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b100:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 800b102:	8afb      	ldrh	r3, [r7, #22]
 800b104:	69fa      	ldr	r2, [r7, #28]
 800b106:	4413      	add	r3, r2
 800b108:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 800b10a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d129      	bne.n	800b166 <u8g2_ll_hvline_horizontal_right_lsb+0xc2>
  {
      
    do
    {

      if ( u8g2->draw_color <= 1 )
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 800b118:	2b01      	cmp	r3, #1
 800b11a:	d806      	bhi.n	800b12a <u8g2_ll_hvline_horizontal_right_lsb+0x86>
	*ptr |= mask;
 800b11c:	69fb      	ldr	r3, [r7, #28]
 800b11e:	781a      	ldrb	r2, [r3, #0]
 800b120:	7efb      	ldrb	r3, [r7, #27]
 800b122:	4313      	orrs	r3, r2
 800b124:	b2da      	uxtb	r2, r3
 800b126:	69fb      	ldr	r3, [r7, #28]
 800b128:	701a      	strb	r2, [r3, #0]
      if ( u8g2->draw_color != 1 )
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 800b130:	2b01      	cmp	r3, #1
 800b132:	d006      	beq.n	800b142 <u8g2_ll_hvline_horizontal_right_lsb+0x9e>
	*ptr ^= mask;
 800b134:	69fb      	ldr	r3, [r7, #28]
 800b136:	781a      	ldrb	r2, [r3, #0]
 800b138:	7efb      	ldrb	r3, [r7, #27]
 800b13a:	4053      	eors	r3, r2
 800b13c:	b2da      	uxtb	r2, r3
 800b13e:	69fb      	ldr	r3, [r7, #28]
 800b140:	701a      	strb	r2, [r3, #0]
      
      mask >>= 1;
 800b142:	7efb      	ldrb	r3, [r7, #27]
 800b144:	085b      	lsrs	r3, r3, #1
 800b146:	76fb      	strb	r3, [r7, #27]
      if ( mask == 0 )
 800b148:	7efb      	ldrb	r3, [r7, #27]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d104      	bne.n	800b158 <u8g2_ll_hvline_horizontal_right_lsb+0xb4>
      {
	mask = 128;
 800b14e:	2380      	movs	r3, #128	; 0x80
 800b150:	76fb      	strb	r3, [r7, #27]
        ptr++;
 800b152:	69fb      	ldr	r3, [r7, #28]
 800b154:	3301      	adds	r3, #1
 800b156:	61fb      	str	r3, [r7, #28]
      }
      
      //x++;
      len--;
 800b158:	88fb      	ldrh	r3, [r7, #6]
 800b15a:	3b01      	subs	r3, #1
 800b15c:	80fb      	strh	r3, [r7, #6]
    } while( len != 0 );
 800b15e:	88fb      	ldrh	r3, [r7, #6]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d1d6      	bne.n	800b112 <u8g2_ll_hvline_horizontal_right_lsb+0x6e>
      ptr += tile_width;
      //y++;
      len--;
    } while( len != 0 );
  }
}
 800b164:	e021      	b.n	800b1aa <u8g2_ll_hvline_horizontal_right_lsb+0x106>
      if ( u8g2->draw_color <= 1 )
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 800b16c:	2b01      	cmp	r3, #1
 800b16e:	d806      	bhi.n	800b17e <u8g2_ll_hvline_horizontal_right_lsb+0xda>
	*ptr |= mask;
 800b170:	69fb      	ldr	r3, [r7, #28]
 800b172:	781a      	ldrb	r2, [r3, #0]
 800b174:	7efb      	ldrb	r3, [r7, #27]
 800b176:	4313      	orrs	r3, r2
 800b178:	b2da      	uxtb	r2, r3
 800b17a:	69fb      	ldr	r3, [r7, #28]
 800b17c:	701a      	strb	r2, [r3, #0]
      if ( u8g2->draw_color != 1 )
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 800b184:	2b01      	cmp	r3, #1
 800b186:	d006      	beq.n	800b196 <u8g2_ll_hvline_horizontal_right_lsb+0xf2>
	*ptr ^= mask;
 800b188:	69fb      	ldr	r3, [r7, #28]
 800b18a:	781a      	ldrb	r2, [r3, #0]
 800b18c:	7efb      	ldrb	r3, [r7, #27]
 800b18e:	4053      	eors	r3, r2
 800b190:	b2da      	uxtb	r2, r3
 800b192:	69fb      	ldr	r3, [r7, #28]
 800b194:	701a      	strb	r2, [r3, #0]
      ptr += tile_width;
 800b196:	7ebb      	ldrb	r3, [r7, #26]
 800b198:	69fa      	ldr	r2, [r7, #28]
 800b19a:	4413      	add	r3, r2
 800b19c:	61fb      	str	r3, [r7, #28]
      len--;
 800b19e:	88fb      	ldrh	r3, [r7, #6]
 800b1a0:	3b01      	subs	r3, #1
 800b1a2:	80fb      	strh	r3, [r7, #6]
    } while( len != 0 );
 800b1a4:	88fb      	ldrh	r3, [r7, #6]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d1dd      	bne.n	800b166 <u8g2_ll_hvline_horizontal_right_lsb+0xc2>
}
 800b1aa:	bf00      	nop
 800b1ac:	3724      	adds	r7, #36	; 0x24
 800b1ae:	46bd      	mov	sp, r7
 800b1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b4:	4770      	bx	lr

0800b1b6 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 800b1b6:	b580      	push	{r7, lr}
 800b1b8:	b082      	sub	sp, #8
 800b1ba:	af00      	add	r7, sp, #0
 800b1bc:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
  u8g2->clip_y0 = 0;
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b1d4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b1de:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  
  u8g2->cb->update_page_win(u8g2);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1e6:	685b      	ldr	r3, [r3, #4]
 800b1e8:	6878      	ldr	r0, [r7, #4]
 800b1ea:	4798      	blx	r3
}
 800b1ec:	bf00      	nop
 800b1ee:	3708      	adds	r7, #8
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	bd80      	pop	{r7, pc}

0800b1f4 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b084      	sub	sp, #16
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	60f8      	str	r0, [r7, #12]
 800b1fc:	60b9      	str	r1, [r7, #8]
 800b1fe:	603b      	str	r3, [r7, #0]
 800b200:	4613      	mov	r3, r2
 800b202:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	2200      	movs	r2, #0
 800b208:	659a      	str	r2, [r3, #88]	; 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	683a      	ldr	r2, [r7, #0]
 800b20e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  u8g2->tile_buf_ptr = buf;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	68ba      	ldr	r2, [r7, #8]
 800b214:	635a      	str	r2, [r3, #52]	; 0x34
  u8g2->tile_buf_height = tile_buf_height;
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	79fa      	ldrb	r2, [r7, #7]
 800b21a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  u8g2->tile_curr_row = 0;
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	2200      	movs	r2, #0
 800b222:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	2200      	movs	r2, #0
 800b22a:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
  u8g2->bitmap_transparency = 0;
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	2200      	movs	r2, #0
 800b232:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	2200      	movs	r2, #0
 800b23a:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
  u8g2->draw_color = 1;
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	2201      	movs	r2, #1
 800b242:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
  u8g2->is_auto_page_clear = 1;
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	2201      	movs	r2, #1
 800b24a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
  
  u8g2->cb = u8g2_cb;
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	69ba      	ldr	r2, [r7, #24]
 800b252:	631a      	str	r2, [r3, #48]	; 0x30
  u8g2->cb->update_dimension(u8g2);
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	68f8      	ldr	r0, [r7, #12]
 800b25c:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 800b25e:	68f8      	ldr	r0, [r7, #12]
 800b260:	f7ff ffa9 	bl	800b1b6 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 800b264:	68f8      	ldr	r0, [r7, #12]
 800b266:	f7ff fd9b 	bl	800ada0 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	2200      	movs	r2, #0
 800b26e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#endif
}
 800b272:	bf00      	nop
 800b274:	3710      	adds	r7, #16
 800b276:	46bd      	mov	sp, r7
 800b278:	bd80      	pop	{r7, pc}

0800b27a <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 800b27a:	b480      	push	{r7}
 800b27c:	b085      	sub	sp, #20
 800b27e:	af00      	add	r7, sp, #0
 800b280:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b28e:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 800b290:	89fb      	ldrh	r3, [r7, #14]
 800b292:	00db      	lsls	r3, r3, #3
 800b294:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	89fa      	ldrh	r2, [r7, #14]
 800b29a:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  t = display_info->tile_width;
 800b29c:	68bb      	ldr	r3, [r7, #8]
 800b29e:	7c1b      	ldrb	r3, [r3, #16]
 800b2a0:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 800b2a2:	89fb      	ldrh	r3, [r7, #14]
 800b2a4:	00db      	lsls	r3, r3, #3
 800b2a6:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	89fa      	ldrh	r2, [r7, #14]
 800b2ac:	875a      	strh	r2, [r3, #58]	; 0x3a
  
  t = u8g2->tile_curr_row;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b2b4:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 800b2b6:	89fb      	ldrh	r3, [r7, #14]
 800b2b8:	00db      	lsls	r3, r3, #3
 800b2ba:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	89fa      	ldrh	r2, [r7, #14]
 800b2c0:	87da      	strh	r2, [r3, #62]	; 0x3e
  
  t = u8g2->tile_buf_height;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b2c8:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 800b2ca:	89fb      	ldrh	r3, [r7, #14]
 800b2cc:	687a      	ldr	r2, [r7, #4]
 800b2ce:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 800b2d2:	4413      	add	r3, r2
 800b2d4:	68ba      	ldr	r2, [r7, #8]
 800b2d6:	7c52      	ldrb	r2, [r2, #17]
 800b2d8:	4293      	cmp	r3, r2
 800b2da:	dd08      	ble.n	800b2ee <u8g2_update_dimension_common+0x74>
    t = display_info->tile_height - u8g2->tile_curr_row;
 800b2dc:	68bb      	ldr	r3, [r7, #8]
 800b2de:	7c5b      	ldrb	r3, [r3, #17]
 800b2e0:	b29a      	uxth	r2, r3
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b2e8:	b29b      	uxth	r3, r3
 800b2ea:	1ad3      	subs	r3, r2, r3
 800b2ec:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 800b2ee:	89fb      	ldrh	r3, [r7, #14]
 800b2f0:	00db      	lsls	r3, r3, #3
 800b2f2:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  u8g2->buf_y1 += t;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 800b310:	89fb      	ldrh	r3, [r7, #14]
 800b312:	4413      	add	r3, r2
 800b314:	b29a      	uxth	r2, r3
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 800b31c:	68bb      	ldr	r3, [r7, #8]
 800b31e:	8a9a      	ldrh	r2, [r3, #20]
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  u8g2->height = display_info->pixel_height;
 800b326:	68bb      	ldr	r3, [r7, #8]
 800b328:	8ada      	ldrh	r2, [r3, #22]
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 800b330:	bf00      	nop
 800b332:	3714      	adds	r7, #20
 800b334:	46bd      	mov	sp, r7
 800b336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33a:	4770      	bx	lr

0800b33c <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b084      	sub	sp, #16
 800b340:	af02      	add	r7, sp, #8
 800b342:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	f8b3 1050 	ldrh.w	r1, [r3, #80]	; 0x50
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	f8b3 0052 	ldrh.w	r0, [r3, #82]	; 0x52
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800b35c:	9300      	str	r3, [sp, #0]
 800b35e:	4603      	mov	r3, r0
 800b360:	6878      	ldr	r0, [r7, #4]
 800b362:	f7ff fe74 	bl	800b04e <u8g2_IsIntersection>
 800b366:	4603      	mov	r3, r0
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d104      	bne.n	800b376 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	2200      	movs	r2, #0
 800b370:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 800b374:	e03b      	b.n	800b3ee <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	2201      	movs	r2, #1
 800b37a:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b38a:	429a      	cmp	r2, r3
 800b38c:	d205      	bcs.n	800b39a <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800b3a6:	429a      	cmp	r2, r3
 800b3a8:	d905      	bls.n	800b3b6 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f8b3 2052 	ldrh.w	r2, [r3, #82]	; 0x52
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800b3c2:	429a      	cmp	r2, r3
 800b3c4:	d205      	bcs.n	800b3d2 <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800b3de:	429a      	cmp	r2, r3
 800b3e0:	d905      	bls.n	800b3ee <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	f8b3 2056 	ldrh.w	r2, [r3, #86]	; 0x56
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
}
 800b3ee:	bf00      	nop
 800b3f0:	3708      	adds	r7, #8
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}

0800b3f6 <u8g2_update_dimension_r2>:
  u8g2_apply_clip_window(u8g2);
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}

void u8g2_update_dimension_r2(u8g2_t *u8g2)
{
 800b3f6:	b580      	push	{r7, lr}
 800b3f8:	b082      	sub	sp, #8
 800b3fa:	af00      	add	r7, sp, #0
 800b3fc:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 800b3fe:	6878      	ldr	r0, [r7, #4]
 800b400:	f7ff ff3b 	bl	800b27a <u8g2_update_dimension_common>
}
 800b404:	bf00      	nop
 800b406:	3708      	adds	r7, #8
 800b408:	46bd      	mov	sp, r7
 800b40a:	bd80      	pop	{r7, pc}

0800b40c <u8g2_update_page_win_r2>:

void u8g2_update_page_win_r2(u8g2_t *u8g2)
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b082      	sub	sp, #8
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	2200      	movs	r2, #0
 800b418:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
  u8g2->user_x1 = u8g2->width;	/* pixel_buf_width replaced with width */
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
  
  /* there are ases where the height is not a multiple of 8. */
  /* in such a case u8g2->buf_y1 might be heigher than u8g2->height */
  u8g2->user_y0 = 0;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2200      	movs	r2, #0
 800b42c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  if ( u8g2->height >= u8g2->buf_y1 )
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	f8b3 2046 	ldrh.w	r2, [r3, #70]	; 0x46
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 800b43c:	429a      	cmp	r2, r3
 800b43e:	d30a      	bcc.n	800b456 <u8g2_update_page_win_r2+0x4a>
    u8g2->user_y0 = u8g2->height - u8g2->buf_y1;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	f8b3 2046 	ldrh.w	r2, [r3, #70]	; 0x46
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 800b44c:	1ad3      	subs	r3, r2, r3
 800b44e:	b29a      	uxth	r2, r3
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  u8g2->user_y1 = u8g2->height - u8g2->buf_y0;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	f8b3 2046 	ldrh.w	r2, [r3, #70]	; 0x46
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800b462:	1ad3      	subs	r3, r2, r3
 800b464:	b29a      	uxth	r2, r3
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 800b46c:	6878      	ldr	r0, [r7, #4]
 800b46e:	f7ff ff65 	bl	800b33c <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 800b472:	bf00      	nop
 800b474:	3708      	adds	r7, #8
 800b476:	46bd      	mov	sp, r7
 800b478:	bd80      	pop	{r7, pc}

0800b47a <u8g2_draw_l90_r2>:
  
  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
}

void u8g2_draw_l90_r2(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800b47a:	b580      	push	{r7, lr}
 800b47c:	b088      	sub	sp, #32
 800b47e:	af02      	add	r7, sp, #8
 800b480:	60f8      	str	r0, [r7, #12]
 800b482:	4608      	mov	r0, r1
 800b484:	4611      	mov	r1, r2
 800b486:	461a      	mov	r2, r3
 800b488:	4603      	mov	r3, r0
 800b48a:	817b      	strh	r3, [r7, #10]
 800b48c:	460b      	mov	r3, r1
 800b48e:	813b      	strh	r3, [r7, #8]
 800b490:	4613      	mov	r3, r2
 800b492:	80fb      	strh	r3, [r7, #6]
    yy -= len;
    yy++;
  }
  */

  yy = u8g2->height;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b49a:	82bb      	strh	r3, [r7, #20]
  yy -= y;
 800b49c:	8aba      	ldrh	r2, [r7, #20]
 800b49e:	893b      	ldrh	r3, [r7, #8]
 800b4a0:	1ad3      	subs	r3, r2, r3
 800b4a2:	82bb      	strh	r3, [r7, #20]
  
  xx = u8g2->width;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800b4aa:	82fb      	strh	r3, [r7, #22]
  xx -= x;
 800b4ac:	8afa      	ldrh	r2, [r7, #22]
 800b4ae:	897b      	ldrh	r3, [r7, #10]
 800b4b0:	1ad3      	subs	r3, r2, r3
 800b4b2:	82fb      	strh	r3, [r7, #22]
  
  if ( dir == 0 )
 800b4b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d107      	bne.n	800b4cc <u8g2_draw_l90_r2+0x52>
  {
    yy--;
 800b4bc:	8abb      	ldrh	r3, [r7, #20]
 800b4be:	3b01      	subs	r3, #1
 800b4c0:	82bb      	strh	r3, [r7, #20]
    xx -= len;
 800b4c2:	8afa      	ldrh	r2, [r7, #22]
 800b4c4:	88fb      	ldrh	r3, [r7, #6]
 800b4c6:	1ad3      	subs	r3, r2, r3
 800b4c8:	82fb      	strh	r3, [r7, #22]
 800b4ca:	e00a      	b.n	800b4e2 <u8g2_draw_l90_r2+0x68>
  }
  else if ( dir == 1 )
 800b4cc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b4d0:	2b01      	cmp	r3, #1
 800b4d2:	d106      	bne.n	800b4e2 <u8g2_draw_l90_r2+0x68>
  {
    xx--;
 800b4d4:	8afb      	ldrh	r3, [r7, #22]
 800b4d6:	3b01      	subs	r3, #1
 800b4d8:	82fb      	strh	r3, [r7, #22]
    yy -= len;
 800b4da:	8aba      	ldrh	r2, [r7, #20]
 800b4dc:	88fb      	ldrh	r3, [r7, #6]
 800b4de:	1ad3      	subs	r3, r2, r3
 800b4e0:	82bb      	strh	r3, [r7, #20]
  }

  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
 800b4e2:	88f8      	ldrh	r0, [r7, #6]
 800b4e4:	8aba      	ldrh	r2, [r7, #20]
 800b4e6:	8af9      	ldrh	r1, [r7, #22]
 800b4e8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b4ec:	9300      	str	r3, [sp, #0]
 800b4ee:	4603      	mov	r3, r0
 800b4f0:	68f8      	ldr	r0, [r7, #12]
 800b4f2:	f7ff fccd 	bl	800ae90 <u8g2_draw_hv_line_2dir>
}
 800b4f6:	bf00      	nop
 800b4f8:	3718      	adds	r7, #24
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	bd80      	pop	{r7, pc}

0800b4fe <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 800b4fe:	b480      	push	{r7}
 800b500:	b083      	sub	sp, #12
 800b502:	af00      	add	r7, sp, #0
 800b504:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	2200      	movs	r2, #0
 800b50a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 800b50e:	bf00      	nop
 800b510:	370c      	adds	r7, #12
 800b512:	46bd      	mov	sp, r7
 800b514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b518:	4770      	bx	lr

0800b51a <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 800b51a:	b480      	push	{r7}
 800b51c:	b083      	sub	sp, #12
 800b51e:	af00      	add	r7, sp, #0
 800b520:	6078      	str	r0, [r7, #4]
 800b522:	460b      	mov	r3, r1
 800b524:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 800b526:	78fb      	ldrb	r3, [r7, #3]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d002      	beq.n	800b532 <u8x8_ascii_next+0x18>
 800b52c:	78fb      	ldrb	r3, [r7, #3]
 800b52e:	2b0a      	cmp	r3, #10
 800b530:	d102      	bne.n	800b538 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 800b532:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b536:	e001      	b.n	800b53c <u8x8_ascii_next+0x22>
  return b;
 800b538:	78fb      	ldrb	r3, [r7, #3]
 800b53a:	b29b      	uxth	r3, r3
}
 800b53c:	4618      	mov	r0, r3
 800b53e:	370c      	adds	r7, #12
 800b540:	46bd      	mov	sp, r7
 800b542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b546:	4770      	bx	lr

0800b548 <u8x8_byte_SendBytes>:
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
}

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 800b548:	b590      	push	{r4, r7, lr}
 800b54a:	b085      	sub	sp, #20
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	60f8      	str	r0, [r7, #12]
 800b550:	460b      	mov	r3, r1
 800b552:	607a      	str	r2, [r7, #4]
 800b554:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	691c      	ldr	r4, [r3, #16]
 800b55a:	7afa      	ldrb	r2, [r7, #11]
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	2117      	movs	r1, #23
 800b560:	68f8      	ldr	r0, [r7, #12]
 800b562:	47a0      	blx	r4
 800b564:	4603      	mov	r3, r0
}
 800b566:	4618      	mov	r0, r3
 800b568:	3714      	adds	r7, #20
 800b56a:	46bd      	mov	sp, r7
 800b56c:	bd90      	pop	{r4, r7, pc}

0800b56e <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 800b56e:	b580      	push	{r7, lr}
 800b570:	b082      	sub	sp, #8
 800b572:	af00      	add	r7, sp, #0
 800b574:	6078      	str	r0, [r7, #4]
 800b576:	460b      	mov	r3, r1
 800b578:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 800b57a:	1cfb      	adds	r3, r7, #3
 800b57c:	461a      	mov	r2, r3
 800b57e:	2101      	movs	r1, #1
 800b580:	6878      	ldr	r0, [r7, #4]
 800b582:	f7ff ffe1 	bl	800b548 <u8x8_byte_SendBytes>
 800b586:	4603      	mov	r3, r0
}
 800b588:	4618      	mov	r0, r3
 800b58a:	3708      	adds	r7, #8
 800b58c:	46bd      	mov	sp, r7
 800b58e:	bd80      	pop	{r7, pc}

0800b590 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 800b590:	b590      	push	{r4, r7, lr}
 800b592:	b083      	sub	sp, #12
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
 800b598:	460b      	mov	r3, r1
 800b59a:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	68dc      	ldr	r4, [r3, #12]
 800b5a0:	78fa      	ldrb	r2, [r7, #3]
 800b5a2:	2300      	movs	r3, #0
 800b5a4:	2115      	movs	r1, #21
 800b5a6:	6878      	ldr	r0, [r7, #4]
 800b5a8:	47a0      	blx	r4
 800b5aa:	4603      	mov	r3, r0
}
 800b5ac:	4618      	mov	r0, r3
 800b5ae:	370c      	adds	r7, #12
 800b5b0:	46bd      	mov	sp, r7
 800b5b2:	bd90      	pop	{r4, r7, pc}

0800b5b4 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 800b5b4:	b590      	push	{r4, r7, lr}
 800b5b6:	b085      	sub	sp, #20
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	60f8      	str	r0, [r7, #12]
 800b5bc:	460b      	mov	r3, r1
 800b5be:	607a      	str	r2, [r7, #4]
 800b5c0:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	68dc      	ldr	r4, [r3, #12]
 800b5c6:	7afa      	ldrb	r2, [r7, #11]
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	2117      	movs	r1, #23
 800b5cc:	68f8      	ldr	r0, [r7, #12]
 800b5ce:	47a0      	blx	r4
 800b5d0:	4603      	mov	r3, r0
}
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	3714      	adds	r7, #20
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	bd90      	pop	{r4, r7, pc}

0800b5da <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 800b5da:	b590      	push	{r4, r7, lr}
 800b5dc:	b083      	sub	sp, #12
 800b5de:	af00      	add	r7, sp, #0
 800b5e0:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	68dc      	ldr	r4, [r3, #12]
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	2118      	movs	r1, #24
 800b5ec:	6878      	ldr	r0, [r7, #4]
 800b5ee:	47a0      	blx	r4
 800b5f0:	4603      	mov	r3, r0
}
 800b5f2:	4618      	mov	r0, r3
 800b5f4:	370c      	adds	r7, #12
 800b5f6:	46bd      	mov	sp, r7
 800b5f8:	bd90      	pop	{r4, r7, pc}

0800b5fa <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 800b5fa:	b590      	push	{r4, r7, lr}
 800b5fc:	b083      	sub	sp, #12
 800b5fe:	af00      	add	r7, sp, #0
 800b600:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	68dc      	ldr	r4, [r3, #12]
 800b606:	2300      	movs	r3, #0
 800b608:	2200      	movs	r2, #0
 800b60a:	2119      	movs	r1, #25
 800b60c:	6878      	ldr	r0, [r7, #4]
 800b60e:	47a0      	blx	r4
 800b610:	4603      	mov	r3, r0
}
 800b612:	4618      	mov	r0, r3
 800b614:	370c      	adds	r7, #12
 800b616:	46bd      	mov	sp, r7
 800b618:	bd90      	pop	{r4, r7, pc}

0800b61a <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 800b61a:	b590      	push	{r4, r7, lr}
 800b61c:	b085      	sub	sp, #20
 800b61e:	af00      	add	r7, sp, #0
 800b620:	6078      	str	r0, [r7, #4]
 800b622:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 800b624:	683b      	ldr	r3, [r7, #0]
 800b626:	781b      	ldrb	r3, [r3, #0]
 800b628:	73fb      	strb	r3, [r7, #15]
    data++;
 800b62a:	683b      	ldr	r3, [r7, #0]
 800b62c:	3301      	adds	r3, #1
 800b62e:	603b      	str	r3, [r7, #0]
    switch( cmd )
 800b630:	7bfb      	ldrb	r3, [r7, #15]
 800b632:	2bfe      	cmp	r3, #254	; 0xfe
 800b634:	d031      	beq.n	800b69a <u8x8_cad_SendSequence+0x80>
 800b636:	2bfe      	cmp	r3, #254	; 0xfe
 800b638:	dc3d      	bgt.n	800b6b6 <u8x8_cad_SendSequence+0x9c>
 800b63a:	2b19      	cmp	r3, #25
 800b63c:	dc3b      	bgt.n	800b6b6 <u8x8_cad_SendSequence+0x9c>
 800b63e:	2b18      	cmp	r3, #24
 800b640:	da23      	bge.n	800b68a <u8x8_cad_SendSequence+0x70>
 800b642:	2b16      	cmp	r3, #22
 800b644:	dc02      	bgt.n	800b64c <u8x8_cad_SendSequence+0x32>
 800b646:	2b15      	cmp	r3, #21
 800b648:	da03      	bge.n	800b652 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 800b64a:	e034      	b.n	800b6b6 <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 800b64c:	2b17      	cmp	r3, #23
 800b64e:	d00e      	beq.n	800b66e <u8x8_cad_SendSequence+0x54>
	return;
 800b650:	e031      	b.n	800b6b6 <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	781b      	ldrb	r3, [r3, #0]
 800b656:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	68dc      	ldr	r4, [r3, #12]
 800b65c:	7bba      	ldrb	r2, [r7, #14]
 800b65e:	7bf9      	ldrb	r1, [r7, #15]
 800b660:	2300      	movs	r3, #0
 800b662:	6878      	ldr	r0, [r7, #4]
 800b664:	47a0      	blx	r4
	  data++;
 800b666:	683b      	ldr	r3, [r7, #0]
 800b668:	3301      	adds	r3, #1
 800b66a:	603b      	str	r3, [r7, #0]
	  break;
 800b66c:	e022      	b.n	800b6b4 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	781b      	ldrb	r3, [r3, #0]
 800b672:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 800b674:	f107 030e 	add.w	r3, r7, #14
 800b678:	461a      	mov	r2, r3
 800b67a:	2101      	movs	r1, #1
 800b67c:	6878      	ldr	r0, [r7, #4]
 800b67e:	f7ff ff99 	bl	800b5b4 <u8x8_cad_SendData>
	  data++;
 800b682:	683b      	ldr	r3, [r7, #0]
 800b684:	3301      	adds	r3, #1
 800b686:	603b      	str	r3, [r7, #0]
	  break;
 800b688:	e014      	b.n	800b6b4 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	68dc      	ldr	r4, [r3, #12]
 800b68e:	7bf9      	ldrb	r1, [r7, #15]
 800b690:	2300      	movs	r3, #0
 800b692:	2200      	movs	r2, #0
 800b694:	6878      	ldr	r0, [r7, #4]
 800b696:	47a0      	blx	r4
	  break;
 800b698:	e00c      	b.n	800b6b4 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	781b      	ldrb	r3, [r3, #0]
 800b69e:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 800b6a0:	7bbb      	ldrb	r3, [r7, #14]
 800b6a2:	461a      	mov	r2, r3
 800b6a4:	2129      	movs	r1, #41	; 0x29
 800b6a6:	6878      	ldr	r0, [r7, #4]
 800b6a8:	f000 fa25 	bl	800baf6 <u8x8_gpio_call>
	  data++;
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	3301      	adds	r3, #1
 800b6b0:	603b      	str	r3, [r7, #0]
	  break;
 800b6b2:	bf00      	nop
    cmd = *data;
 800b6b4:	e7b6      	b.n	800b624 <u8x8_cad_SendSequence+0xa>
	return;
 800b6b6:	bf00      	nop
    }
  }
}
 800b6b8:	3714      	adds	r7, #20
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	bd90      	pop	{r4, r7, pc}
	...

0800b6c0 <u8x8_cad_st7920_spi>:
}

/* cad procedure for the ST7920 in SPI mode */
/* u8x8_byte_SetDC is not used */
uint8_t u8x8_cad_st7920_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800b6c0:	b590      	push	{r4, r7, lr}
 800b6c2:	b089      	sub	sp, #36	; 0x24
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	60f8      	str	r0, [r7, #12]
 800b6c8:	607b      	str	r3, [r7, #4]
 800b6ca:	460b      	mov	r3, r1
 800b6cc:	72fb      	strb	r3, [r7, #11]
 800b6ce:	4613      	mov	r3, r2
 800b6d0:	72bb      	strb	r3, [r7, #10]
  uint8_t b;
  uint8_t i;
  static uint8_t buf[16];
  uint8_t *ptr;
  
  switch(msg)
 800b6d2:	7afb      	ldrb	r3, [r7, #11]
 800b6d4:	3b14      	subs	r3, #20
 800b6d6:	2b05      	cmp	r3, #5
 800b6d8:	f200 80a8 	bhi.w	800b82c <u8x8_cad_st7920_spi+0x16c>
 800b6dc:	a201      	add	r2, pc, #4	; (adr r2, 800b6e4 <u8x8_cad_st7920_spi+0x24>)
 800b6de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6e2:	bf00      	nop
 800b6e4:	0800b81b 	.word	0x0800b81b
 800b6e8:	0800b6fd 	.word	0x0800b6fd
 800b6ec:	0800b743 	.word	0x0800b743
 800b6f0:	0800b76b 	.word	0x0800b76b
 800b6f4:	0800b81b 	.word	0x0800b81b
 800b6f8:	0800b81b 	.word	0x0800b81b
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SendByte(u8x8, 0x0f8);
 800b6fc:	21f8      	movs	r1, #248	; 0xf8
 800b6fe:	68f8      	ldr	r0, [r7, #12]
 800b700:	f7ff ff35 	bl	800b56e <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 800b704:	2201      	movs	r2, #1
 800b706:	212c      	movs	r1, #44	; 0x2c
 800b708:	68f8      	ldr	r0, [r7, #12]
 800b70a:	f000 f9f4 	bl	800baf6 <u8x8_gpio_call>
      u8x8_byte_SendByte(u8x8, arg_int & 0x0f0);
 800b70e:	7abb      	ldrb	r3, [r7, #10]
 800b710:	f023 030f 	bic.w	r3, r3, #15
 800b714:	b2db      	uxtb	r3, r3
 800b716:	4619      	mov	r1, r3
 800b718:	68f8      	ldr	r0, [r7, #12]
 800b71a:	f7ff ff28 	bl	800b56e <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 800b71e:	2201      	movs	r2, #1
 800b720:	212c      	movs	r1, #44	; 0x2c
 800b722:	68f8      	ldr	r0, [r7, #12]
 800b724:	f000 f9e7 	bl	800baf6 <u8x8_gpio_call>
      u8x8_byte_SendByte(u8x8, arg_int << 4);
 800b728:	7abb      	ldrb	r3, [r7, #10]
 800b72a:	011b      	lsls	r3, r3, #4
 800b72c:	b2db      	uxtb	r3, r3
 800b72e:	4619      	mov	r1, r3
 800b730:	68f8      	ldr	r0, [r7, #12]
 800b732:	f7ff ff1c 	bl	800b56e <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 800b736:	2201      	movs	r2, #1
 800b738:	212c      	movs	r1, #44	; 0x2c
 800b73a:	68f8      	ldr	r0, [r7, #12]
 800b73c:	f000 f9db 	bl	800baf6 <u8x8_gpio_call>
      break;
 800b740:	e076      	b.n	800b830 <u8x8_cad_st7920_spi+0x170>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SendByte(u8x8, 0x0f8);
 800b742:	21f8      	movs	r1, #248	; 0xf8
 800b744:	68f8      	ldr	r0, [r7, #12]
 800b746:	f7ff ff12 	bl	800b56e <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int & 0x0f0);
 800b74a:	7abb      	ldrb	r3, [r7, #10]
 800b74c:	f023 030f 	bic.w	r3, r3, #15
 800b750:	b2db      	uxtb	r3, r3
 800b752:	4619      	mov	r1, r3
 800b754:	68f8      	ldr	r0, [r7, #12]
 800b756:	f7ff ff0a 	bl	800b56e <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int << 4);
 800b75a:	7abb      	ldrb	r3, [r7, #10]
 800b75c:	011b      	lsls	r3, r3, #4
 800b75e:	b2db      	uxtb	r3, r3
 800b760:	4619      	mov	r1, r3
 800b762:	68f8      	ldr	r0, [r7, #12]
 800b764:	f7ff ff03 	bl	800b56e <u8x8_byte_SendByte>
      break;
 800b768:	e062      	b.n	800b830 <u8x8_cad_st7920_spi+0x170>
    case U8X8_MSG_CAD_SEND_DATA:
    
      u8x8_byte_SendByte(u8x8, 0x0fa);
 800b76a:	21fa      	movs	r1, #250	; 0xfa
 800b76c:	68f8      	ldr	r0, [r7, #12]
 800b76e:	f7ff fefe 	bl	800b56e <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 800b772:	2201      	movs	r2, #1
 800b774:	212c      	movs	r1, #44	; 0x2c
 800b776:	68f8      	ldr	r0, [r7, #12]
 800b778:	f000 f9bd 	bl	800baf6 <u8x8_gpio_call>

      /* this loop should be optimized: multiple bytes should be sent */
      /* u8x8_byte_SendBytes(u8x8, arg_int, arg_ptr); */
      data = (uint8_t *)arg_ptr;
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	61fb      	str	r3, [r7, #28]
    
      /* the following loop increases speed by 20% */
      while( arg_int >= 8 )
 800b780:	e026      	b.n	800b7d0 <u8x8_cad_st7920_spi+0x110>
      {
	i = 8;
 800b782:	2308      	movs	r3, #8
 800b784:	76fb      	strb	r3, [r7, #27]
	ptr = buf;
 800b786:	4b2d      	ldr	r3, [pc, #180]	; (800b83c <u8x8_cad_st7920_spi+0x17c>)
 800b788:	617b      	str	r3, [r7, #20]
	do
	{
	  b = *data++;
 800b78a:	69fb      	ldr	r3, [r7, #28]
 800b78c:	1c5a      	adds	r2, r3, #1
 800b78e:	61fa      	str	r2, [r7, #28]
 800b790:	781b      	ldrb	r3, [r3, #0]
 800b792:	74fb      	strb	r3, [r7, #19]
	  *ptr++= b & 0x0f0;
 800b794:	697b      	ldr	r3, [r7, #20]
 800b796:	1c5a      	adds	r2, r3, #1
 800b798:	617a      	str	r2, [r7, #20]
 800b79a:	7cfa      	ldrb	r2, [r7, #19]
 800b79c:	f022 020f 	bic.w	r2, r2, #15
 800b7a0:	b2d2      	uxtb	r2, r2
 800b7a2:	701a      	strb	r2, [r3, #0]
	  b <<= 4;
 800b7a4:	7cfb      	ldrb	r3, [r7, #19]
 800b7a6:	011b      	lsls	r3, r3, #4
 800b7a8:	74fb      	strb	r3, [r7, #19]
	  *ptr++= b;
 800b7aa:	697b      	ldr	r3, [r7, #20]
 800b7ac:	1c5a      	adds	r2, r3, #1
 800b7ae:	617a      	str	r2, [r7, #20]
 800b7b0:	7cfa      	ldrb	r2, [r7, #19]
 800b7b2:	701a      	strb	r2, [r3, #0]
	  i--;
 800b7b4:	7efb      	ldrb	r3, [r7, #27]
 800b7b6:	3b01      	subs	r3, #1
 800b7b8:	76fb      	strb	r3, [r7, #27]
	} while( i > 0 );
 800b7ba:	7efb      	ldrb	r3, [r7, #27]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d1e4      	bne.n	800b78a <u8x8_cad_st7920_spi+0xca>
	arg_int -= 8;
 800b7c0:	7abb      	ldrb	r3, [r7, #10]
 800b7c2:	3b08      	subs	r3, #8
 800b7c4:	72bb      	strb	r3, [r7, #10]
	u8x8_byte_SendBytes(u8x8, 16, buf); 
 800b7c6:	4a1d      	ldr	r2, [pc, #116]	; (800b83c <u8x8_cad_st7920_spi+0x17c>)
 800b7c8:	2110      	movs	r1, #16
 800b7ca:	68f8      	ldr	r0, [r7, #12]
 800b7cc:	f7ff febc 	bl	800b548 <u8x8_byte_SendBytes>
      while( arg_int >= 8 )
 800b7d0:	7abb      	ldrb	r3, [r7, #10]
 800b7d2:	2b07      	cmp	r3, #7
 800b7d4:	d8d5      	bhi.n	800b782 <u8x8_cad_st7920_spi+0xc2>
      }
      
    
      while( arg_int > 0 )
 800b7d6:	e017      	b.n	800b808 <u8x8_cad_st7920_spi+0x148>
      {
	b = *data;
 800b7d8:	69fb      	ldr	r3, [r7, #28]
 800b7da:	781b      	ldrb	r3, [r3, #0]
 800b7dc:	74fb      	strb	r3, [r7, #19]
	u8x8_byte_SendByte(u8x8, b & 0x0f0);
 800b7de:	7cfb      	ldrb	r3, [r7, #19]
 800b7e0:	f023 030f 	bic.w	r3, r3, #15
 800b7e4:	b2db      	uxtb	r3, r3
 800b7e6:	4619      	mov	r1, r3
 800b7e8:	68f8      	ldr	r0, [r7, #12]
 800b7ea:	f7ff fec0 	bl	800b56e <u8x8_byte_SendByte>
	u8x8_byte_SendByte(u8x8, b << 4);
 800b7ee:	7cfb      	ldrb	r3, [r7, #19]
 800b7f0:	011b      	lsls	r3, r3, #4
 800b7f2:	b2db      	uxtb	r3, r3
 800b7f4:	4619      	mov	r1, r3
 800b7f6:	68f8      	ldr	r0, [r7, #12]
 800b7f8:	f7ff feb9 	bl	800b56e <u8x8_byte_SendByte>
	data++;
 800b7fc:	69fb      	ldr	r3, [r7, #28]
 800b7fe:	3301      	adds	r3, #1
 800b800:	61fb      	str	r3, [r7, #28]
	arg_int--;
 800b802:	7abb      	ldrb	r3, [r7, #10]
 800b804:	3b01      	subs	r3, #1
 800b806:	72bb      	strb	r3, [r7, #10]
      while( arg_int > 0 )
 800b808:	7abb      	ldrb	r3, [r7, #10]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d1e4      	bne.n	800b7d8 <u8x8_cad_st7920_spi+0x118>
      }
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 800b80e:	2201      	movs	r2, #1
 800b810:	212c      	movs	r1, #44	; 0x2c
 800b812:	68f8      	ldr	r0, [r7, #12]
 800b814:	f000 f96f 	bl	800baf6 <u8x8_gpio_call>
      break;
 800b818:	e00a      	b.n	800b830 <u8x8_cad_st7920_spi+0x170>
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	691c      	ldr	r4, [r3, #16]
 800b81e:	7aba      	ldrb	r2, [r7, #10]
 800b820:	7af9      	ldrb	r1, [r7, #11]
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	68f8      	ldr	r0, [r7, #12]
 800b826:	47a0      	blx	r4
 800b828:	4603      	mov	r3, r0
 800b82a:	e002      	b.n	800b832 <u8x8_cad_st7920_spi+0x172>
    default:
      return 0;
 800b82c:	2300      	movs	r3, #0
 800b82e:	e000      	b.n	800b832 <u8x8_cad_st7920_spi+0x172>
  }
  return 1;
 800b830:	2301      	movs	r3, #1
}
 800b832:	4618      	mov	r0, r3
 800b834:	3724      	adds	r7, #36	; 0x24
 800b836:	46bd      	mov	sp, r7
 800b838:	bd90      	pop	{r4, r7, pc}
 800b83a:	bf00      	nop
 800b83c:	200034dc 	.word	0x200034dc

0800b840 <u8x8_d_st7920_common>:
  U8X8_END()             			/* end of sequence */
};


uint8_t u8x8_d_st7920_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b088      	sub	sp, #32
 800b844:	af00      	add	r7, sp, #0
 800b846:	60f8      	str	r0, [r7, #12]
 800b848:	607b      	str	r3, [r7, #4]
 800b84a:	460b      	mov	r3, r1
 800b84c:	72fb      	strb	r3, [r7, #11]
 800b84e:	4613      	mov	r3, r2
 800b850:	72bb      	strb	r3, [r7, #10]
  uint8_t x, y, c, i;
  uint8_t *ptr;
  switch(msg)
 800b852:	7afb      	ldrb	r3, [r7, #11]
 800b854:	2b0f      	cmp	r3, #15
 800b856:	d01b      	beq.n	800b890 <u8x8_d_st7920_common+0x50>
 800b858:	2b0f      	cmp	r3, #15
 800b85a:	dc6e      	bgt.n	800b93a <u8x8_d_st7920_common+0xfa>
 800b85c:	2b0a      	cmp	r3, #10
 800b85e:	d002      	beq.n	800b866 <u8x8_d_st7920_common+0x26>
 800b860:	2b0b      	cmp	r3, #11
 800b862:	d008      	beq.n	800b876 <u8x8_d_st7920_common+0x36>
 800b864:	e069      	b.n	800b93a <u8x8_d_st7920_common+0xfa>
    /*
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      break;
    */
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 800b866:	68f8      	ldr	r0, [r7, #12]
 800b868:	f000 f8a8 	bl	800b9bc <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_init_seq);
 800b86c:	4936      	ldr	r1, [pc, #216]	; (800b948 <u8x8_d_st7920_common+0x108>)
 800b86e:	68f8      	ldr	r0, [r7, #12]
 800b870:	f7ff fed3 	bl	800b61a <u8x8_cad_SendSequence>
      break;
 800b874:	e063      	b.n	800b93e <u8x8_d_st7920_common+0xfe>
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 800b876:	7abb      	ldrb	r3, [r7, #10]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d104      	bne.n	800b886 <u8x8_d_st7920_common+0x46>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave0_seq);
 800b87c:	4933      	ldr	r1, [pc, #204]	; (800b94c <u8x8_d_st7920_common+0x10c>)
 800b87e:	68f8      	ldr	r0, [r7, #12]
 800b880:	f7ff fecb 	bl	800b61a <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave1_seq);
      break;
 800b884:	e05b      	b.n	800b93e <u8x8_d_st7920_common+0xfe>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave1_seq);
 800b886:	4932      	ldr	r1, [pc, #200]	; (800b950 <u8x8_d_st7920_common+0x110>)
 800b888:	68f8      	ldr	r0, [r7, #12]
 800b88a:	f7ff fec6 	bl	800b61a <u8x8_cad_SendSequence>
      break;
 800b88e:	e056      	b.n	800b93e <u8x8_d_st7920_common+0xfe>
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      y = (((u8x8_tile_t *)arg_ptr)->y_pos);
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	799b      	ldrb	r3, [r3, #6]
 800b894:	77bb      	strb	r3, [r7, #30]
      y*=8;
 800b896:	7fbb      	ldrb	r3, [r7, #30]
 800b898:	00db      	lsls	r3, r3, #3
 800b89a:	77bb      	strb	r3, [r7, #30]
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	795b      	ldrb	r3, [r3, #5]
 800b8a0:	77fb      	strb	r3, [r7, #31]
      x /= 2;		/* not sure whether this is a clever idea, problem is, the ST7920 can address only every second tile */
 800b8a2:	7ffb      	ldrb	r3, [r7, #31]
 800b8a4:	085b      	lsrs	r3, r3, #1
 800b8a6:	77fb      	strb	r3, [r7, #31]
    
      if ( y >= 32 )	/* this is the adjustment for 128x64 displays */
 800b8a8:	7fbb      	ldrb	r3, [r7, #30]
 800b8aa:	2b1f      	cmp	r3, #31
 800b8ac:	d905      	bls.n	800b8ba <u8x8_d_st7920_common+0x7a>
      {
	y-=32;
 800b8ae:	7fbb      	ldrb	r3, [r7, #30]
 800b8b0:	3b20      	subs	r3, #32
 800b8b2:	77bb      	strb	r3, [r7, #30]
	x+=8;
 800b8b4:	7ffb      	ldrb	r3, [r7, #31]
 800b8b6:	3308      	adds	r3, #8
 800b8b8:	77fb      	strb	r3, [r7, #31]
      }
    
      u8x8_cad_StartTransfer(u8x8);
 800b8ba:	68f8      	ldr	r0, [r7, #12]
 800b8bc:	f7ff fe8d 	bl	800b5da <u8x8_cad_StartTransfer>
	"cnt" includes the number of horizontal bytes. width is equal to cnt*8
	Also important: Width must be a multiple of 16 (ST7920 requirement), so cnt must be even.
	
	TODO: Consider arg_int, however arg_int is not used by u8g2
      */
      c = ((u8x8_tile_t *)arg_ptr)->cnt;	/* number of tiles */
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	791b      	ldrb	r3, [r3, #4]
 800b8c4:	75fb      	strb	r3, [r7, #23]
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;	/* data ptr to the tiles */
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	61bb      	str	r3, [r7, #24]
      /* The following byte is sent to allow the ST7920 to sync up with the data */
      /* it solves some issues with garbage data */
      u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode */
 800b8cc:	213e      	movs	r1, #62	; 0x3e
 800b8ce:	68f8      	ldr	r0, [r7, #12]
 800b8d0:	f7ff fe5e 	bl	800b590 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode, issue 487 */
 800b8d4:	213e      	movs	r1, #62	; 0x3e
 800b8d6:	68f8      	ldr	r0, [r7, #12]
 800b8d8:	f7ff fe5a 	bl	800b590 <u8x8_cad_SendCmd>
      for( i = 0; i < 8; i++ )
 800b8dc:	2300      	movs	r3, #0
 800b8de:	777b      	strb	r3, [r7, #29]
 800b8e0:	e024      	b.n	800b92c <u8x8_d_st7920_common+0xec>
      {
	//u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode */
	u8x8_cad_SendCmd(u8x8, 0x080 | (y+i) );      /* y pos  */
 800b8e2:	7fba      	ldrb	r2, [r7, #30]
 800b8e4:	7f7b      	ldrb	r3, [r7, #29]
 800b8e6:	4413      	add	r3, r2
 800b8e8:	b2db      	uxtb	r3, r3
 800b8ea:	b25b      	sxtb	r3, r3
 800b8ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b8f0:	b25b      	sxtb	r3, r3
 800b8f2:	b2db      	uxtb	r3, r3
 800b8f4:	4619      	mov	r1, r3
 800b8f6:	68f8      	ldr	r0, [r7, #12]
 800b8f8:	f7ff fe4a 	bl	800b590 <u8x8_cad_SendCmd>
	u8x8_cad_SendCmd(u8x8, 0x080 | x );      /* set x pos */
 800b8fc:	7ffb      	ldrb	r3, [r7, #31]
 800b8fe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b902:	b2db      	uxtb	r3, r3
 800b904:	4619      	mov	r1, r3
 800b906:	68f8      	ldr	r0, [r7, #12]
 800b908:	f7ff fe42 	bl	800b590 <u8x8_cad_SendCmd>
	c = ((u8x8_tile_t *)arg_ptr)->cnt;	/* number of tiles */
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	791b      	ldrb	r3, [r3, #4]
 800b910:	75fb      	strb	r3, [r7, #23]

	//u8x8->gpio_and_delay_cb(u8x8, U8X8_MSG_DELAY_NANO, 200, NULL);	/* extra dely required */
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes, send one line of data */
 800b912:	7dfb      	ldrb	r3, [r7, #23]
 800b914:	69ba      	ldr	r2, [r7, #24]
 800b916:	4619      	mov	r1, r3
 800b918:	68f8      	ldr	r0, [r7, #12]
 800b91a:	f7ff fe4b 	bl	800b5b4 <u8x8_cad_SendData>
	ptr += c;
 800b91e:	7dfb      	ldrb	r3, [r7, #23]
 800b920:	69ba      	ldr	r2, [r7, #24]
 800b922:	4413      	add	r3, r2
 800b924:	61bb      	str	r3, [r7, #24]
      for( i = 0; i < 8; i++ )
 800b926:	7f7b      	ldrb	r3, [r7, #29]
 800b928:	3301      	adds	r3, #1
 800b92a:	777b      	strb	r3, [r7, #29]
 800b92c:	7f7b      	ldrb	r3, [r7, #29]
 800b92e:	2b07      	cmp	r3, #7
 800b930:	d9d7      	bls.n	800b8e2 <u8x8_d_st7920_common+0xa2>
	//u8x8->gpio_and_delay_cb(u8x8, U8X8_MSG_DELAY_NANO, 200, NULL);	/* extra dely required */
      }

      u8x8_cad_EndTransfer(u8x8);
 800b932:	68f8      	ldr	r0, [r7, #12]
 800b934:	f7ff fe61 	bl	800b5fa <u8x8_cad_EndTransfer>

      break;
 800b938:	e001      	b.n	800b93e <u8x8_d_st7920_common+0xfe>
    default:
      return 0;
 800b93a:	2300      	movs	r3, #0
 800b93c:	e000      	b.n	800b940 <u8x8_d_st7920_common+0x100>
  }
  return 1;
 800b93e:	2301      	movs	r3, #1
}
 800b940:	4618      	mov	r0, r3
 800b942:	3720      	adds	r7, #32
 800b944:	46bd      	mov	sp, r7
 800b946:	bd80      	pop	{r7, pc}
 800b948:	0800bfb4 	.word	0x0800bfb4
 800b94c:	0800bfc8 	.word	0x0800bfc8
 800b950:	0800bfd0 	.word	0x0800bfd0

0800b954 <u8x8_d_st7920_128x64>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7920_128x64(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800b954:	b580      	push	{r7, lr}
 800b956:	b084      	sub	sp, #16
 800b958:	af00      	add	r7, sp, #0
 800b95a:	60f8      	str	r0, [r7, #12]
 800b95c:	607b      	str	r3, [r7, #4]
 800b95e:	460b      	mov	r3, r1
 800b960:	72fb      	strb	r3, [r7, #11]
 800b962:	4613      	mov	r3, r2
 800b964:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 800b966:	7afb      	ldrb	r3, [r7, #11]
 800b968:	2b09      	cmp	r3, #9
 800b96a:	d106      	bne.n	800b97a <u8x8_d_st7920_128x64+0x26>
  {
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7920_128x64_display_info);
 800b96c:	4908      	ldr	r1, [pc, #32]	; (800b990 <u8x8_d_st7920_128x64+0x3c>)
 800b96e:	68f8      	ldr	r0, [r7, #12]
 800b970:	f000 f810 	bl	800b994 <u8x8_d_helper_display_setup_memory>
      break;
 800b974:	bf00      	nop
    default:
      return u8x8_d_st7920_common(u8x8, msg, arg_int, arg_ptr);
  }
  return 1;
 800b976:	2301      	movs	r3, #1
 800b978:	e006      	b.n	800b988 <u8x8_d_st7920_128x64+0x34>
      return u8x8_d_st7920_common(u8x8, msg, arg_int, arg_ptr);
 800b97a:	7aba      	ldrb	r2, [r7, #10]
 800b97c:	7af9      	ldrb	r1, [r7, #11]
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	68f8      	ldr	r0, [r7, #12]
 800b982:	f7ff ff5d 	bl	800b840 <u8x8_d_st7920_common>
 800b986:	4603      	mov	r3, r0
}
 800b988:	4618      	mov	r0, r3
 800b98a:	3710      	adds	r7, #16
 800b98c:	46bd      	mov	sp, r7
 800b98e:	bd80      	pop	{r7, pc}
 800b990:	0800bfdc 	.word	0x0800bfdc

0800b994 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 800b994:	b480      	push	{r7}
 800b996:	b083      	sub	sp, #12
 800b998:	af00      	add	r7, sp, #0
 800b99a:	6078      	str	r0, [r7, #4]
 800b99c:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	683a      	ldr	r2, [r7, #0]
 800b9a2:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	7c9a      	ldrb	r2, [r3, #18]
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 800b9b0:	bf00      	nop
 800b9b2:	370c      	adds	r7, #12
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ba:	4770      	bx	lr

0800b9bc <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 800b9bc:	b590      	push	{r4, r7, lr}
 800b9be:	b083      	sub	sp, #12
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);             /* macro, which calls gpio_and_delay_cb with U8X8_MSG_GPIO_AND_DELAY_INIT */
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	695c      	ldr	r4, [r3, #20]
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	2128      	movs	r1, #40	; 0x28
 800b9ce:	6878      	ldr	r0, [r7, #4]
 800b9d0:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	68dc      	ldr	r4, [r3, #12]
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	2200      	movs	r2, #0
 800b9da:	2114      	movs	r1, #20
 800b9dc:	6878      	ldr	r0, [r7, #4]
 800b9de:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 800b9e0:	2201      	movs	r2, #1
 800b9e2:	214b      	movs	r1, #75	; 0x4b
 800b9e4:	6878      	ldr	r0, [r7, #4]
 800b9e6:	f000 f886 	bl	800baf6 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	791b      	ldrb	r3, [r3, #4]
 800b9f0:	461a      	mov	r2, r3
 800b9f2:	2129      	movs	r1, #41	; 0x29
 800b9f4:	6878      	ldr	r0, [r7, #4]
 800b9f6:	f000 f87e 	bl	800baf6 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 800b9fa:	2200      	movs	r2, #0
 800b9fc:	214b      	movs	r1, #75	; 0x4b
 800b9fe:	6878      	ldr	r0, [r7, #4]
 800ba00:	f000 f879 	bl	800baf6 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	791b      	ldrb	r3, [r3, #4]
 800ba0a:	461a      	mov	r2, r3
 800ba0c:	2129      	movs	r1, #41	; 0x29
 800ba0e:	6878      	ldr	r0, [r7, #4]
 800ba10:	f000 f871 	bl	800baf6 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 800ba14:	2201      	movs	r2, #1
 800ba16:	214b      	movs	r1, #75	; 0x4b
 800ba18:	6878      	ldr	r0, [r7, #4]
 800ba1a:	f000 f86c 	bl	800baf6 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	795b      	ldrb	r3, [r3, #5]
 800ba24:	461a      	mov	r2, r3
 800ba26:	2129      	movs	r1, #41	; 0x29
 800ba28:	6878      	ldr	r0, [r7, #4]
 800ba2a:	f000 f864 	bl	800baf6 <u8x8_gpio_call>
}    
 800ba2e:	bf00      	nop
 800ba30:	370c      	adds	r7, #12
 800ba32:	46bd      	mov	sp, r7
 800ba34:	bd90      	pop	{r4, r7, pc}

0800ba36 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 800ba36:	b590      	push	{r4, r7, lr}
 800ba38:	b085      	sub	sp, #20
 800ba3a:	af00      	add	r7, sp, #0
 800ba3c:	6078      	str	r0, [r7, #4]
 800ba3e:	4608      	mov	r0, r1
 800ba40:	4611      	mov	r1, r2
 800ba42:	461a      	mov	r2, r3
 800ba44:	4603      	mov	r3, r0
 800ba46:	70fb      	strb	r3, [r7, #3]
 800ba48:	460b      	mov	r3, r1
 800ba4a:	70bb      	strb	r3, [r7, #2]
 800ba4c:	4613      	mov	r3, r2
 800ba4e:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 800ba50:	78fb      	ldrb	r3, [r7, #3]
 800ba52:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 800ba54:	78bb      	ldrb	r3, [r7, #2]
 800ba56:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 800ba58:	787b      	ldrb	r3, [r7, #1]
 800ba5a:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 800ba5c:	6a3b      	ldr	r3, [r7, #32]
 800ba5e:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	689c      	ldr	r4, [r3, #8]
 800ba64:	f107 0308 	add.w	r3, r7, #8
 800ba68:	2201      	movs	r2, #1
 800ba6a:	210f      	movs	r1, #15
 800ba6c:	6878      	ldr	r0, [r7, #4]
 800ba6e:	47a0      	blx	r4
 800ba70:	4603      	mov	r3, r0
}
 800ba72:	4618      	mov	r0, r3
 800ba74:	3714      	adds	r7, #20
 800ba76:	46bd      	mov	sp, r7
 800ba78:	bd90      	pop	{r4, r7, pc}

0800ba7a <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 800ba7a:	b590      	push	{r4, r7, lr}
 800ba7c:	b083      	sub	sp, #12
 800ba7e:	af00      	add	r7, sp, #0
 800ba80:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	689c      	ldr	r4, [r3, #8]
 800ba86:	2300      	movs	r3, #0
 800ba88:	2200      	movs	r2, #0
 800ba8a:	2109      	movs	r1, #9
 800ba8c:	6878      	ldr	r0, [r7, #4]
 800ba8e:	47a0      	blx	r4
}
 800ba90:	bf00      	nop
 800ba92:	370c      	adds	r7, #12
 800ba94:	46bd      	mov	sp, r7
 800ba96:	bd90      	pop	{r4, r7, pc}

0800ba98 <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 800ba98:	b590      	push	{r4, r7, lr}
 800ba9a:	b083      	sub	sp, #12
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	689c      	ldr	r4, [r3, #8]
 800baa4:	2300      	movs	r3, #0
 800baa6:	2200      	movs	r2, #0
 800baa8:	210a      	movs	r1, #10
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 800baae:	bf00      	nop
 800bab0:	370c      	adds	r7, #12
 800bab2:	46bd      	mov	sp, r7
 800bab4:	bd90      	pop	{r4, r7, pc}

0800bab6 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 800bab6:	b590      	push	{r4, r7, lr}
 800bab8:	b083      	sub	sp, #12
 800baba:	af00      	add	r7, sp, #0
 800babc:	6078      	str	r0, [r7, #4]
 800babe:	460b      	mov	r3, r1
 800bac0:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	689c      	ldr	r4, [r3, #8]
 800bac6:	78fa      	ldrb	r2, [r7, #3]
 800bac8:	2300      	movs	r3, #0
 800baca:	210b      	movs	r1, #11
 800bacc:	6878      	ldr	r0, [r7, #4]
 800bace:	47a0      	blx	r4
}
 800bad0:	bf00      	nop
 800bad2:	370c      	adds	r7, #12
 800bad4:	46bd      	mov	sp, r7
 800bad6:	bd90      	pop	{r4, r7, pc}

0800bad8 <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 800bad8:	b590      	push	{r4, r7, lr}
 800bada:	b083      	sub	sp, #12
 800badc:	af00      	add	r7, sp, #0
 800bade:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	689c      	ldr	r4, [r3, #8]
 800bae4:	2300      	movs	r3, #0
 800bae6:	2200      	movs	r2, #0
 800bae8:	2110      	movs	r1, #16
 800baea:	6878      	ldr	r0, [r7, #4]
 800baec:	47a0      	blx	r4
}
 800baee:	bf00      	nop
 800baf0:	370c      	adds	r7, #12
 800baf2:	46bd      	mov	sp, r7
 800baf4:	bd90      	pop	{r4, r7, pc}

0800baf6 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 800baf6:	b590      	push	{r4, r7, lr}
 800baf8:	b083      	sub	sp, #12
 800bafa:	af00      	add	r7, sp, #0
 800bafc:	6078      	str	r0, [r7, #4]
 800bafe:	460b      	mov	r3, r1
 800bb00:	70fb      	strb	r3, [r7, #3]
 800bb02:	4613      	mov	r3, r2
 800bb04:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	695c      	ldr	r4, [r3, #20]
 800bb0a:	78ba      	ldrb	r2, [r7, #2]
 800bb0c:	78f9      	ldrb	r1, [r7, #3]
 800bb0e:	2300      	movs	r3, #0
 800bb10:	6878      	ldr	r0, [r7, #4]
 800bb12:	47a0      	blx	r4
}
 800bb14:	bf00      	nop
 800bb16:	370c      	adds	r7, #12
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	bd90      	pop	{r4, r7, pc}

0800bb1c <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 800bb1c:	b480      	push	{r7}
 800bb1e:	b085      	sub	sp, #20
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	60f8      	str	r0, [r7, #12]
 800bb24:	607b      	str	r3, [r7, #4]
 800bb26:	460b      	mov	r3, r1
 800bb28:	72fb      	strb	r3, [r7, #11]
 800bb2a:	4613      	mov	r3, r2
 800bb2c:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 800bb2e:	2300      	movs	r3, #0
}
 800bb30:	4618      	mov	r0, r3
 800bb32:	3714      	adds	r7, #20
 800bb34:	46bd      	mov	sp, r7
 800bb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3a:	4770      	bx	lr

0800bb3c <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 800bb3c:	b480      	push	{r7}
 800bb3e:	b083      	sub	sp, #12
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	2200      	movs	r2, #0
 800bb48:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	4a11      	ldr	r2, [pc, #68]	; (800bb94 <u8x8_SetupDefaults+0x58>)
 800bb4e:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	4a10      	ldr	r2, [pc, #64]	; (800bb94 <u8x8_SetupDefaults+0x58>)
 800bb54:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	4a0e      	ldr	r2, [pc, #56]	; (800bb94 <u8x8_SetupDefaults+0x58>)
 800bb5a:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	4a0d      	ldr	r2, [pc, #52]	; (800bb94 <u8x8_SetupDefaults+0x58>)
 800bb60:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	2200      	movs	r2, #0
 800bb66:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	2200      	movs	r2, #0
 800bb6e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	2200      	movs	r2, #0
 800bb76:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	22ff      	movs	r2, #255	; 0xff
 800bb7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	22ff      	movs	r2, #255	; 0xff
 800bb84:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 800bb88:	bf00      	nop
 800bb8a:	370c      	adds	r7, #12
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb92:	4770      	bx	lr
 800bb94:	0800bb1d 	.word	0x0800bb1d

0800bb98 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 800bb98:	b580      	push	{r7, lr}
 800bb9a:	b084      	sub	sp, #16
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	60f8      	str	r0, [r7, #12]
 800bba0:	60b9      	str	r1, [r7, #8]
 800bba2:	607a      	str	r2, [r7, #4]
 800bba4:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 800bba6:	68f8      	ldr	r0, [r7, #12]
 800bba8:	f7ff ffc8 	bl	800bb3c <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	68ba      	ldr	r2, [r7, #8]
 800bbb0:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	687a      	ldr	r2, [r7, #4]
 800bbb6:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	683a      	ldr	r2, [r7, #0]
 800bbbc:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	69ba      	ldr	r2, [r7, #24]
 800bbc2:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 800bbc4:	68f8      	ldr	r0, [r7, #12]
 800bbc6:	f7ff ff58 	bl	800ba7a <u8x8_SetupMemory>
}
 800bbca:	bf00      	nop
 800bbcc:	3710      	adds	r7, #16
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	bd80      	pop	{r7, pc}

0800bbd2 <memset>:
 800bbd2:	4402      	add	r2, r0
 800bbd4:	4603      	mov	r3, r0
 800bbd6:	4293      	cmp	r3, r2
 800bbd8:	d100      	bne.n	800bbdc <memset+0xa>
 800bbda:	4770      	bx	lr
 800bbdc:	f803 1b01 	strb.w	r1, [r3], #1
 800bbe0:	e7f9      	b.n	800bbd6 <memset+0x4>
	...

0800bbe4 <__libc_init_array>:
 800bbe4:	b570      	push	{r4, r5, r6, lr}
 800bbe6:	4d0d      	ldr	r5, [pc, #52]	; (800bc1c <__libc_init_array+0x38>)
 800bbe8:	4c0d      	ldr	r4, [pc, #52]	; (800bc20 <__libc_init_array+0x3c>)
 800bbea:	1b64      	subs	r4, r4, r5
 800bbec:	10a4      	asrs	r4, r4, #2
 800bbee:	2600      	movs	r6, #0
 800bbf0:	42a6      	cmp	r6, r4
 800bbf2:	d109      	bne.n	800bc08 <__libc_init_array+0x24>
 800bbf4:	4d0b      	ldr	r5, [pc, #44]	; (800bc24 <__libc_init_array+0x40>)
 800bbf6:	4c0c      	ldr	r4, [pc, #48]	; (800bc28 <__libc_init_array+0x44>)
 800bbf8:	f000 f826 	bl	800bc48 <_init>
 800bbfc:	1b64      	subs	r4, r4, r5
 800bbfe:	10a4      	asrs	r4, r4, #2
 800bc00:	2600      	movs	r6, #0
 800bc02:	42a6      	cmp	r6, r4
 800bc04:	d105      	bne.n	800bc12 <__libc_init_array+0x2e>
 800bc06:	bd70      	pop	{r4, r5, r6, pc}
 800bc08:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc0c:	4798      	blx	r3
 800bc0e:	3601      	adds	r6, #1
 800bc10:	e7ee      	b.n	800bbf0 <__libc_init_array+0xc>
 800bc12:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc16:	4798      	blx	r3
 800bc18:	3601      	adds	r6, #1
 800bc1a:	e7f2      	b.n	800bc02 <__libc_init_array+0x1e>
 800bc1c:	0800bffc 	.word	0x0800bffc
 800bc20:	0800bffc 	.word	0x0800bffc
 800bc24:	0800bffc 	.word	0x0800bffc
 800bc28:	0800c000 	.word	0x0800c000

0800bc2c <memcpy>:
 800bc2c:	440a      	add	r2, r1
 800bc2e:	4291      	cmp	r1, r2
 800bc30:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800bc34:	d100      	bne.n	800bc38 <memcpy+0xc>
 800bc36:	4770      	bx	lr
 800bc38:	b510      	push	{r4, lr}
 800bc3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bc42:	4291      	cmp	r1, r2
 800bc44:	d1f9      	bne.n	800bc3a <memcpy+0xe>
 800bc46:	bd10      	pop	{r4, pc}

0800bc48 <_init>:
 800bc48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc4a:	bf00      	nop
 800bc4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc4e:	bc08      	pop	{r3}
 800bc50:	469e      	mov	lr, r3
 800bc52:	4770      	bx	lr

0800bc54 <_fini>:
 800bc54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc56:	bf00      	nop
 800bc58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc5a:	bc08      	pop	{r3}
 800bc5c:	469e      	mov	lr, r3
 800bc5e:	4770      	bx	lr
