// Seed: 2842427584
module module_0 (
    id_1,
    id_2
);
  inout tri id_2;
  inout wire id_1;
  assign id_2 = 1'b0;
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = id_6;
  assign id_5 = (id_3);
  logic id_7;
endmodule
module module_2 #(
    parameter id_3 = 32'd86
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  output wor id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire _id_3;
  input wire id_2;
  output reg id_1;
  assign id_9 = -1;
  module_0 modCall_1 (
      id_7,
      id_8
  );
  logic [id_3 : 1] id_12 = id_2;
  always_comb begin : LABEL_0
    if (1) id_1 <= id_4;
    id_12[1*1'b0] = 1;
    logic id_13;
    ;
  end
  assign id_9 = 1;
endmodule
