Name,Type,Req_id,Prioirity,Description,Measure,Source,Coverpoints if applicable
Remove L1 Loosely Coupled related code,UVM,,High,Remove all code related to L1 Memory Loosely Coupled Configuration Access.,Group,{$module_name}_cmdb_ifd_odr_lc_*test l1_lc_mmio_cg,
L1 RVV Memory Access,UVM,L1_201,High,add RVV Access to L1 Memory. Add testing to check that it works.,Group,{$module_name}_l1_rvv*test l1_rvv_cg,per_instance: coverage on all 8 connections
L1 Concurrent Access,UVM,"L1_102, L1_103, L1_104, L1_105, L1_205",High,Concurrent Accesses should happen. Interesting case: RVV is trying to access 512 bits while MMIO is trying the same.,Group,{$module_name}_l1_AXI_concurrency_test {$module_name}_l1_RVV_concurrency_test l1_mmio_MMIO_concurrency_cg   l1_RVV_concurrency_cg,per_instance:  l1_mmio_MMIO[lc]_concurrency_cg [TWO_CONCURRENT THREE_CONCURRENT MORE_THAN_THREE]
L1 performance,UVM,"L1_106, L1_402",High,Lower priority - try to asses latency on both MMIO and RVV access,Group,,
L1 MMIO Memory Access,UVM,"L1_000, L1_001, L1_202, L1_203",Medium,L1 Memory MMIO Configuration Access. Done via IFD and ODR accesses.,Group,{$module_name}_cmdb_ifd_odr_MMIO_*test l1_MMIO_mmio_cg,per_instance: cp_cid [AI_CORE_1 AI_CORE_2 AI_CORE_3 AI_CORE_4] cp_l1_bank [1:16] cross cid__l1_bank
L1 MMIO Priority,UVM,L1_205,Medium,All requestors have equal priority in accessing L1. Equal priority means no bus starvation.,test.percent_pass,{$module_name}_l1_*test ,
L1 Memory Size,UVM,"L1_100, L1_101, L1_102, L1_103, L1_104, L1_105, L1_200",Medium,Access L1 via MMIO aside from the AXI HP Slave Access and make sure max/min ranges are met. Good idea is to check wrap/addresses at power of 2.,Group,{$module_name}_l1_mem_size_test    l1_MMIO_mmio_cg,per_instance:  cp_cid [AI_CORE_1 AI_CORE_2 AI_CORE_3 AI_CORE_4] cp_l1_bank [1:16] cross cid__l1_bank
L1 Mem Test,UVM,L1_MEM_TEST,Medium,[For code cov] Verify L1 Memory Test function.,test.percent_pass,{$module_name}_l1_mem_testmode_test,
L1 Deadlock,UVM,L1_SLEEP_MODE,Medium,[For code cov] Check L1 Dead Lock by disabling response to L1 HP AXI Master. Make sure behavior matches macro specificationss.,test.percent_pass,{$module_name}_l1_deadlock_test,
L1 HP Back to Back,UVM,L1_HP_BACK2BACK,Medium,[For code cov] Issue back to back transactions to L1 HP AXI Slave interface.,test.percent_pass,{$module_name}_l1_mem_b2b_test,
Sideband CID,UVM,L1_207,Medium,Drive sideband CID signal via virtual interface. Verify by accessing L1.,Group,DMC_L1_ifd_odr_*_test DMC_L1_tkn_mgr_*_test DMC_L1_sideband_cg,cp_cid [AI_CORE1 AI_CORE_2 AI_CORE_3 AI_CORE_4]
Sideband PMU Signals,UVM,L1_207,Medium,PMU Signals will be driven according to the boot-up sequence. Any test using L1 indirectly verifies proper boot-up.  PMU signals are tested in AI Core top level.,Group,DMC_L1_l1_power_test DMC_L1_sideband_cg,cp_light_sleep [ENABLED DISABLED] cp_deep_sleep [ENABLED DISABLED] cp_shutdown [ENABLED DISABLED]
