
006_DMA_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003610  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  080037c0  080037c0  000137c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003820  08003820  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08003820  08003820  00013820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003828  08003828  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003828  08003828  00013828  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800382c  0800382c  0001382c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003830  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          00000260  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200002c8  200002c8  00020068  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020092  2**0
                  CONTENTS, READONLY
 14 .debug_info   00009c3f  00000000  00000000  000200d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001c86  00000000  00000000  00029d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000890  00000000  00000000  0002b9a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000067b  00000000  00000000  0002c230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0000318d  00000000  00000000  0002c8ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000c2d3  00000000  00000000  0002fa38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d24ac  00000000  00000000  0003bd0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002998  00000000  00000000  0010e1b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000054  00000000  00000000  00110b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000068 	.word	0x20000068
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080037a8 	.word	0x080037a8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	080037a8 	.word	0x080037a8

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811b 	bcs.w	800054e <__udivmoddi4+0x28e>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8118 	bls.w	800054e <__udivmoddi4+0x28e>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8106 	bcs.w	8000552 <__udivmoddi4+0x292>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8103 	bls.w	8000552 <__udivmoddi4+0x292>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ec 	beq.w	8000548 <__udivmoddi4+0x288>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f7 	bhi.w	800057c <__udivmoddi4+0x2bc>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 808f 	bne.w	80004ce <__udivmoddi4+0x20e>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80ba 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	4323      	orrs	r3, r4
 8000432:	fa00 f901 	lsl.w	r9, r0, r1
 8000436:	ea4f 401c 	mov.w	r0, ip, lsr #16
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fbb5 f8f0 	udiv	r8, r5, r0
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	fb00 5518 	mls	r5, r0, r8, r5
 8000448:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800044c:	fb08 f50e 	mul.w	r5, r8, lr
 8000450:	42a5      	cmp	r5, r4
 8000452:	fa02 f201 	lsl.w	r2, r2, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f0 	udiv	r3, r4, r0
 8000478:	fb00 4413 	mls	r4, r0, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800049e:	fba0 8302 	umull	r8, r3, r0, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	429c      	cmp	r4, r3
 80004a8:	46c6      	mov	lr, r8
 80004aa:	461d      	mov	r5, r3
 80004ac:	d355      	bcc.n	800055a <__udivmoddi4+0x29a>
 80004ae:	d052      	beq.n	8000556 <__udivmoddi4+0x296>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb9 030e 	subs.w	r3, r9, lr
 80004b6:	eb64 0405 	sbc.w	r4, r4, r5
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40cb      	lsrs	r3, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	431f      	orrs	r7, r3
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	2100      	movs	r1, #0
 80004ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ce:	f1c3 0120 	rsb	r1, r3, #32
 80004d2:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d6:	fa20 f201 	lsr.w	r2, r0, r1
 80004da:	fa25 f101 	lsr.w	r1, r5, r1
 80004de:	409d      	lsls	r5, r3
 80004e0:	432a      	orrs	r2, r5
 80004e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e6:	fa1f fe8c 	uxth.w	lr, ip
 80004ea:	fbb1 f0f7 	udiv	r0, r1, r7
 80004ee:	fb07 1510 	mls	r5, r7, r0, r1
 80004f2:	0c11      	lsrs	r1, r2, #16
 80004f4:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004f8:	fb00 f50e 	mul.w	r5, r0, lr
 80004fc:	428d      	cmp	r5, r1
 80004fe:	fa04 f403 	lsl.w	r4, r4, r3
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x256>
 8000504:	eb1c 0101 	adds.w	r1, ip, r1
 8000508:	f100 38ff 	add.w	r8, r0, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428d      	cmp	r5, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3802      	subs	r0, #2
 8000514:	4461      	add	r1, ip
 8000516:	1b49      	subs	r1, r1, r5
 8000518:	b292      	uxth	r2, r2
 800051a:	fbb1 f5f7 	udiv	r5, r1, r7
 800051e:	fb07 1115 	mls	r1, r7, r5, r1
 8000522:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000526:	fb05 f10e 	mul.w	r1, r5, lr
 800052a:	4291      	cmp	r1, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x280>
 800052e:	eb1c 0202 	adds.w	r2, ip, r2
 8000532:	f105 38ff 	add.w	r8, r5, #4294967295
 8000536:	d216      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000538:	4291      	cmp	r1, r2
 800053a:	d914      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053c:	3d02      	subs	r5, #2
 800053e:	4462      	add	r2, ip
 8000540:	1a52      	subs	r2, r2, r1
 8000542:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000546:	e739      	b.n	80003bc <__udivmoddi4+0xfc>
 8000548:	4631      	mov	r1, r6
 800054a:	4630      	mov	r0, r6
 800054c:	e709      	b.n	8000362 <__udivmoddi4+0xa2>
 800054e:	4639      	mov	r1, r7
 8000550:	e6e7      	b.n	8000322 <__udivmoddi4+0x62>
 8000552:	4610      	mov	r0, r2
 8000554:	e6fc      	b.n	8000350 <__udivmoddi4+0x90>
 8000556:	45c1      	cmp	r9, r8
 8000558:	d2aa      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055a:	ebb8 0e02 	subs.w	lr, r8, r2
 800055e:	eb63 050c 	sbc.w	r5, r3, ip
 8000562:	3801      	subs	r0, #1
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4645      	mov	r5, r8
 8000568:	e7ea      	b.n	8000540 <__udivmoddi4+0x280>
 800056a:	4603      	mov	r3, r0
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4640      	mov	r0, r8
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	46d0      	mov	r8, sl
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3d02      	subs	r5, #2
 8000578:	4462      	add	r2, ip
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x124>
 800057c:	4608      	mov	r0, r1
 800057e:	e70b      	b.n	8000398 <__udivmoddi4+0xd8>
 8000580:	4464      	add	r4, ip
 8000582:	3802      	subs	r0, #2
 8000584:	e743      	b.n	800040e <__udivmoddi4+0x14e>
 8000586:	bf00      	nop

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000590:	4b0e      	ldr	r3, [pc, #56]	; (80005cc <HAL_Init+0x40>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a0d      	ldr	r2, [pc, #52]	; (80005cc <HAL_Init+0x40>)
 8000596:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800059a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800059c:	4b0b      	ldr	r3, [pc, #44]	; (80005cc <HAL_Init+0x40>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a0a      	ldr	r2, [pc, #40]	; (80005cc <HAL_Init+0x40>)
 80005a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005a8:	4b08      	ldr	r3, [pc, #32]	; (80005cc <HAL_Init+0x40>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a07      	ldr	r2, [pc, #28]	; (80005cc <HAL_Init+0x40>)
 80005ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005b4:	2003      	movs	r0, #3
 80005b6:	f000 fe63 	bl	8001280 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ba:	200f      	movs	r0, #15
 80005bc:	f000 f80e 	bl	80005dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005c0:	f000 f806 	bl	80005d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005c4:	2300      	movs	r3, #0
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	40023c00 	.word	0x40023c00

080005d0 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80005d4:	bf00      	nop
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bc80      	pop	{r7}
 80005da:	4770      	bx	lr

080005dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005e4:	4b12      	ldr	r3, [pc, #72]	; (8000630 <HAL_InitTick+0x54>)
 80005e6:	681a      	ldr	r2, [r3, #0]
 80005e8:	4b12      	ldr	r3, [pc, #72]	; (8000634 <HAL_InitTick+0x58>)
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	4619      	mov	r1, r3
 80005ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80005f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80005fa:	4618      	mov	r0, r3
 80005fc:	f000 fe75 	bl	80012ea <HAL_SYSTICK_Config>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d001      	beq.n	800060a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000606:	2301      	movs	r3, #1
 8000608:	e00e      	b.n	8000628 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	2b0f      	cmp	r3, #15
 800060e:	d80a      	bhi.n	8000626 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000610:	2200      	movs	r2, #0
 8000612:	6879      	ldr	r1, [r7, #4]
 8000614:	f04f 30ff 	mov.w	r0, #4294967295
 8000618:	f000 fe3d 	bl	8001296 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800061c:	4a06      	ldr	r2, [pc, #24]	; (8000638 <HAL_InitTick+0x5c>)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000622:	2300      	movs	r3, #0
 8000624:	e000      	b.n	8000628 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000626:	2301      	movs	r3, #1
}
 8000628:	4618      	mov	r0, r3
 800062a:	3708      	adds	r7, #8
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	20000008 	.word	0x20000008
 8000634:	20000004 	.word	0x20000004
 8000638:	20000000 	.word	0x20000000

0800063c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000640:	4b05      	ldr	r3, [pc, #20]	; (8000658 <HAL_IncTick+0x1c>)
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	461a      	mov	r2, r3
 8000646:	4b05      	ldr	r3, [pc, #20]	; (800065c <HAL_IncTick+0x20>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	4413      	add	r3, r2
 800064c:	4a03      	ldr	r2, [pc, #12]	; (800065c <HAL_IncTick+0x20>)
 800064e:	6013      	str	r3, [r2, #0]
}
 8000650:	bf00      	nop
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr
 8000658:	20000004 	.word	0x20000004
 800065c:	20000084 	.word	0x20000084

08000660 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  return uwTick;
 8000664:	4b02      	ldr	r3, [pc, #8]	; (8000670 <HAL_GetTick+0x10>)
 8000666:	681b      	ldr	r3, [r3, #0]
}
 8000668:	4618      	mov	r0, r3
 800066a:	46bd      	mov	sp, r7
 800066c:	bc80      	pop	{r7}
 800066e:	4770      	bx	lr
 8000670:	20000084 	.word	0x20000084

08000674 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b084      	sub	sp, #16
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800067c:	2300      	movs	r3, #0
 800067e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d101      	bne.n	800068a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000686:	2301      	movs	r3, #1
 8000688:	e033      	b.n	80006f2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800068e:	2b00      	cmp	r3, #0
 8000690:	d109      	bne.n	80006a6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000692:	6878      	ldr	r0, [r7, #4]
 8000694:	f000 f831 	bl	80006fa <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	2200      	movs	r2, #0
 800069c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	2200      	movs	r2, #0
 80006a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006aa:	f003 0310 	and.w	r3, r3, #16
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d118      	bne.n	80006e4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80006ba:	f023 0302 	bic.w	r3, r3, #2
 80006be:	f043 0202 	orr.w	r2, r3, #2
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80006c6:	6878      	ldr	r0, [r7, #4]
 80006c8:	f000 fb86 	bl	8000dd8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	2200      	movs	r2, #0
 80006d0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d6:	f023 0303 	bic.w	r3, r3, #3
 80006da:	f043 0201 	orr.w	r2, r3, #1
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	641a      	str	r2, [r3, #64]	; 0x40
 80006e2:	e001      	b.n	80006e8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80006e4:	2301      	movs	r3, #1
 80006e6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	2200      	movs	r2, #0
 80006ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80006f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80006f2:	4618      	mov	r0, r3
 80006f4:	3710      	adds	r7, #16
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}

080006fa <HAL_ADC_MspInit>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80006fa:	b480      	push	{r7}
 80006fc:	b083      	sub	sp, #12
 80006fe:	af00      	add	r7, sp, #0
 8000700:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_MspInit could be implemented in the user file
   */ 
}
 8000702:	bf00      	nop
 8000704:	370c      	adds	r7, #12
 8000706:	46bd      	mov	sp, r7
 8000708:	bc80      	pop	{r7}
 800070a:	4770      	bx	lr

0800070c <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8000714:	2300      	movs	r3, #0
 8000716:	617b      	str	r3, [r7, #20]
 8000718:	2300      	movs	r3, #0
 800071a:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	685b      	ldr	r3, [r3, #4]
 800072a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	f003 0302 	and.w	r3, r3, #2
 8000732:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8000734:	68bb      	ldr	r3, [r7, #8]
 8000736:	f003 0320 	and.w	r3, r3, #32
 800073a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d049      	beq.n	80007d6 <HAL_ADC_IRQHandler+0xca>
 8000742:	693b      	ldr	r3, [r7, #16]
 8000744:	2b00      	cmp	r3, #0
 8000746:	d046      	beq.n	80007d6 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800074c:	f003 0310 	and.w	r3, r3, #16
 8000750:	2b00      	cmp	r3, #0
 8000752:	d105      	bne.n	8000760 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000758:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	689b      	ldr	r3, [r3, #8]
 8000766:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800076a:	2b00      	cmp	r3, #0
 800076c:	d12b      	bne.n	80007c6 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000772:	2b00      	cmp	r3, #0
 8000774:	d127      	bne.n	80007c6 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800077c:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000780:	2b00      	cmp	r3, #0
 8000782:	d006      	beq.n	8000792 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	689b      	ldr	r3, [r3, #8]
 800078a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800078e:	2b00      	cmp	r3, #0
 8000790:	d119      	bne.n	80007c6 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	685a      	ldr	r2, [r3, #4]
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	f022 0220 	bic.w	r2, r2, #32
 80007a0:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d105      	bne.n	80007c6 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007be:	f043 0201 	orr.w	r2, r3, #1
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80007c6:	6878      	ldr	r0, [r7, #4]
 80007c8:	f000 f9c0 	bl	8000b4c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	f06f 0212 	mvn.w	r2, #18
 80007d4:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	f003 0304 	and.w	r3, r3, #4
 80007dc:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80007de:	68bb      	ldr	r3, [r7, #8]
 80007e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007e4:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80007e6:	697b      	ldr	r3, [r7, #20]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d057      	beq.n	800089c <HAL_ADC_IRQHandler+0x190>
 80007ec:	693b      	ldr	r3, [r7, #16]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d054      	beq.n	800089c <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f6:	f003 0310 	and.w	r3, r3, #16
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d105      	bne.n	800080a <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000802:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	689b      	ldr	r3, [r3, #8]
 8000810:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000814:	2b00      	cmp	r3, #0
 8000816:	d139      	bne.n	800088c <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800081e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8000822:	2b00      	cmp	r3, #0
 8000824:	d006      	beq.n	8000834 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	689b      	ldr	r3, [r3, #8]
 800082c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8000830:	2b00      	cmp	r3, #0
 8000832:	d12b      	bne.n	800088c <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	685b      	ldr	r3, [r3, #4]
 800083a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800083e:	2b00      	cmp	r3, #0
 8000840:	d124      	bne.n	800088c <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	689b      	ldr	r3, [r3, #8]
 8000848:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800084c:	2b00      	cmp	r3, #0
 800084e:	d11d      	bne.n	800088c <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8000854:	2b00      	cmp	r3, #0
 8000856:	d119      	bne.n	800088c <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	685a      	ldr	r2, [r3, #4]
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000866:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800086c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800087c:	2b00      	cmp	r3, #0
 800087e:	d105      	bne.n	800088c <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000884:	f043 0201 	orr.w	r2, r3, #1
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800088c:	6878      	ldr	r0, [r7, #4]
 800088e:	f000 fc21 	bl	80010d4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	f06f 020c 	mvn.w	r2, #12
 800089a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008aa:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80008ac:	697b      	ldr	r3, [r7, #20]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d017      	beq.n	80008e2 <HAL_ADC_IRQHandler+0x1d6>
 80008b2:	693b      	ldr	r3, [r7, #16]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d014      	beq.n	80008e2 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	f003 0301 	and.w	r3, r3, #1
 80008c2:	2b01      	cmp	r3, #1
 80008c4:	d10d      	bne.n	80008e2 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ca:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80008d2:	6878      	ldr	r0, [r7, #4]
 80008d4:	f000 f94c 	bl	8000b70 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	f06f 0201 	mvn.w	r2, #1
 80008e0:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	f003 0320 	and.w	r3, r3, #32
 80008e8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80008ea:	68bb      	ldr	r3, [r7, #8]
 80008ec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80008f0:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80008f2:	697b      	ldr	r3, [r7, #20]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d015      	beq.n	8000924 <HAL_ADC_IRQHandler+0x218>
 80008f8:	693b      	ldr	r3, [r7, #16]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d012      	beq.n	8000924 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000902:	f043 0202 	orr.w	r2, r3, #2
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	f06f 0220 	mvn.w	r2, #32
 8000912:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8000914:	6878      	ldr	r0, [r7, #4]
 8000916:	f000 f934 	bl	8000b82 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	f06f 0220 	mvn.w	r2, #32
 8000922:	601a      	str	r2, [r3, #0]
  }
}
 8000924:	bf00      	nop
 8000926:	3718      	adds	r7, #24
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}

0800092c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af00      	add	r7, sp, #0
 8000932:	60f8      	str	r0, [r7, #12]
 8000934:	60b9      	str	r1, [r7, #8]
 8000936:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8000938:	2300      	movs	r3, #0
 800093a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000942:	2b01      	cmp	r3, #1
 8000944:	d101      	bne.n	800094a <HAL_ADC_Start_DMA+0x1e>
 8000946:	2302      	movs	r3, #2
 8000948:	e0e9      	b.n	8000b1e <HAL_ADC_Start_DMA+0x1f2>
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	2201      	movs	r2, #1
 800094e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	689b      	ldr	r3, [r3, #8]
 8000958:	f003 0301 	and.w	r3, r3, #1
 800095c:	2b01      	cmp	r3, #1
 800095e:	d018      	beq.n	8000992 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	689a      	ldr	r2, [r3, #8]
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	f042 0201 	orr.w	r2, r2, #1
 800096e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000970:	4b6d      	ldr	r3, [pc, #436]	; (8000b28 <HAL_ADC_Start_DMA+0x1fc>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a6d      	ldr	r2, [pc, #436]	; (8000b2c <HAL_ADC_Start_DMA+0x200>)
 8000976:	fba2 2303 	umull	r2, r3, r2, r3
 800097a:	0c9a      	lsrs	r2, r3, #18
 800097c:	4613      	mov	r3, r2
 800097e:	005b      	lsls	r3, r3, #1
 8000980:	4413      	add	r3, r2
 8000982:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8000984:	e002      	b.n	800098c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8000986:	693b      	ldr	r3, [r7, #16]
 8000988:	3b01      	subs	r3, #1
 800098a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800098c:	693b      	ldr	r3, [r7, #16]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d1f9      	bne.n	8000986 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	689b      	ldr	r3, [r3, #8]
 8000998:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800099c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80009a0:	d107      	bne.n	80009b2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	689a      	ldr	r2, [r3, #8]
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80009b0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	689b      	ldr	r3, [r3, #8]
 80009b8:	f003 0301 	and.w	r3, r3, #1
 80009bc:	2b01      	cmp	r3, #1
 80009be:	f040 80a1 	bne.w	8000b04 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80009ca:	f023 0301 	bic.w	r3, r3, #1
 80009ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	685b      	ldr	r3, [r3, #4]
 80009dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d007      	beq.n	80009f4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009e8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80009ec:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80009fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000a00:	d106      	bne.n	8000a10 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a06:	f023 0206 	bic.w	r2, r3, #6
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	645a      	str	r2, [r3, #68]	; 0x44
 8000a0e:	e002      	b.n	8000a16 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	2200      	movs	r2, #0
 8000a14:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	2200      	movs	r2, #0
 8000a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000a1e:	4b44      	ldr	r3, [pc, #272]	; (8000b30 <HAL_ADC_Start_DMA+0x204>)
 8000a20:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a26:	4a43      	ldr	r2, [pc, #268]	; (8000b34 <HAL_ADC_Start_DMA+0x208>)
 8000a28:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a2e:	4a42      	ldr	r2, [pc, #264]	; (8000b38 <HAL_ADC_Start_DMA+0x20c>)
 8000a30:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a36:	4a41      	ldr	r2, [pc, #260]	; (8000b3c <HAL_ADC_Start_DMA+0x210>)
 8000a38:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000a42:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	685a      	ldr	r2, [r3, #4]
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000a52:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	689a      	ldr	r2, [r3, #8]
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000a62:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	334c      	adds	r3, #76	; 0x4c
 8000a6e:	4619      	mov	r1, r3
 8000a70:	68ba      	ldr	r2, [r7, #8]
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	f000 fcf4 	bl	8001460 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	f003 031f 	and.w	r3, r3, #31
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d12a      	bne.n	8000ada <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a2d      	ldr	r2, [pc, #180]	; (8000b40 <HAL_ADC_Start_DMA+0x214>)
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d015      	beq.n	8000aba <HAL_ADC_Start_DMA+0x18e>
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4a2c      	ldr	r2, [pc, #176]	; (8000b44 <HAL_ADC_Start_DMA+0x218>)
 8000a94:	4293      	cmp	r3, r2
 8000a96:	d105      	bne.n	8000aa4 <HAL_ADC_Start_DMA+0x178>
 8000a98:	4b25      	ldr	r3, [pc, #148]	; (8000b30 <HAL_ADC_Start_DMA+0x204>)
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	f003 031f 	and.w	r3, r3, #31
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d00a      	beq.n	8000aba <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a27      	ldr	r2, [pc, #156]	; (8000b48 <HAL_ADC_Start_DMA+0x21c>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d136      	bne.n	8000b1c <HAL_ADC_Start_DMA+0x1f0>
 8000aae:	4b20      	ldr	r3, [pc, #128]	; (8000b30 <HAL_ADC_Start_DMA+0x204>)
 8000ab0:	685b      	ldr	r3, [r3, #4]
 8000ab2:	f003 0310 	and.w	r3, r3, #16
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d130      	bne.n	8000b1c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	689b      	ldr	r3, [r3, #8]
 8000ac0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d129      	bne.n	8000b1c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	689a      	ldr	r2, [r3, #8]
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000ad6:	609a      	str	r2, [r3, #8]
 8000ad8:	e020      	b.n	8000b1c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4a18      	ldr	r2, [pc, #96]	; (8000b40 <HAL_ADC_Start_DMA+0x214>)
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d11b      	bne.n	8000b1c <HAL_ADC_Start_DMA+0x1f0>
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	689b      	ldr	r3, [r3, #8]
 8000aea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d114      	bne.n	8000b1c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	689a      	ldr	r2, [r3, #8]
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000b00:	609a      	str	r2, [r3, #8]
 8000b02:	e00b      	b.n	8000b1c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b08:	f043 0210 	orr.w	r2, r3, #16
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b14:	f043 0201 	orr.w	r2, r3, #1
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8000b1c:	2300      	movs	r3, #0
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3718      	adds	r7, #24
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20000008 	.word	0x20000008
 8000b2c:	431bde83 	.word	0x431bde83
 8000b30:	40012300 	.word	0x40012300
 8000b34:	08000fd1 	.word	0x08000fd1
 8000b38:	0800108b 	.word	0x0800108b
 8000b3c:	080010a7 	.word	0x080010a7
 8000b40:	40012000 	.word	0x40012000
 8000b44:	40012100 	.word	0x40012100
 8000b48:	40012200 	.word	0x40012200

08000b4c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8000b54:	bf00      	nop
 8000b56:	370c      	adds	r7, #12
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bc80      	pop	{r7}
 8000b5c:	4770      	bx	lr

08000b5e <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000b5e:	b480      	push	{r7}
 8000b60:	b083      	sub	sp, #12
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8000b66:	bf00      	nop
 8000b68:	370c      	adds	r7, #12
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bc80      	pop	{r7}
 8000b6e:	4770      	bx	lr

08000b70 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8000b78:	bf00      	nop
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bc80      	pop	{r7}
 8000b80:	4770      	bx	lr

08000b82 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000b82:	b480      	push	{r7}
 8000b84:	b083      	sub	sp, #12
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8000b8a:	bf00      	nop
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bc80      	pop	{r7}
 8000b92:	4770      	bx	lr

08000b94 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b085      	sub	sp, #20
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
 8000b9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000ba8:	2b01      	cmp	r3, #1
 8000baa:	d101      	bne.n	8000bb0 <HAL_ADC_ConfigChannel+0x1c>
 8000bac:	2302      	movs	r3, #2
 8000bae:	e105      	b.n	8000dbc <HAL_ADC_ConfigChannel+0x228>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	2b09      	cmp	r3, #9
 8000bbe:	d925      	bls.n	8000c0c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	68d9      	ldr	r1, [r3, #12]
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	b29b      	uxth	r3, r3
 8000bcc:	461a      	mov	r2, r3
 8000bce:	4613      	mov	r3, r2
 8000bd0:	005b      	lsls	r3, r3, #1
 8000bd2:	4413      	add	r3, r2
 8000bd4:	3b1e      	subs	r3, #30
 8000bd6:	2207      	movs	r2, #7
 8000bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bdc:	43da      	mvns	r2, r3
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	400a      	ands	r2, r1
 8000be4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	68d9      	ldr	r1, [r3, #12]
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	689a      	ldr	r2, [r3, #8]
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	b29b      	uxth	r3, r3
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	005b      	lsls	r3, r3, #1
 8000bfc:	4403      	add	r3, r0
 8000bfe:	3b1e      	subs	r3, #30
 8000c00:	409a      	lsls	r2, r3
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	430a      	orrs	r2, r1
 8000c08:	60da      	str	r2, [r3, #12]
 8000c0a:	e022      	b.n	8000c52 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	6919      	ldr	r1, [r3, #16]
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	461a      	mov	r2, r3
 8000c1a:	4613      	mov	r3, r2
 8000c1c:	005b      	lsls	r3, r3, #1
 8000c1e:	4413      	add	r3, r2
 8000c20:	2207      	movs	r2, #7
 8000c22:	fa02 f303 	lsl.w	r3, r2, r3
 8000c26:	43da      	mvns	r2, r3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	400a      	ands	r2, r1
 8000c2e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	6919      	ldr	r1, [r3, #16]
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	689a      	ldr	r2, [r3, #8]
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	b29b      	uxth	r3, r3
 8000c40:	4618      	mov	r0, r3
 8000c42:	4603      	mov	r3, r0
 8000c44:	005b      	lsls	r3, r3, #1
 8000c46:	4403      	add	r3, r0
 8000c48:	409a      	lsls	r2, r3
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	430a      	orrs	r2, r1
 8000c50:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	685b      	ldr	r3, [r3, #4]
 8000c56:	2b06      	cmp	r3, #6
 8000c58:	d824      	bhi.n	8000ca4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	685a      	ldr	r2, [r3, #4]
 8000c64:	4613      	mov	r3, r2
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	4413      	add	r3, r2
 8000c6a:	3b05      	subs	r3, #5
 8000c6c:	221f      	movs	r2, #31
 8000c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c72:	43da      	mvns	r2, r3
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	400a      	ands	r2, r1
 8000c7a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	b29b      	uxth	r3, r3
 8000c88:	4618      	mov	r0, r3
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	685a      	ldr	r2, [r3, #4]
 8000c8e:	4613      	mov	r3, r2
 8000c90:	009b      	lsls	r3, r3, #2
 8000c92:	4413      	add	r3, r2
 8000c94:	3b05      	subs	r3, #5
 8000c96:	fa00 f203 	lsl.w	r2, r0, r3
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	430a      	orrs	r2, r1
 8000ca0:	635a      	str	r2, [r3, #52]	; 0x34
 8000ca2:	e04c      	b.n	8000d3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	2b0c      	cmp	r3, #12
 8000caa:	d824      	bhi.n	8000cf6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	685a      	ldr	r2, [r3, #4]
 8000cb6:	4613      	mov	r3, r2
 8000cb8:	009b      	lsls	r3, r3, #2
 8000cba:	4413      	add	r3, r2
 8000cbc:	3b23      	subs	r3, #35	; 0x23
 8000cbe:	221f      	movs	r2, #31
 8000cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc4:	43da      	mvns	r2, r3
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	400a      	ands	r2, r1
 8000ccc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	b29b      	uxth	r3, r3
 8000cda:	4618      	mov	r0, r3
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	685a      	ldr	r2, [r3, #4]
 8000ce0:	4613      	mov	r3, r2
 8000ce2:	009b      	lsls	r3, r3, #2
 8000ce4:	4413      	add	r3, r2
 8000ce6:	3b23      	subs	r3, #35	; 0x23
 8000ce8:	fa00 f203 	lsl.w	r2, r0, r3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	430a      	orrs	r2, r1
 8000cf2:	631a      	str	r2, [r3, #48]	; 0x30
 8000cf4:	e023      	b.n	8000d3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	685a      	ldr	r2, [r3, #4]
 8000d00:	4613      	mov	r3, r2
 8000d02:	009b      	lsls	r3, r3, #2
 8000d04:	4413      	add	r3, r2
 8000d06:	3b41      	subs	r3, #65	; 0x41
 8000d08:	221f      	movs	r2, #31
 8000d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0e:	43da      	mvns	r2, r3
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	400a      	ands	r2, r1
 8000d16:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	b29b      	uxth	r3, r3
 8000d24:	4618      	mov	r0, r3
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	685a      	ldr	r2, [r3, #4]
 8000d2a:	4613      	mov	r3, r2
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	4413      	add	r3, r2
 8000d30:	3b41      	subs	r3, #65	; 0x41
 8000d32:	fa00 f203 	lsl.w	r2, r0, r3
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	430a      	orrs	r2, r1
 8000d3c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000d3e:	4b22      	ldr	r3, [pc, #136]	; (8000dc8 <HAL_ADC_ConfigChannel+0x234>)
 8000d40:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a21      	ldr	r2, [pc, #132]	; (8000dcc <HAL_ADC_ConfigChannel+0x238>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d109      	bne.n	8000d60 <HAL_ADC_ConfigChannel+0x1cc>
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2b12      	cmp	r3, #18
 8000d52:	d105      	bne.n	8000d60 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a19      	ldr	r2, [pc, #100]	; (8000dcc <HAL_ADC_ConfigChannel+0x238>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d123      	bne.n	8000db2 <HAL_ADC_ConfigChannel+0x21e>
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2b10      	cmp	r3, #16
 8000d70:	d003      	beq.n	8000d7a <HAL_ADC_ConfigChannel+0x1e6>
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	2b11      	cmp	r3, #17
 8000d78:	d11b      	bne.n	8000db2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	2b10      	cmp	r3, #16
 8000d8c:	d111      	bne.n	8000db2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000d8e:	4b10      	ldr	r3, [pc, #64]	; (8000dd0 <HAL_ADC_ConfigChannel+0x23c>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	4a10      	ldr	r2, [pc, #64]	; (8000dd4 <HAL_ADC_ConfigChannel+0x240>)
 8000d94:	fba2 2303 	umull	r2, r3, r2, r3
 8000d98:	0c9a      	lsrs	r2, r3, #18
 8000d9a:	4613      	mov	r3, r2
 8000d9c:	009b      	lsls	r3, r3, #2
 8000d9e:	4413      	add	r3, r2
 8000da0:	005b      	lsls	r3, r3, #1
 8000da2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000da4:	e002      	b.n	8000dac <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	3b01      	subs	r3, #1
 8000daa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d1f9      	bne.n	8000da6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2200      	movs	r2, #0
 8000db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8000dba:	2300      	movs	r3, #0
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	3714      	adds	r7, #20
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bc80      	pop	{r7}
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	40012300 	.word	0x40012300
 8000dcc:	40012000 	.word	0x40012000
 8000dd0:	20000008 	.word	0x20000008
 8000dd4:	431bde83 	.word	0x431bde83

08000dd8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b085      	sub	sp, #20
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000de0:	4b79      	ldr	r3, [pc, #484]	; (8000fc8 <ADC_Init+0x1f0>)
 8000de2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	685a      	ldr	r2, [r3, #4]
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	431a      	orrs	r2, r3
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	685a      	ldr	r2, [r3, #4]
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000e0c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	6859      	ldr	r1, [r3, #4]
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	691b      	ldr	r3, [r3, #16]
 8000e18:	021a      	lsls	r2, r3, #8
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	430a      	orrs	r2, r1
 8000e20:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	685a      	ldr	r2, [r3, #4]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000e30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	6859      	ldr	r1, [r3, #4]
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	689a      	ldr	r2, [r3, #8]
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	430a      	orrs	r2, r1
 8000e42:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	689a      	ldr	r2, [r3, #8]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000e52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	6899      	ldr	r1, [r3, #8]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	68da      	ldr	r2, [r3, #12]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	430a      	orrs	r2, r1
 8000e64:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e6a:	4a58      	ldr	r2, [pc, #352]	; (8000fcc <ADC_Init+0x1f4>)
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d022      	beq.n	8000eb6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	689a      	ldr	r2, [r3, #8]
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000e7e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	6899      	ldr	r1, [r3, #8]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	430a      	orrs	r2, r1
 8000e90:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	689a      	ldr	r2, [r3, #8]
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000ea0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	6899      	ldr	r1, [r3, #8]
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	430a      	orrs	r2, r1
 8000eb2:	609a      	str	r2, [r3, #8]
 8000eb4:	e00f      	b.n	8000ed6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	689a      	ldr	r2, [r3, #8]
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000ec4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	689a      	ldr	r2, [r3, #8]
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000ed4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	689a      	ldr	r2, [r3, #8]
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f022 0202 	bic.w	r2, r2, #2
 8000ee4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	6899      	ldr	r1, [r3, #8]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	7e1b      	ldrb	r3, [r3, #24]
 8000ef0:	005a      	lsls	r2, r3, #1
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	430a      	orrs	r2, r1
 8000ef8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d01b      	beq.n	8000f3c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	685a      	ldr	r2, [r3, #4]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000f12:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	685a      	ldr	r2, [r3, #4]
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000f22:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	6859      	ldr	r1, [r3, #4]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f2e:	3b01      	subs	r3, #1
 8000f30:	035a      	lsls	r2, r3, #13
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	430a      	orrs	r2, r1
 8000f38:	605a      	str	r2, [r3, #4]
 8000f3a:	e007      	b.n	8000f4c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	685a      	ldr	r2, [r3, #4]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000f4a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000f5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	69db      	ldr	r3, [r3, #28]
 8000f66:	3b01      	subs	r3, #1
 8000f68:	051a      	lsls	r2, r3, #20
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	430a      	orrs	r2, r1
 8000f70:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	689a      	ldr	r2, [r3, #8]
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000f80:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	6899      	ldr	r1, [r3, #8]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000f8e:	025a      	lsls	r2, r3, #9
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	430a      	orrs	r2, r1
 8000f96:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	689a      	ldr	r2, [r3, #8]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000fa6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	6899      	ldr	r1, [r3, #8]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	695b      	ldr	r3, [r3, #20]
 8000fb2:	029a      	lsls	r2, r3, #10
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	430a      	orrs	r2, r1
 8000fba:	609a      	str	r2, [r3, #8]
}
 8000fbc:	bf00      	nop
 8000fbe:	3714      	adds	r7, #20
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bc80      	pop	{r7}
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	40012300 	.word	0x40012300
 8000fcc:	0f000001 	.word	0x0f000001

08000fd0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fdc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d13c      	bne.n	8001064 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	689b      	ldr	r3, [r3, #8]
 8000ffc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001000:	2b00      	cmp	r3, #0
 8001002:	d12b      	bne.n	800105c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001008:	2b00      	cmp	r3, #0
 800100a:	d127      	bne.n	800105c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001012:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001016:	2b00      	cmp	r3, #0
 8001018:	d006      	beq.n	8001028 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	689b      	ldr	r3, [r3, #8]
 8001020:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001024:	2b00      	cmp	r3, #0
 8001026:	d119      	bne.n	800105c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	685a      	ldr	r2, [r3, #4]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f022 0220 	bic.w	r2, r2, #32
 8001036:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001048:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800104c:	2b00      	cmp	r3, #0
 800104e:	d105      	bne.n	800105c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001054:	f043 0201 	orr.w	r2, r3, #1
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800105c:	68f8      	ldr	r0, [r7, #12]
 800105e:	f7ff fd75 	bl	8000b4c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001062:	e00e      	b.n	8001082 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001068:	f003 0310 	and.w	r3, r3, #16
 800106c:	2b00      	cmp	r3, #0
 800106e:	d003      	beq.n	8001078 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001070:	68f8      	ldr	r0, [r7, #12]
 8001072:	f7ff fd86 	bl	8000b82 <HAL_ADC_ErrorCallback>
}
 8001076:	e004      	b.n	8001082 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800107c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	4798      	blx	r3
}
 8001082:	bf00      	nop
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}

0800108a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800108a:	b580      	push	{r7, lr}
 800108c:	b084      	sub	sp, #16
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001096:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001098:	68f8      	ldr	r0, [r7, #12]
 800109a:	f7ff fd60 	bl	8000b5e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800109e:	bf00      	nop
 80010a0:	3710      	adds	r7, #16
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b084      	sub	sp, #16
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010b2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	2240      	movs	r2, #64	; 0x40
 80010b8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010be:	f043 0204 	orr.w	r2, r3, #4
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80010c6:	68f8      	ldr	r0, [r7, #12]
 80010c8:	f7ff fd5b 	bl	8000b82 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80010cc:	bf00      	nop
 80010ce:	3710      	adds	r7, #16
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80010dc:	bf00      	nop
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bc80      	pop	{r7}
 80010e4:	4770      	bx	lr
	...

080010e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b085      	sub	sp, #20
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f003 0307 	and.w	r3, r3, #7
 80010f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010f8:	4b0c      	ldr	r3, [pc, #48]	; (800112c <__NVIC_SetPriorityGrouping+0x44>)
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010fe:	68ba      	ldr	r2, [r7, #8]
 8001100:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001104:	4013      	ands	r3, r2
 8001106:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001110:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001114:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001118:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800111a:	4a04      	ldr	r2, [pc, #16]	; (800112c <__NVIC_SetPriorityGrouping+0x44>)
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	60d3      	str	r3, [r2, #12]
}
 8001120:	bf00      	nop
 8001122:	3714      	adds	r7, #20
 8001124:	46bd      	mov	sp, r7
 8001126:	bc80      	pop	{r7}
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	e000ed00 	.word	0xe000ed00

08001130 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001134:	4b04      	ldr	r3, [pc, #16]	; (8001148 <__NVIC_GetPriorityGrouping+0x18>)
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	0a1b      	lsrs	r3, r3, #8
 800113a:	f003 0307 	and.w	r3, r3, #7
}
 800113e:	4618      	mov	r0, r3
 8001140:	46bd      	mov	sp, r7
 8001142:	bc80      	pop	{r7}
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	e000ed00 	.word	0xe000ed00

0800114c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800115a:	2b00      	cmp	r3, #0
 800115c:	db0b      	blt.n	8001176 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	f003 021f 	and.w	r2, r3, #31
 8001164:	4906      	ldr	r1, [pc, #24]	; (8001180 <__NVIC_EnableIRQ+0x34>)
 8001166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116a:	095b      	lsrs	r3, r3, #5
 800116c:	2001      	movs	r0, #1
 800116e:	fa00 f202 	lsl.w	r2, r0, r2
 8001172:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001176:	bf00      	nop
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	bc80      	pop	{r7}
 800117e:	4770      	bx	lr
 8001180:	e000e100 	.word	0xe000e100

08001184 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	6039      	str	r1, [r7, #0]
 800118e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001190:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001194:	2b00      	cmp	r3, #0
 8001196:	db0a      	blt.n	80011ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	b2da      	uxtb	r2, r3
 800119c:	490c      	ldr	r1, [pc, #48]	; (80011d0 <__NVIC_SetPriority+0x4c>)
 800119e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a2:	0112      	lsls	r2, r2, #4
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	440b      	add	r3, r1
 80011a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011ac:	e00a      	b.n	80011c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	b2da      	uxtb	r2, r3
 80011b2:	4908      	ldr	r1, [pc, #32]	; (80011d4 <__NVIC_SetPriority+0x50>)
 80011b4:	79fb      	ldrb	r3, [r7, #7]
 80011b6:	f003 030f 	and.w	r3, r3, #15
 80011ba:	3b04      	subs	r3, #4
 80011bc:	0112      	lsls	r2, r2, #4
 80011be:	b2d2      	uxtb	r2, r2
 80011c0:	440b      	add	r3, r1
 80011c2:	761a      	strb	r2, [r3, #24]
}
 80011c4:	bf00      	nop
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bc80      	pop	{r7}
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	e000e100 	.word	0xe000e100
 80011d4:	e000ed00 	.word	0xe000ed00

080011d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011d8:	b480      	push	{r7}
 80011da:	b089      	sub	sp, #36	; 0x24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	60b9      	str	r1, [r7, #8]
 80011e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	f003 0307 	and.w	r3, r3, #7
 80011ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011ec:	69fb      	ldr	r3, [r7, #28]
 80011ee:	f1c3 0307 	rsb	r3, r3, #7
 80011f2:	2b04      	cmp	r3, #4
 80011f4:	bf28      	it	cs
 80011f6:	2304      	movcs	r3, #4
 80011f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	3304      	adds	r3, #4
 80011fe:	2b06      	cmp	r3, #6
 8001200:	d902      	bls.n	8001208 <NVIC_EncodePriority+0x30>
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	3b03      	subs	r3, #3
 8001206:	e000      	b.n	800120a <NVIC_EncodePriority+0x32>
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800120c:	f04f 32ff 	mov.w	r2, #4294967295
 8001210:	69bb      	ldr	r3, [r7, #24]
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	43da      	mvns	r2, r3
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	401a      	ands	r2, r3
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001220:	f04f 31ff 	mov.w	r1, #4294967295
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	fa01 f303 	lsl.w	r3, r1, r3
 800122a:	43d9      	mvns	r1, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001230:	4313      	orrs	r3, r2
         );
}
 8001232:	4618      	mov	r0, r3
 8001234:	3724      	adds	r7, #36	; 0x24
 8001236:	46bd      	mov	sp, r7
 8001238:	bc80      	pop	{r7}
 800123a:	4770      	bx	lr

0800123c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	3b01      	subs	r3, #1
 8001248:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800124c:	d301      	bcc.n	8001252 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800124e:	2301      	movs	r3, #1
 8001250:	e00f      	b.n	8001272 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001252:	4a0a      	ldr	r2, [pc, #40]	; (800127c <SysTick_Config+0x40>)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	3b01      	subs	r3, #1
 8001258:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800125a:	210f      	movs	r1, #15
 800125c:	f04f 30ff 	mov.w	r0, #4294967295
 8001260:	f7ff ff90 	bl	8001184 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001264:	4b05      	ldr	r3, [pc, #20]	; (800127c <SysTick_Config+0x40>)
 8001266:	2200      	movs	r2, #0
 8001268:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800126a:	4b04      	ldr	r3, [pc, #16]	; (800127c <SysTick_Config+0x40>)
 800126c:	2207      	movs	r2, #7
 800126e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001270:	2300      	movs	r3, #0
}
 8001272:	4618      	mov	r0, r3
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	e000e010 	.word	0xe000e010

08001280 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f7ff ff2d 	bl	80010e8 <__NVIC_SetPriorityGrouping>
}
 800128e:	bf00      	nop
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}

08001296 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001296:	b580      	push	{r7, lr}
 8001298:	b086      	sub	sp, #24
 800129a:	af00      	add	r7, sp, #0
 800129c:	4603      	mov	r3, r0
 800129e:	60b9      	str	r1, [r7, #8]
 80012a0:	607a      	str	r2, [r7, #4]
 80012a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012a8:	f7ff ff42 	bl	8001130 <__NVIC_GetPriorityGrouping>
 80012ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ae:	687a      	ldr	r2, [r7, #4]
 80012b0:	68b9      	ldr	r1, [r7, #8]
 80012b2:	6978      	ldr	r0, [r7, #20]
 80012b4:	f7ff ff90 	bl	80011d8 <NVIC_EncodePriority>
 80012b8:	4602      	mov	r2, r0
 80012ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012be:	4611      	mov	r1, r2
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff ff5f 	bl	8001184 <__NVIC_SetPriority>
}
 80012c6:	bf00      	nop
 80012c8:	3718      	adds	r7, #24
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b082      	sub	sp, #8
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	4603      	mov	r3, r0
 80012d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff ff35 	bl	800114c <__NVIC_EnableIRQ>
}
 80012e2:	bf00      	nop
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}

080012ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012ea:	b580      	push	{r7, lr}
 80012ec:	b082      	sub	sp, #8
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f7ff ffa2 	bl	800123c <SysTick_Config>
 80012f8:	4603      	mov	r3, r0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
	...

08001304 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b086      	sub	sp, #24
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001310:	f7ff f9a6 	bl	8000660 <HAL_GetTick>
 8001314:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d101      	bne.n	8001320 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	e099      	b.n	8001454 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2202      	movs	r2, #2
 8001324:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2200      	movs	r2, #0
 800132c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f022 0201 	bic.w	r2, r2, #1
 800133e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001340:	e00f      	b.n	8001362 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001342:	f7ff f98d 	bl	8000660 <HAL_GetTick>
 8001346:	4602      	mov	r2, r0
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	2b05      	cmp	r3, #5
 800134e:	d908      	bls.n	8001362 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2220      	movs	r2, #32
 8001354:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2203      	movs	r2, #3
 800135a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e078      	b.n	8001454 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 0301 	and.w	r3, r3, #1
 800136c:	2b00      	cmp	r3, #0
 800136e:	d1e8      	bne.n	8001342 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001378:	697a      	ldr	r2, [r7, #20]
 800137a:	4b38      	ldr	r3, [pc, #224]	; (800145c <HAL_DMA_Init+0x158>)
 800137c:	4013      	ands	r3, r2
 800137e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	685a      	ldr	r2, [r3, #4]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800138e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	691b      	ldr	r3, [r3, #16]
 8001394:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800139a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	699b      	ldr	r3, [r3, #24]
 80013a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6a1b      	ldr	r3, [r3, #32]
 80013ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80013ae:	697a      	ldr	r2, [r7, #20]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b8:	2b04      	cmp	r3, #4
 80013ba:	d107      	bne.n	80013cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c4:	4313      	orrs	r3, r2
 80013c6:	697a      	ldr	r2, [r7, #20]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	697a      	ldr	r2, [r7, #20]
 80013d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	695b      	ldr	r3, [r3, #20]
 80013da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	f023 0307 	bic.w	r3, r3, #7
 80013e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013e8:	697a      	ldr	r2, [r7, #20]
 80013ea:	4313      	orrs	r3, r2
 80013ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f2:	2b04      	cmp	r3, #4
 80013f4:	d117      	bne.n	8001426 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013fa:	697a      	ldr	r2, [r7, #20]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001404:	2b00      	cmp	r3, #0
 8001406:	d00e      	beq.n	8001426 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f000 fa6d 	bl	80018e8 <DMA_CheckFifoParam>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d008      	beq.n	8001426 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2240      	movs	r2, #64	; 0x40
 8001418:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2201      	movs	r2, #1
 800141e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001422:	2301      	movs	r3, #1
 8001424:	e016      	b.n	8001454 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	697a      	ldr	r2, [r7, #20]
 800142c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f000 fa26 	bl	8001880 <DMA_CalcBaseAndBitshift>
 8001434:	4603      	mov	r3, r0
 8001436:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800143c:	223f      	movs	r2, #63	; 0x3f
 800143e:	409a      	lsls	r2, r3
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2200      	movs	r2, #0
 8001448:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2201      	movs	r2, #1
 800144e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001452:	2300      	movs	r3, #0
}
 8001454:	4618      	mov	r0, r3
 8001456:	3718      	adds	r7, #24
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	f010803f 	.word	0xf010803f

08001460 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b086      	sub	sp, #24
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	60b9      	str	r1, [r7, #8]
 800146a:	607a      	str	r2, [r7, #4]
 800146c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800146e:	2300      	movs	r3, #0
 8001470:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001476:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800147e:	2b01      	cmp	r3, #1
 8001480:	d101      	bne.n	8001486 <HAL_DMA_Start_IT+0x26>
 8001482:	2302      	movs	r3, #2
 8001484:	e040      	b.n	8001508 <HAL_DMA_Start_IT+0xa8>
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	2201      	movs	r2, #1
 800148a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001494:	b2db      	uxtb	r3, r3
 8001496:	2b01      	cmp	r3, #1
 8001498:	d12f      	bne.n	80014fa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	2202      	movs	r2, #2
 800149e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	2200      	movs	r2, #0
 80014a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	68b9      	ldr	r1, [r7, #8]
 80014ae:	68f8      	ldr	r0, [r7, #12]
 80014b0:	f000 f9b8 	bl	8001824 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014b8:	223f      	movs	r2, #63	; 0x3f
 80014ba:	409a      	lsls	r2, r3
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f042 0216 	orr.w	r2, r2, #22
 80014ce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d007      	beq.n	80014e8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f042 0208 	orr.w	r2, r2, #8
 80014e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f042 0201 	orr.w	r2, r2, #1
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	e005      	b.n	8001506 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	2200      	movs	r2, #0
 80014fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001502:	2302      	movs	r3, #2
 8001504:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001506:	7dfb      	ldrb	r3, [r7, #23]
}
 8001508:	4618      	mov	r0, r3
 800150a:	3718      	adds	r7, #24
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001518:	2300      	movs	r3, #0
 800151a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800151c:	4b8e      	ldr	r3, [pc, #568]	; (8001758 <HAL_DMA_IRQHandler+0x248>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a8e      	ldr	r2, [pc, #568]	; (800175c <HAL_DMA_IRQHandler+0x24c>)
 8001522:	fba2 2303 	umull	r2, r3, r2, r3
 8001526:	0a9b      	lsrs	r3, r3, #10
 8001528:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800152e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800153a:	2208      	movs	r2, #8
 800153c:	409a      	lsls	r2, r3
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	4013      	ands	r3, r2
 8001542:	2b00      	cmp	r3, #0
 8001544:	d01a      	beq.n	800157c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 0304 	and.w	r3, r3, #4
 8001550:	2b00      	cmp	r3, #0
 8001552:	d013      	beq.n	800157c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f022 0204 	bic.w	r2, r2, #4
 8001562:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001568:	2208      	movs	r2, #8
 800156a:	409a      	lsls	r2, r3
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001574:	f043 0201 	orr.w	r2, r3, #1
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001580:	2201      	movs	r2, #1
 8001582:	409a      	lsls	r2, r3
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	4013      	ands	r3, r2
 8001588:	2b00      	cmp	r3, #0
 800158a:	d012      	beq.n	80015b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	695b      	ldr	r3, [r3, #20]
 8001592:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001596:	2b00      	cmp	r3, #0
 8001598:	d00b      	beq.n	80015b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800159e:	2201      	movs	r2, #1
 80015a0:	409a      	lsls	r2, r3
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015aa:	f043 0202 	orr.w	r2, r3, #2
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015b6:	2204      	movs	r2, #4
 80015b8:	409a      	lsls	r2, r3
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	4013      	ands	r3, r2
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d012      	beq.n	80015e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 0302 	and.w	r3, r3, #2
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d00b      	beq.n	80015e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015d4:	2204      	movs	r2, #4
 80015d6:	409a      	lsls	r2, r3
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015e0:	f043 0204 	orr.w	r2, r3, #4
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015ec:	2210      	movs	r2, #16
 80015ee:	409a      	lsls	r2, r3
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	4013      	ands	r3, r2
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d043      	beq.n	8001680 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f003 0308 	and.w	r3, r3, #8
 8001602:	2b00      	cmp	r3, #0
 8001604:	d03c      	beq.n	8001680 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800160a:	2210      	movs	r2, #16
 800160c:	409a      	lsls	r2, r3
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800161c:	2b00      	cmp	r3, #0
 800161e:	d018      	beq.n	8001652 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d108      	bne.n	8001640 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001632:	2b00      	cmp	r3, #0
 8001634:	d024      	beq.n	8001680 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	4798      	blx	r3
 800163e:	e01f      	b.n	8001680 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001644:	2b00      	cmp	r3, #0
 8001646:	d01b      	beq.n	8001680 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800164c:	6878      	ldr	r0, [r7, #4]
 800164e:	4798      	blx	r3
 8001650:	e016      	b.n	8001680 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800165c:	2b00      	cmp	r3, #0
 800165e:	d107      	bne.n	8001670 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f022 0208 	bic.w	r2, r2, #8
 800166e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001674:	2b00      	cmp	r3, #0
 8001676:	d003      	beq.n	8001680 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001684:	2220      	movs	r2, #32
 8001686:	409a      	lsls	r2, r3
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	4013      	ands	r3, r2
 800168c:	2b00      	cmp	r3, #0
 800168e:	f000 808f 	beq.w	80017b0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f003 0310 	and.w	r3, r3, #16
 800169c:	2b00      	cmp	r3, #0
 800169e:	f000 8087 	beq.w	80017b0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016a6:	2220      	movs	r2, #32
 80016a8:	409a      	lsls	r2, r3
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	2b05      	cmp	r3, #5
 80016b8:	d136      	bne.n	8001728 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f022 0216 	bic.w	r2, r2, #22
 80016c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	695a      	ldr	r2, [r3, #20]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d103      	bne.n	80016ea <HAL_DMA_IRQHandler+0x1da>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d007      	beq.n	80016fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f022 0208 	bic.w	r2, r2, #8
 80016f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016fe:	223f      	movs	r2, #63	; 0x3f
 8001700:	409a      	lsls	r2, r3
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2201      	movs	r2, #1
 800170a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2200      	movs	r2, #0
 8001712:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800171a:	2b00      	cmp	r3, #0
 800171c:	d07e      	beq.n	800181c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	4798      	blx	r3
        }
        return;
 8001726:	e079      	b.n	800181c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001732:	2b00      	cmp	r3, #0
 8001734:	d01d      	beq.n	8001772 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d10d      	bne.n	8001760 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001748:	2b00      	cmp	r3, #0
 800174a:	d031      	beq.n	80017b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	4798      	blx	r3
 8001754:	e02c      	b.n	80017b0 <HAL_DMA_IRQHandler+0x2a0>
 8001756:	bf00      	nop
 8001758:	20000008 	.word	0x20000008
 800175c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001764:	2b00      	cmp	r3, #0
 8001766:	d023      	beq.n	80017b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	4798      	blx	r3
 8001770:	e01e      	b.n	80017b0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800177c:	2b00      	cmp	r3, #0
 800177e:	d10f      	bne.n	80017a0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f022 0210 	bic.w	r2, r2, #16
 800178e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2201      	movs	r2, #1
 8001794:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2200      	movs	r2, #0
 800179c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d003      	beq.n	80017b0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d032      	beq.n	800181e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017bc:	f003 0301 	and.w	r3, r3, #1
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d022      	beq.n	800180a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2205      	movs	r2, #5
 80017c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f022 0201 	bic.w	r2, r2, #1
 80017da:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	3301      	adds	r3, #1
 80017e0:	60bb      	str	r3, [r7, #8]
 80017e2:	697a      	ldr	r2, [r7, #20]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d307      	bcc.n	80017f8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d1f2      	bne.n	80017dc <HAL_DMA_IRQHandler+0x2cc>
 80017f6:	e000      	b.n	80017fa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80017f8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2201      	movs	r2, #1
 80017fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2200      	movs	r2, #0
 8001806:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800180e:	2b00      	cmp	r3, #0
 8001810:	d005      	beq.n	800181e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	4798      	blx	r3
 800181a:	e000      	b.n	800181e <HAL_DMA_IRQHandler+0x30e>
        return;
 800181c:	bf00      	nop
    }
  }
}
 800181e:	3718      	adds	r7, #24
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}

08001824 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001824:	b480      	push	{r7}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	60f8      	str	r0, [r7, #12]
 800182c:	60b9      	str	r1, [r7, #8]
 800182e:	607a      	str	r2, [r7, #4]
 8001830:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001840:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	683a      	ldr	r2, [r7, #0]
 8001848:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	2b40      	cmp	r3, #64	; 0x40
 8001850:	d108      	bne.n	8001864 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	68ba      	ldr	r2, [r7, #8]
 8001860:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001862:	e007      	b.n	8001874 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	68ba      	ldr	r2, [r7, #8]
 800186a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	60da      	str	r2, [r3, #12]
}
 8001874:	bf00      	nop
 8001876:	3714      	adds	r7, #20
 8001878:	46bd      	mov	sp, r7
 800187a:	bc80      	pop	{r7}
 800187c:	4770      	bx	lr
	...

08001880 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	b2db      	uxtb	r3, r3
 800188e:	3b10      	subs	r3, #16
 8001890:	4a13      	ldr	r2, [pc, #76]	; (80018e0 <DMA_CalcBaseAndBitshift+0x60>)
 8001892:	fba2 2303 	umull	r2, r3, r2, r3
 8001896:	091b      	lsrs	r3, r3, #4
 8001898:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800189a:	4a12      	ldr	r2, [pc, #72]	; (80018e4 <DMA_CalcBaseAndBitshift+0x64>)
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	4413      	add	r3, r2
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	461a      	mov	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	2b03      	cmp	r3, #3
 80018ac:	d909      	bls.n	80018c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80018b6:	f023 0303 	bic.w	r3, r3, #3
 80018ba:	1d1a      	adds	r2, r3, #4
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	659a      	str	r2, [r3, #88]	; 0x58
 80018c0:	e007      	b.n	80018d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80018ca:	f023 0303 	bic.w	r3, r3, #3
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3714      	adds	r7, #20
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr
 80018e0:	aaaaaaab 	.word	0xaaaaaaab
 80018e4:	080037dc 	.word	0x080037dc

080018e8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018f0:	2300      	movs	r3, #0
 80018f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018f8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	699b      	ldr	r3, [r3, #24]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d11f      	bne.n	8001942 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	2b03      	cmp	r3, #3
 8001906:	d856      	bhi.n	80019b6 <DMA_CheckFifoParam+0xce>
 8001908:	a201      	add	r2, pc, #4	; (adr r2, 8001910 <DMA_CheckFifoParam+0x28>)
 800190a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800190e:	bf00      	nop
 8001910:	08001921 	.word	0x08001921
 8001914:	08001933 	.word	0x08001933
 8001918:	08001921 	.word	0x08001921
 800191c:	080019b7 	.word	0x080019b7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001924:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d046      	beq.n	80019ba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001930:	e043      	b.n	80019ba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001936:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800193a:	d140      	bne.n	80019be <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001940:	e03d      	b.n	80019be <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	699b      	ldr	r3, [r3, #24]
 8001946:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800194a:	d121      	bne.n	8001990 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	2b03      	cmp	r3, #3
 8001950:	d837      	bhi.n	80019c2 <DMA_CheckFifoParam+0xda>
 8001952:	a201      	add	r2, pc, #4	; (adr r2, 8001958 <DMA_CheckFifoParam+0x70>)
 8001954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001958:	08001969 	.word	0x08001969
 800195c:	0800196f 	.word	0x0800196f
 8001960:	08001969 	.word	0x08001969
 8001964:	08001981 	.word	0x08001981
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	73fb      	strb	r3, [r7, #15]
      break;
 800196c:	e030      	b.n	80019d0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001972:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d025      	beq.n	80019c6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800197e:	e022      	b.n	80019c6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001984:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001988:	d11f      	bne.n	80019ca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800198e:	e01c      	b.n	80019ca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	2b02      	cmp	r3, #2
 8001994:	d903      	bls.n	800199e <DMA_CheckFifoParam+0xb6>
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	2b03      	cmp	r3, #3
 800199a:	d003      	beq.n	80019a4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800199c:	e018      	b.n	80019d0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	73fb      	strb	r3, [r7, #15]
      break;
 80019a2:	e015      	b.n	80019d0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d00e      	beq.n	80019ce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	73fb      	strb	r3, [r7, #15]
      break;
 80019b4:	e00b      	b.n	80019ce <DMA_CheckFifoParam+0xe6>
      break;
 80019b6:	bf00      	nop
 80019b8:	e00a      	b.n	80019d0 <DMA_CheckFifoParam+0xe8>
      break;
 80019ba:	bf00      	nop
 80019bc:	e008      	b.n	80019d0 <DMA_CheckFifoParam+0xe8>
      break;
 80019be:	bf00      	nop
 80019c0:	e006      	b.n	80019d0 <DMA_CheckFifoParam+0xe8>
      break;
 80019c2:	bf00      	nop
 80019c4:	e004      	b.n	80019d0 <DMA_CheckFifoParam+0xe8>
      break;
 80019c6:	bf00      	nop
 80019c8:	e002      	b.n	80019d0 <DMA_CheckFifoParam+0xe8>
      break;   
 80019ca:	bf00      	nop
 80019cc:	e000      	b.n	80019d0 <DMA_CheckFifoParam+0xe8>
      break;
 80019ce:	bf00      	nop
    }
  } 
  
  return status; 
 80019d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3714      	adds	r7, #20
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bc80      	pop	{r7}
 80019da:	4770      	bx	lr

080019dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019dc:	b480      	push	{r7}
 80019de:	b089      	sub	sp, #36	; 0x24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019e6:	2300      	movs	r3, #0
 80019e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019ea:	2300      	movs	r3, #0
 80019ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019ee:	2300      	movs	r3, #0
 80019f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019f2:	2300      	movs	r3, #0
 80019f4:	61fb      	str	r3, [r7, #28]
 80019f6:	e16b      	b.n	8001cd0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019f8:	2201      	movs	r2, #1
 80019fa:	69fb      	ldr	r3, [r7, #28]
 80019fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001a00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	697a      	ldr	r2, [r7, #20]
 8001a08:	4013      	ands	r3, r2
 8001a0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a0c:	693a      	ldr	r2, [r7, #16]
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	f040 815a 	bne.w	8001cca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	f003 0303 	and.w	r3, r3, #3
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d005      	beq.n	8001a2e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d130      	bne.n	8001a90 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	2203      	movs	r2, #3
 8001a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3e:	43db      	mvns	r3, r3
 8001a40:	69ba      	ldr	r2, [r7, #24]
 8001a42:	4013      	ands	r3, r2
 8001a44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	68da      	ldr	r2, [r3, #12]
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a52:	69ba      	ldr	r2, [r7, #24]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	69ba      	ldr	r2, [r7, #24]
 8001a5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a64:	2201      	movs	r2, #1
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	4013      	ands	r3, r2
 8001a72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	091b      	lsrs	r3, r3, #4
 8001a7a:	f003 0201 	and.w	r2, r3, #1
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	fa02 f303 	lsl.w	r3, r2, r3
 8001a84:	69ba      	ldr	r2, [r7, #24]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	69ba      	ldr	r2, [r7, #24]
 8001a8e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f003 0303 	and.w	r3, r3, #3
 8001a98:	2b03      	cmp	r3, #3
 8001a9a:	d017      	beq.n	8001acc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	2203      	movs	r2, #3
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	43db      	mvns	r3, r3
 8001aae:	69ba      	ldr	r2, [r7, #24]
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	689a      	ldr	r2, [r3, #8]
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	005b      	lsls	r3, r3, #1
 8001abc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac0:	69ba      	ldr	r2, [r7, #24]
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	69ba      	ldr	r2, [r7, #24]
 8001aca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f003 0303 	and.w	r3, r3, #3
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d123      	bne.n	8001b20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	08da      	lsrs	r2, r3, #3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	3208      	adds	r2, #8
 8001ae0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ae4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	f003 0307 	and.w	r3, r3, #7
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	220f      	movs	r2, #15
 8001af0:	fa02 f303 	lsl.w	r3, r2, r3
 8001af4:	43db      	mvns	r3, r3
 8001af6:	69ba      	ldr	r2, [r7, #24]
 8001af8:	4013      	ands	r3, r2
 8001afa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	691a      	ldr	r2, [r3, #16]
 8001b00:	69fb      	ldr	r3, [r7, #28]
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0c:	69ba      	ldr	r2, [r7, #24]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	08da      	lsrs	r2, r3, #3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	3208      	adds	r2, #8
 8001b1a:	69b9      	ldr	r1, [r7, #24]
 8001b1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	2203      	movs	r2, #3
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	43db      	mvns	r3, r3
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	4013      	ands	r3, r2
 8001b36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f003 0203 	and.w	r2, r3, #3
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	fa02 f303 	lsl.w	r3, r2, r3
 8001b48:	69ba      	ldr	r2, [r7, #24]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	f000 80b4 	beq.w	8001cca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	60fb      	str	r3, [r7, #12]
 8001b66:	4b5f      	ldr	r3, [pc, #380]	; (8001ce4 <HAL_GPIO_Init+0x308>)
 8001b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6a:	4a5e      	ldr	r2, [pc, #376]	; (8001ce4 <HAL_GPIO_Init+0x308>)
 8001b6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b70:	6453      	str	r3, [r2, #68]	; 0x44
 8001b72:	4b5c      	ldr	r3, [pc, #368]	; (8001ce4 <HAL_GPIO_Init+0x308>)
 8001b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b7e:	4a5a      	ldr	r2, [pc, #360]	; (8001ce8 <HAL_GPIO_Init+0x30c>)
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	089b      	lsrs	r3, r3, #2
 8001b84:	3302      	adds	r3, #2
 8001b86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b8c:	69fb      	ldr	r3, [r7, #28]
 8001b8e:	f003 0303 	and.w	r3, r3, #3
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	220f      	movs	r2, #15
 8001b96:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9a:	43db      	mvns	r3, r3
 8001b9c:	69ba      	ldr	r2, [r7, #24]
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4a51      	ldr	r2, [pc, #324]	; (8001cec <HAL_GPIO_Init+0x310>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d02b      	beq.n	8001c02 <HAL_GPIO_Init+0x226>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4a50      	ldr	r2, [pc, #320]	; (8001cf0 <HAL_GPIO_Init+0x314>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d025      	beq.n	8001bfe <HAL_GPIO_Init+0x222>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4a4f      	ldr	r2, [pc, #316]	; (8001cf4 <HAL_GPIO_Init+0x318>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d01f      	beq.n	8001bfa <HAL_GPIO_Init+0x21e>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4a4e      	ldr	r2, [pc, #312]	; (8001cf8 <HAL_GPIO_Init+0x31c>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d019      	beq.n	8001bf6 <HAL_GPIO_Init+0x21a>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4a4d      	ldr	r2, [pc, #308]	; (8001cfc <HAL_GPIO_Init+0x320>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d013      	beq.n	8001bf2 <HAL_GPIO_Init+0x216>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	4a4c      	ldr	r2, [pc, #304]	; (8001d00 <HAL_GPIO_Init+0x324>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d00d      	beq.n	8001bee <HAL_GPIO_Init+0x212>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4a4b      	ldr	r2, [pc, #300]	; (8001d04 <HAL_GPIO_Init+0x328>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d007      	beq.n	8001bea <HAL_GPIO_Init+0x20e>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4a4a      	ldr	r2, [pc, #296]	; (8001d08 <HAL_GPIO_Init+0x32c>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d101      	bne.n	8001be6 <HAL_GPIO_Init+0x20a>
 8001be2:	2307      	movs	r3, #7
 8001be4:	e00e      	b.n	8001c04 <HAL_GPIO_Init+0x228>
 8001be6:	2308      	movs	r3, #8
 8001be8:	e00c      	b.n	8001c04 <HAL_GPIO_Init+0x228>
 8001bea:	2306      	movs	r3, #6
 8001bec:	e00a      	b.n	8001c04 <HAL_GPIO_Init+0x228>
 8001bee:	2305      	movs	r3, #5
 8001bf0:	e008      	b.n	8001c04 <HAL_GPIO_Init+0x228>
 8001bf2:	2304      	movs	r3, #4
 8001bf4:	e006      	b.n	8001c04 <HAL_GPIO_Init+0x228>
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e004      	b.n	8001c04 <HAL_GPIO_Init+0x228>
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	e002      	b.n	8001c04 <HAL_GPIO_Init+0x228>
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e000      	b.n	8001c04 <HAL_GPIO_Init+0x228>
 8001c02:	2300      	movs	r3, #0
 8001c04:	69fa      	ldr	r2, [r7, #28]
 8001c06:	f002 0203 	and.w	r2, r2, #3
 8001c0a:	0092      	lsls	r2, r2, #2
 8001c0c:	4093      	lsls	r3, r2
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c14:	4934      	ldr	r1, [pc, #208]	; (8001ce8 <HAL_GPIO_Init+0x30c>)
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	089b      	lsrs	r3, r3, #2
 8001c1a:	3302      	adds	r3, #2
 8001c1c:	69ba      	ldr	r2, [r7, #24]
 8001c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c22:	4b3a      	ldr	r3, [pc, #232]	; (8001d0c <HAL_GPIO_Init+0x330>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	43db      	mvns	r3, r3
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	4013      	ands	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d003      	beq.n	8001c46 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001c3e:	69ba      	ldr	r2, [r7, #24]
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c46:	4a31      	ldr	r2, [pc, #196]	; (8001d0c <HAL_GPIO_Init+0x330>)
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c4c:	4b2f      	ldr	r3, [pc, #188]	; (8001d0c <HAL_GPIO_Init+0x330>)
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	43db      	mvns	r3, r3
 8001c56:	69ba      	ldr	r2, [r7, #24]
 8001c58:	4013      	ands	r3, r2
 8001c5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d003      	beq.n	8001c70 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c70:	4a26      	ldr	r2, [pc, #152]	; (8001d0c <HAL_GPIO_Init+0x330>)
 8001c72:	69bb      	ldr	r3, [r7, #24]
 8001c74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c76:	4b25      	ldr	r3, [pc, #148]	; (8001d0c <HAL_GPIO_Init+0x330>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	43db      	mvns	r3, r3
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	4013      	ands	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d003      	beq.n	8001c9a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c9a:	4a1c      	ldr	r2, [pc, #112]	; (8001d0c <HAL_GPIO_Init+0x330>)
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ca0:	4b1a      	ldr	r3, [pc, #104]	; (8001d0c <HAL_GPIO_Init+0x330>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	4013      	ands	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d003      	beq.n	8001cc4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cc4:	4a11      	ldr	r2, [pc, #68]	; (8001d0c <HAL_GPIO_Init+0x330>)
 8001cc6:	69bb      	ldr	r3, [r7, #24]
 8001cc8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	61fb      	str	r3, [r7, #28]
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	2b0f      	cmp	r3, #15
 8001cd4:	f67f ae90 	bls.w	80019f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cd8:	bf00      	nop
 8001cda:	bf00      	nop
 8001cdc:	3724      	adds	r7, #36	; 0x24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bc80      	pop	{r7}
 8001ce2:	4770      	bx	lr
 8001ce4:	40023800 	.word	0x40023800
 8001ce8:	40013800 	.word	0x40013800
 8001cec:	40020000 	.word	0x40020000
 8001cf0:	40020400 	.word	0x40020400
 8001cf4:	40020800 	.word	0x40020800
 8001cf8:	40020c00 	.word	0x40020c00
 8001cfc:	40021000 	.word	0x40021000
 8001d00:	40021400 	.word	0x40021400
 8001d04:	40021800 	.word	0x40021800
 8001d08:	40021c00 	.word	0x40021c00
 8001d0c:	40013c00 	.word	0x40013c00

08001d10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d14:	4b02      	ldr	r3, [pc, #8]	; (8001d20 <HAL_RCC_GetHCLKFreq+0x10>)
 8001d16:	681b      	ldr	r3, [r3, #0]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr
 8001d20:	20000008 	.word	0x20000008

08001d24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d28:	f7ff fff2 	bl	8001d10 <HAL_RCC_GetHCLKFreq>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	4b05      	ldr	r3, [pc, #20]	; (8001d44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	0a9b      	lsrs	r3, r3, #10
 8001d34:	f003 0307 	and.w	r3, r3, #7
 8001d38:	4903      	ldr	r1, [pc, #12]	; (8001d48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d3a:	5ccb      	ldrb	r3, [r1, r3]
 8001d3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	40023800 	.word	0x40023800
 8001d48:	080037e4 	.word	0x080037e4

08001d4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d50:	f7ff ffde 	bl	8001d10 <HAL_RCC_GetHCLKFreq>
 8001d54:	4602      	mov	r2, r0
 8001d56:	4b05      	ldr	r3, [pc, #20]	; (8001d6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	0b5b      	lsrs	r3, r3, #13
 8001d5c:	f003 0307 	and.w	r3, r3, #7
 8001d60:	4903      	ldr	r1, [pc, #12]	; (8001d70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d62:	5ccb      	ldrb	r3, [r1, r3]
 8001d64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	080037e4 	.word	0x080037e4

08001d74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d101      	bne.n	8001d86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e03f      	b.n	8001e06 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d106      	bne.n	8001da0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f000 f837 	bl	8001e0e <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2224      	movs	r2, #36	; 0x24
 8001da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	68da      	ldr	r2, [r3, #12]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001db6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f000 f931 	bl	8002020 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	691a      	ldr	r2, [r3, #16]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001dcc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	695a      	ldr	r2, [r3, #20]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001ddc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	68da      	ldr	r2, [r3, #12]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001dec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2200      	movs	r2, #0
 8001df2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2220      	movs	r2, #32
 8001df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2220      	movs	r2, #32
 8001e00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	b083      	sub	sp, #12
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 8001e16:	bf00      	nop
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bc80      	pop	{r7}
 8001e1e:	4770      	bx	lr

08001e20 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b08a      	sub	sp, #40	; 0x28
 8001e24:	af02      	add	r7, sp, #8
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	603b      	str	r3, [r7, #0]
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001e30:	2300      	movs	r3, #0
 8001e32:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	2b20      	cmp	r3, #32
 8001e3e:	d17c      	bne.n	8001f3a <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d002      	beq.n	8001e4c <HAL_UART_Transmit+0x2c>
 8001e46:	88fb      	ldrh	r3, [r7, #6]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d101      	bne.n	8001e50 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e075      	b.n	8001f3c <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d101      	bne.n	8001e5e <HAL_UART_Transmit+0x3e>
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	e06e      	b.n	8001f3c <HAL_UART_Transmit+0x11c>
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2201      	movs	r2, #1
 8001e62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2221      	movs	r2, #33	; 0x21
 8001e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001e74:	f7fe fbf4 	bl	8000660 <HAL_GetTick>
 8001e78:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	88fa      	ldrh	r2, [r7, #6]
 8001e7e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	88fa      	ldrh	r2, [r7, #6]
 8001e84:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e8e:	d108      	bne.n	8001ea2 <HAL_UART_Transmit+0x82>
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	691b      	ldr	r3, [r3, #16]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d104      	bne.n	8001ea2 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	61bb      	str	r3, [r7, #24]
 8001ea0:	e003      	b.n	8001eaa <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	2200      	movs	r2, #0
 8001eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001eb2:	e02a      	b.n	8001f0a <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	9300      	str	r3, [sp, #0]
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	2180      	movs	r1, #128	; 0x80
 8001ebe:	68f8      	ldr	r0, [r7, #12]
 8001ec0:	f000 f840 	bl	8001f44 <UART_WaitOnFlagUntilTimeout>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e036      	b.n	8001f3c <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d10b      	bne.n	8001eec <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001ed4:	69bb      	ldr	r3, [r7, #24]
 8001ed6:	881b      	ldrh	r3, [r3, #0]
 8001ed8:	461a      	mov	r2, r3
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ee2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	3302      	adds	r3, #2
 8001ee8:	61bb      	str	r3, [r7, #24]
 8001eea:	e007      	b.n	8001efc <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	781a      	ldrb	r2, [r3, #0]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	3301      	adds	r3, #1
 8001efa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f00:	b29b      	uxth	r3, r3
 8001f02:	3b01      	subs	r3, #1
 8001f04:	b29a      	uxth	r2, r3
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d1cf      	bne.n	8001eb4 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	9300      	str	r3, [sp, #0]
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	2140      	movs	r1, #64	; 0x40
 8001f1e:	68f8      	ldr	r0, [r7, #12]
 8001f20:	f000 f810 	bl	8001f44 <UART_WaitOnFlagUntilTimeout>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e006      	b.n	8001f3c <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2220      	movs	r2, #32
 8001f32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001f36:	2300      	movs	r3, #0
 8001f38:	e000      	b.n	8001f3c <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001f3a:	2302      	movs	r3, #2
  }
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3720      	adds	r7, #32
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b090      	sub	sp, #64	; 0x40
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	60b9      	str	r1, [r7, #8]
 8001f4e:	603b      	str	r3, [r7, #0]
 8001f50:	4613      	mov	r3, r2
 8001f52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f54:	e050      	b.n	8001ff8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f5c:	d04c      	beq.n	8001ff8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001f5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d007      	beq.n	8001f74 <UART_WaitOnFlagUntilTimeout+0x30>
 8001f64:	f7fe fb7c 	bl	8000660 <HAL_GetTick>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d241      	bcs.n	8001ff8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	330c      	adds	r3, #12
 8001f7a:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f7e:	e853 3f00 	ldrex	r3, [r3]
 8001f82:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f86:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001f8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	330c      	adds	r3, #12
 8001f92:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f94:	637a      	str	r2, [r7, #52]	; 0x34
 8001f96:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f98:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001f9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f9c:	e841 2300 	strex	r3, r2, [r1]
 8001fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d1e5      	bne.n	8001f74 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	3314      	adds	r3, #20
 8001fae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	e853 3f00 	ldrex	r3, [r3]
 8001fb6:	613b      	str	r3, [r7, #16]
   return(result);
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	f023 0301 	bic.w	r3, r3, #1
 8001fbe:	63bb      	str	r3, [r7, #56]	; 0x38
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	3314      	adds	r3, #20
 8001fc6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001fc8:	623a      	str	r2, [r7, #32]
 8001fca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fcc:	69f9      	ldr	r1, [r7, #28]
 8001fce:	6a3a      	ldr	r2, [r7, #32]
 8001fd0:	e841 2300 	strex	r3, r2, [r1]
 8001fd4:	61bb      	str	r3, [r7, #24]
   return(result);
 8001fd6:	69bb      	ldr	r3, [r7, #24]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d1e5      	bne.n	8001fa8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	2220      	movs	r2, #32
 8001fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2220      	movs	r2, #32
 8001fe8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e00f      	b.n	8002018 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	4013      	ands	r3, r2
 8002002:	68ba      	ldr	r2, [r7, #8]
 8002004:	429a      	cmp	r2, r3
 8002006:	bf0c      	ite	eq
 8002008:	2301      	moveq	r3, #1
 800200a:	2300      	movne	r3, #0
 800200c:	b2db      	uxtb	r3, r3
 800200e:	461a      	mov	r2, r3
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	429a      	cmp	r2, r3
 8002014:	d09f      	beq.n	8001f56 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002016:	2300      	movs	r3, #0
}
 8002018:	4618      	mov	r0, r3
 800201a:	3740      	adds	r7, #64	; 0x40
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002020:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002024:	b0c0      	sub	sp, #256	; 0x100
 8002026:	af00      	add	r7, sp, #0
 8002028:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800202c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	691b      	ldr	r3, [r3, #16]
 8002034:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800203c:	68d9      	ldr	r1, [r3, #12]
 800203e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	ea40 0301 	orr.w	r3, r0, r1
 8002048:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800204a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800204e:	689a      	ldr	r2, [r3, #8]
 8002050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002054:	691b      	ldr	r3, [r3, #16]
 8002056:	431a      	orrs	r2, r3
 8002058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800205c:	695b      	ldr	r3, [r3, #20]
 800205e:	431a      	orrs	r2, r3
 8002060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002064:	69db      	ldr	r3, [r3, #28]
 8002066:	4313      	orrs	r3, r2
 8002068:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800206c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002078:	f021 010c 	bic.w	r1, r1, #12
 800207c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002086:	430b      	orrs	r3, r1
 8002088:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800208a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	695b      	ldr	r3, [r3, #20]
 8002092:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002096:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800209a:	6999      	ldr	r1, [r3, #24]
 800209c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	ea40 0301 	orr.w	r3, r0, r1
 80020a6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80020a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	4b91      	ldr	r3, [pc, #580]	; (80022f4 <UART_SetConfig+0x2d4>)
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d005      	beq.n	80020c0 <UART_SetConfig+0xa0>
 80020b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	4b8f      	ldr	r3, [pc, #572]	; (80022f8 <UART_SetConfig+0x2d8>)
 80020bc:	429a      	cmp	r2, r3
 80020be:	d104      	bne.n	80020ca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80020c0:	f7ff fe44 	bl	8001d4c <HAL_RCC_GetPCLK2Freq>
 80020c4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80020c8:	e003      	b.n	80020d2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80020ca:	f7ff fe2b 	bl	8001d24 <HAL_RCC_GetPCLK1Freq>
 80020ce:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020d6:	69db      	ldr	r3, [r3, #28]
 80020d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020dc:	f040 8110 	bne.w	8002300 <UART_SetConfig+0x2e0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80020e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80020e4:	2200      	movs	r2, #0
 80020e6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80020ea:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80020ee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80020f2:	4622      	mov	r2, r4
 80020f4:	462b      	mov	r3, r5
 80020f6:	1891      	adds	r1, r2, r2
 80020f8:	65b9      	str	r1, [r7, #88]	; 0x58
 80020fa:	415b      	adcs	r3, r3
 80020fc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80020fe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002102:	4620      	mov	r0, r4
 8002104:	4629      	mov	r1, r5
 8002106:	4604      	mov	r4, r0
 8002108:	eb12 0804 	adds.w	r8, r2, r4
 800210c:	460c      	mov	r4, r1
 800210e:	eb43 0904 	adc.w	r9, r3, r4
 8002112:	f04f 0200 	mov.w	r2, #0
 8002116:	f04f 0300 	mov.w	r3, #0
 800211a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800211e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002122:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002126:	4690      	mov	r8, r2
 8002128:	4699      	mov	r9, r3
 800212a:	4603      	mov	r3, r0
 800212c:	eb18 0303 	adds.w	r3, r8, r3
 8002130:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002134:	460b      	mov	r3, r1
 8002136:	eb49 0303 	adc.w	r3, r9, r3
 800213a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800213e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800214a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800214e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002152:	460b      	mov	r3, r1
 8002154:	18db      	adds	r3, r3, r3
 8002156:	653b      	str	r3, [r7, #80]	; 0x50
 8002158:	4613      	mov	r3, r2
 800215a:	eb42 0303 	adc.w	r3, r2, r3
 800215e:	657b      	str	r3, [r7, #84]	; 0x54
 8002160:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002164:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002168:	f7fe f892 	bl	8000290 <__aeabi_uldivmod>
 800216c:	4602      	mov	r2, r0
 800216e:	460b      	mov	r3, r1
 8002170:	4b62      	ldr	r3, [pc, #392]	; (80022fc <UART_SetConfig+0x2dc>)
 8002172:	fba3 2302 	umull	r2, r3, r3, r2
 8002176:	095b      	lsrs	r3, r3, #5
 8002178:	011c      	lsls	r4, r3, #4
 800217a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800217e:	2200      	movs	r2, #0
 8002180:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002184:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002188:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800218c:	4642      	mov	r2, r8
 800218e:	464b      	mov	r3, r9
 8002190:	1891      	adds	r1, r2, r2
 8002192:	64b9      	str	r1, [r7, #72]	; 0x48
 8002194:	415b      	adcs	r3, r3
 8002196:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002198:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800219c:	4645      	mov	r5, r8
 800219e:	eb12 0a05 	adds.w	sl, r2, r5
 80021a2:	4640      	mov	r0, r8
 80021a4:	4649      	mov	r1, r9
 80021a6:	460d      	mov	r5, r1
 80021a8:	eb43 0b05 	adc.w	fp, r3, r5
 80021ac:	f04f 0200 	mov.w	r2, #0
 80021b0:	f04f 0300 	mov.w	r3, #0
 80021b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80021b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80021bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021c0:	4692      	mov	sl, r2
 80021c2:	469b      	mov	fp, r3
 80021c4:	4603      	mov	r3, r0
 80021c6:	eb1a 0303 	adds.w	r3, sl, r3
 80021ca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80021ce:	460b      	mov	r3, r1
 80021d0:	eb4b 0303 	adc.w	r3, fp, r3
 80021d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80021d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80021e4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80021e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80021ec:	460b      	mov	r3, r1
 80021ee:	18db      	adds	r3, r3, r3
 80021f0:	643b      	str	r3, [r7, #64]	; 0x40
 80021f2:	4613      	mov	r3, r2
 80021f4:	eb42 0303 	adc.w	r3, r2, r3
 80021f8:	647b      	str	r3, [r7, #68]	; 0x44
 80021fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80021fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002202:	f7fe f845 	bl	8000290 <__aeabi_uldivmod>
 8002206:	4602      	mov	r2, r0
 8002208:	460b      	mov	r3, r1
 800220a:	4611      	mov	r1, r2
 800220c:	4b3b      	ldr	r3, [pc, #236]	; (80022fc <UART_SetConfig+0x2dc>)
 800220e:	fba3 2301 	umull	r2, r3, r3, r1
 8002212:	095b      	lsrs	r3, r3, #5
 8002214:	2264      	movs	r2, #100	; 0x64
 8002216:	fb02 f303 	mul.w	r3, r2, r3
 800221a:	1acb      	subs	r3, r1, r3
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002222:	4b36      	ldr	r3, [pc, #216]	; (80022fc <UART_SetConfig+0x2dc>)
 8002224:	fba3 2302 	umull	r2, r3, r3, r2
 8002228:	095b      	lsrs	r3, r3, #5
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002230:	441c      	add	r4, r3
 8002232:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002236:	2200      	movs	r2, #0
 8002238:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800223c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002240:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002244:	4642      	mov	r2, r8
 8002246:	464b      	mov	r3, r9
 8002248:	1891      	adds	r1, r2, r2
 800224a:	63b9      	str	r1, [r7, #56]	; 0x38
 800224c:	415b      	adcs	r3, r3
 800224e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002250:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002254:	4641      	mov	r1, r8
 8002256:	1851      	adds	r1, r2, r1
 8002258:	6339      	str	r1, [r7, #48]	; 0x30
 800225a:	4649      	mov	r1, r9
 800225c:	414b      	adcs	r3, r1
 800225e:	637b      	str	r3, [r7, #52]	; 0x34
 8002260:	f04f 0200 	mov.w	r2, #0
 8002264:	f04f 0300 	mov.w	r3, #0
 8002268:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800226c:	4659      	mov	r1, fp
 800226e:	00cb      	lsls	r3, r1, #3
 8002270:	4655      	mov	r5, sl
 8002272:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8002276:	4651      	mov	r1, sl
 8002278:	00ca      	lsls	r2, r1, #3
 800227a:	4610      	mov	r0, r2
 800227c:	4619      	mov	r1, r3
 800227e:	4603      	mov	r3, r0
 8002280:	4642      	mov	r2, r8
 8002282:	189b      	adds	r3, r3, r2
 8002284:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002288:	464b      	mov	r3, r9
 800228a:	460a      	mov	r2, r1
 800228c:	eb42 0303 	adc.w	r3, r2, r3
 8002290:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2200      	movs	r2, #0
 800229c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80022a0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80022a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80022a8:	460b      	mov	r3, r1
 80022aa:	18db      	adds	r3, r3, r3
 80022ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80022ae:	4613      	mov	r3, r2
 80022b0:	eb42 0303 	adc.w	r3, r2, r3
 80022b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80022ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80022be:	f7fd ffe7 	bl	8000290 <__aeabi_uldivmod>
 80022c2:	4602      	mov	r2, r0
 80022c4:	460b      	mov	r3, r1
 80022c6:	4b0d      	ldr	r3, [pc, #52]	; (80022fc <UART_SetConfig+0x2dc>)
 80022c8:	fba3 1302 	umull	r1, r3, r3, r2
 80022cc:	095b      	lsrs	r3, r3, #5
 80022ce:	2164      	movs	r1, #100	; 0x64
 80022d0:	fb01 f303 	mul.w	r3, r1, r3
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	00db      	lsls	r3, r3, #3
 80022d8:	3332      	adds	r3, #50	; 0x32
 80022da:	4a08      	ldr	r2, [pc, #32]	; (80022fc <UART_SetConfig+0x2dc>)
 80022dc:	fba2 2303 	umull	r2, r3, r2, r3
 80022e0:	095b      	lsrs	r3, r3, #5
 80022e2:	f003 0207 	and.w	r2, r3, #7
 80022e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4422      	add	r2, r4
 80022ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80022f0:	e10a      	b.n	8002508 <UART_SetConfig+0x4e8>
 80022f2:	bf00      	nop
 80022f4:	40011000 	.word	0x40011000
 80022f8:	40011400 	.word	0x40011400
 80022fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002300:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002304:	2200      	movs	r2, #0
 8002306:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800230a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800230e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002312:	4642      	mov	r2, r8
 8002314:	464b      	mov	r3, r9
 8002316:	1891      	adds	r1, r2, r2
 8002318:	6239      	str	r1, [r7, #32]
 800231a:	415b      	adcs	r3, r3
 800231c:	627b      	str	r3, [r7, #36]	; 0x24
 800231e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002322:	4641      	mov	r1, r8
 8002324:	1854      	adds	r4, r2, r1
 8002326:	46cc      	mov	ip, r9
 8002328:	eb43 050c 	adc.w	r5, r3, ip
 800232c:	f04f 0200 	mov.w	r2, #0
 8002330:	f04f 0300 	mov.w	r3, #0
 8002334:	00eb      	lsls	r3, r5, #3
 8002336:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800233a:	00e2      	lsls	r2, r4, #3
 800233c:	4614      	mov	r4, r2
 800233e:	461d      	mov	r5, r3
 8002340:	4640      	mov	r0, r8
 8002342:	4649      	mov	r1, r9
 8002344:	4603      	mov	r3, r0
 8002346:	18e3      	adds	r3, r4, r3
 8002348:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800234c:	460b      	mov	r3, r1
 800234e:	eb45 0303 	adc.w	r3, r5, r3
 8002352:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002362:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002366:	f04f 0200 	mov.w	r2, #0
 800236a:	f04f 0300 	mov.w	r3, #0
 800236e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002372:	4629      	mov	r1, r5
 8002374:	008b      	lsls	r3, r1, #2
 8002376:	4620      	mov	r0, r4
 8002378:	4629      	mov	r1, r5
 800237a:	4604      	mov	r4, r0
 800237c:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8002380:	4601      	mov	r1, r0
 8002382:	008a      	lsls	r2, r1, #2
 8002384:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002388:	f7fd ff82 	bl	8000290 <__aeabi_uldivmod>
 800238c:	4602      	mov	r2, r0
 800238e:	460b      	mov	r3, r1
 8002390:	4b60      	ldr	r3, [pc, #384]	; (8002514 <UART_SetConfig+0x4f4>)
 8002392:	fba3 2302 	umull	r2, r3, r3, r2
 8002396:	095b      	lsrs	r3, r3, #5
 8002398:	011c      	lsls	r4, r3, #4
 800239a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800239e:	2200      	movs	r2, #0
 80023a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80023a4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80023a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80023ac:	4642      	mov	r2, r8
 80023ae:	464b      	mov	r3, r9
 80023b0:	1891      	adds	r1, r2, r2
 80023b2:	61b9      	str	r1, [r7, #24]
 80023b4:	415b      	adcs	r3, r3
 80023b6:	61fb      	str	r3, [r7, #28]
 80023b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023bc:	4641      	mov	r1, r8
 80023be:	1851      	adds	r1, r2, r1
 80023c0:	6139      	str	r1, [r7, #16]
 80023c2:	4649      	mov	r1, r9
 80023c4:	414b      	adcs	r3, r1
 80023c6:	617b      	str	r3, [r7, #20]
 80023c8:	f04f 0200 	mov.w	r2, #0
 80023cc:	f04f 0300 	mov.w	r3, #0
 80023d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80023d4:	4659      	mov	r1, fp
 80023d6:	00cb      	lsls	r3, r1, #3
 80023d8:	4655      	mov	r5, sl
 80023da:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80023de:	4651      	mov	r1, sl
 80023e0:	00ca      	lsls	r2, r1, #3
 80023e2:	4610      	mov	r0, r2
 80023e4:	4619      	mov	r1, r3
 80023e6:	4603      	mov	r3, r0
 80023e8:	4642      	mov	r2, r8
 80023ea:	189b      	adds	r3, r3, r2
 80023ec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80023f0:	464b      	mov	r3, r9
 80023f2:	460a      	mov	r2, r1
 80023f4:	eb42 0303 	adc.w	r3, r2, r3
 80023f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80023fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	67bb      	str	r3, [r7, #120]	; 0x78
 8002406:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002408:	f04f 0200 	mov.w	r2, #0
 800240c:	f04f 0300 	mov.w	r3, #0
 8002410:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002414:	4649      	mov	r1, r9
 8002416:	008b      	lsls	r3, r1, #2
 8002418:	4645      	mov	r5, r8
 800241a:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 800241e:	4641      	mov	r1, r8
 8002420:	008a      	lsls	r2, r1, #2
 8002422:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002426:	f7fd ff33 	bl	8000290 <__aeabi_uldivmod>
 800242a:	4602      	mov	r2, r0
 800242c:	460b      	mov	r3, r1
 800242e:	4611      	mov	r1, r2
 8002430:	4b38      	ldr	r3, [pc, #224]	; (8002514 <UART_SetConfig+0x4f4>)
 8002432:	fba3 2301 	umull	r2, r3, r3, r1
 8002436:	095b      	lsrs	r3, r3, #5
 8002438:	2264      	movs	r2, #100	; 0x64
 800243a:	fb02 f303 	mul.w	r3, r2, r3
 800243e:	1acb      	subs	r3, r1, r3
 8002440:	011b      	lsls	r3, r3, #4
 8002442:	3332      	adds	r3, #50	; 0x32
 8002444:	4a33      	ldr	r2, [pc, #204]	; (8002514 <UART_SetConfig+0x4f4>)
 8002446:	fba2 2303 	umull	r2, r3, r2, r3
 800244a:	095b      	lsrs	r3, r3, #5
 800244c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002450:	441c      	add	r4, r3
 8002452:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002456:	2200      	movs	r2, #0
 8002458:	673b      	str	r3, [r7, #112]	; 0x70
 800245a:	677a      	str	r2, [r7, #116]	; 0x74
 800245c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002460:	4642      	mov	r2, r8
 8002462:	464b      	mov	r3, r9
 8002464:	1891      	adds	r1, r2, r2
 8002466:	60b9      	str	r1, [r7, #8]
 8002468:	415b      	adcs	r3, r3
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002470:	4641      	mov	r1, r8
 8002472:	1851      	adds	r1, r2, r1
 8002474:	6039      	str	r1, [r7, #0]
 8002476:	4649      	mov	r1, r9
 8002478:	414b      	adcs	r3, r1
 800247a:	607b      	str	r3, [r7, #4]
 800247c:	f04f 0200 	mov.w	r2, #0
 8002480:	f04f 0300 	mov.w	r3, #0
 8002484:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002488:	4659      	mov	r1, fp
 800248a:	00cb      	lsls	r3, r1, #3
 800248c:	4655      	mov	r5, sl
 800248e:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8002492:	4651      	mov	r1, sl
 8002494:	00ca      	lsls	r2, r1, #3
 8002496:	4610      	mov	r0, r2
 8002498:	4619      	mov	r1, r3
 800249a:	4603      	mov	r3, r0
 800249c:	4642      	mov	r2, r8
 800249e:	189b      	adds	r3, r3, r2
 80024a0:	66bb      	str	r3, [r7, #104]	; 0x68
 80024a2:	464b      	mov	r3, r9
 80024a4:	460a      	mov	r2, r1
 80024a6:	eb42 0303 	adc.w	r3, r2, r3
 80024aa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80024ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	663b      	str	r3, [r7, #96]	; 0x60
 80024b6:	667a      	str	r2, [r7, #100]	; 0x64
 80024b8:	f04f 0200 	mov.w	r2, #0
 80024bc:	f04f 0300 	mov.w	r3, #0
 80024c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80024c4:	4649      	mov	r1, r9
 80024c6:	008b      	lsls	r3, r1, #2
 80024c8:	4645      	mov	r5, r8
 80024ca:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 80024ce:	4641      	mov	r1, r8
 80024d0:	008a      	lsls	r2, r1, #2
 80024d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80024d6:	f7fd fedb 	bl	8000290 <__aeabi_uldivmod>
 80024da:	4602      	mov	r2, r0
 80024dc:	460b      	mov	r3, r1
 80024de:	4b0d      	ldr	r3, [pc, #52]	; (8002514 <UART_SetConfig+0x4f4>)
 80024e0:	fba3 1302 	umull	r1, r3, r3, r2
 80024e4:	095b      	lsrs	r3, r3, #5
 80024e6:	2164      	movs	r1, #100	; 0x64
 80024e8:	fb01 f303 	mul.w	r3, r1, r3
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	011b      	lsls	r3, r3, #4
 80024f0:	3332      	adds	r3, #50	; 0x32
 80024f2:	4a08      	ldr	r2, [pc, #32]	; (8002514 <UART_SetConfig+0x4f4>)
 80024f4:	fba2 2303 	umull	r2, r3, r2, r3
 80024f8:	095b      	lsrs	r3, r3, #5
 80024fa:	f003 020f 	and.w	r2, r3, #15
 80024fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4422      	add	r2, r4
 8002506:	609a      	str	r2, [r3, #8]
}
 8002508:	bf00      	nop
 800250a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800250e:	46bd      	mov	sp, r7
 8002510:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002514:	51eb851f 	.word	0x51eb851f

08002518 <ADC_PA0_DMA_Init>:
	HAL_NVIC_SetPriority(ADC_IRQn,0,0);
	HAL_NVIC_EnableIRQ(ADC_IRQn);
}

void ADC_PA0_DMA_Init(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b08c      	sub	sp, #48	; 0x30
 800251c:	af00      	add	r7, sp, #0
	// Configure GPIO PA0 as analog mode
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800251e:	2300      	movs	r3, #0
 8002520:	60bb      	str	r3, [r7, #8]
 8002522:	4b4e      	ldr	r3, [pc, #312]	; (800265c <ADC_PA0_DMA_Init+0x144>)
 8002524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002526:	4a4d      	ldr	r2, [pc, #308]	; (800265c <ADC_PA0_DMA_Init+0x144>)
 8002528:	f043 0301 	orr.w	r3, r3, #1
 800252c:	6313      	str	r3, [r2, #48]	; 0x30
 800252e:	4b4b      	ldr	r3, [pc, #300]	; (800265c <ADC_PA0_DMA_Init+0x144>)
 8002530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002532:	f003 0301 	and.w	r3, r3, #1
 8002536:	60bb      	str	r3, [r7, #8]
 8002538:	68bb      	ldr	r3, [r7, #8]

	GPIO_InitTypeDef Gpiostruct;

	Gpiostruct.Pin 		= GPIO_PIN_0;
 800253a:	2301      	movs	r3, #1
 800253c:	61fb      	str	r3, [r7, #28]
	Gpiostruct.Mode 	= GPIO_MODE_ANALOG;
 800253e:	2303      	movs	r3, #3
 8002540:	623b      	str	r3, [r7, #32]
	Gpiostruct.Pull		= GPIO_NOPULL;
 8002542:	2300      	movs	r3, #0
 8002544:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_GPIO_Init(GPIOA,&Gpiostruct);
 8002546:	f107 031c 	add.w	r3, r7, #28
 800254a:	4619      	mov	r1, r3
 800254c:	4844      	ldr	r0, [pc, #272]	; (8002660 <ADC_PA0_DMA_Init+0x148>)
 800254e:	f7ff fa45 	bl	80019dc <HAL_GPIO_Init>

	// Configure ADC for continuous conversion mode
	__HAL_RCC_ADC1_CLK_ENABLE();
 8002552:	2300      	movs	r3, #0
 8002554:	607b      	str	r3, [r7, #4]
 8002556:	4b41      	ldr	r3, [pc, #260]	; (800265c <ADC_PA0_DMA_Init+0x144>)
 8002558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800255a:	4a40      	ldr	r2, [pc, #256]	; (800265c <ADC_PA0_DMA_Init+0x144>)
 800255c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002560:	6453      	str	r3, [r2, #68]	; 0x44
 8002562:	4b3e      	ldr	r3, [pc, #248]	; (800265c <ADC_PA0_DMA_Init+0x144>)
 8002564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800256a:	607b      	str	r3, [r7, #4]
 800256c:	687b      	ldr	r3, [r7, #4]

	hadc1.Instance 						= ADC1;
 800256e:	4b3d      	ldr	r3, [pc, #244]	; (8002664 <ADC_PA0_DMA_Init+0x14c>)
 8002570:	4a3d      	ldr	r2, [pc, #244]	; (8002668 <ADC_PA0_DMA_Init+0x150>)
 8002572:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler 			= ADC_CLOCKPRESCALER_PCLK_DIV2;
 8002574:	4b3b      	ldr	r3, [pc, #236]	; (8002664 <ADC_PA0_DMA_Init+0x14c>)
 8002576:	2200      	movs	r2, #0
 8002578:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution				= ADC_RESOLUTION_12B;
 800257a:	4b3a      	ldr	r3, [pc, #232]	; (8002664 <ADC_PA0_DMA_Init+0x14c>)
 800257c:	2200      	movs	r2, #0
 800257e:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode		= ENABLE;
 8002580:	4b38      	ldr	r3, [pc, #224]	; (8002664 <ADC_PA0_DMA_Init+0x14c>)
 8002582:	2201      	movs	r2, #1
 8002584:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode	= DISABLE;
 8002586:	4b37      	ldr	r3, [pc, #220]	; (8002664 <ADC_PA0_DMA_Init+0x14c>)
 8002588:	2200      	movs	r2, #0
 800258a:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge		= ADC_EXTERNALTRIGCONVEDGE_NONE;
 800258e:	4b35      	ldr	r3, [pc, #212]	; (8002664 <ADC_PA0_DMA_Init+0x14c>)
 8002590:	2200      	movs	r2, #0
 8002592:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv			= ADC_SOFTWARE_START;
 8002594:	4b33      	ldr	r3, [pc, #204]	; (8002664 <ADC_PA0_DMA_Init+0x14c>)
 8002596:	4a35      	ldr	r2, [pc, #212]	; (800266c <ADC_PA0_DMA_Init+0x154>)
 8002598:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign				= ADC_DATAALIGN_RIGHT;
 800259a:	4b32      	ldr	r3, [pc, #200]	; (8002664 <ADC_PA0_DMA_Init+0x14c>)
 800259c:	2200      	movs	r2, #0
 800259e:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion			= 1;
 80025a0:	4b30      	ldr	r3, [pc, #192]	; (8002664 <ADC_PA0_DMA_Init+0x14c>)
 80025a2:	2201      	movs	r2, #1
 80025a4:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests	= ENABLE;
 80025a6:	4b2f      	ldr	r3, [pc, #188]	; (8002664 <ADC_PA0_DMA_Init+0x14c>)
 80025a8:	2201      	movs	r2, #1
 80025aa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection				= ADC_EOC_SINGLE_CONV;
 80025ae:	4b2d      	ldr	r3, [pc, #180]	; (8002664 <ADC_PA0_DMA_Init+0x14c>)
 80025b0:	2201      	movs	r2, #1
 80025b2:	615a      	str	r2, [r3, #20]

	HAL_ADC_Init(&hadc1);
 80025b4:	482b      	ldr	r0, [pc, #172]	; (8002664 <ADC_PA0_DMA_Init+0x14c>)
 80025b6:	f7fe f85d 	bl	8000674 <HAL_ADC_Init>

	// Configure Channel for ADC and link PA0  and ADC1
	ADC_ChannelConfTypeDef	sconfig;

	sconfig.Channel			=	ADC_CHANNEL_0;
 80025ba:	2300      	movs	r3, #0
 80025bc:	60fb      	str	r3, [r7, #12]
	sconfig.Rank			= 	1;
 80025be:	2301      	movs	r3, #1
 80025c0:	613b      	str	r3, [r7, #16]
	sconfig.SamplingTime	=	ADC_SAMPLETIME_480CYCLES;
 80025c2:	2307      	movs	r3, #7
 80025c4:	617b      	str	r3, [r7, #20]

	HAL_ADC_ConfigChannel(&hadc1, &sconfig);
 80025c6:	f107 030c 	add.w	r3, r7, #12
 80025ca:	4619      	mov	r1, r3
 80025cc:	4825      	ldr	r0, [pc, #148]	; (8002664 <ADC_PA0_DMA_Init+0x14c>)
 80025ce:	f7fe fae1 	bl	8000b94 <HAL_ADC_ConfigChannel>
	// NVIC Set priority and enable IRQ handle
//	HAL_NVIC_SetPriority(ADC_IRQn,0,0);
//	HAL_NVIC_EnableIRQ(ADC_IRQn);

	// DMA CODING
	__HAL_RCC_DMA2_CLK_ENABLE();
 80025d2:	2300      	movs	r3, #0
 80025d4:	603b      	str	r3, [r7, #0]
 80025d6:	4b21      	ldr	r3, [pc, #132]	; (800265c <ADC_PA0_DMA_Init+0x144>)
 80025d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025da:	4a20      	ldr	r2, [pc, #128]	; (800265c <ADC_PA0_DMA_Init+0x144>)
 80025dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80025e0:	6313      	str	r3, [r2, #48]	; 0x30
 80025e2:	4b1e      	ldr	r3, [pc, #120]	; (800265c <ADC_PA0_DMA_Init+0x144>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025ea:	603b      	str	r3, [r7, #0]
 80025ec:	683b      	ldr	r3, [r7, #0]

	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn,0, 0);
 80025ee:	2200      	movs	r2, #0
 80025f0:	2100      	movs	r1, #0
 80025f2:	2038      	movs	r0, #56	; 0x38
 80025f4:	f7fe fe4f 	bl	8001296 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80025f8:	2038      	movs	r0, #56	; 0x38
 80025fa:	f7fe fe68 	bl	80012ce <HAL_NVIC_EnableIRQ>

	hdma2.Instance 						= DMA2_Stream0;
 80025fe:	4b1c      	ldr	r3, [pc, #112]	; (8002670 <ADC_PA0_DMA_Init+0x158>)
 8002600:	4a1c      	ldr	r2, [pc, #112]	; (8002674 <ADC_PA0_DMA_Init+0x15c>)
 8002602:	601a      	str	r2, [r3, #0]
	hdma2.Init.Channel 					= DMA_CHANNEL_0;
 8002604:	4b1a      	ldr	r3, [pc, #104]	; (8002670 <ADC_PA0_DMA_Init+0x158>)
 8002606:	2200      	movs	r2, #0
 8002608:	605a      	str	r2, [r3, #4]
	hdma2.Init.Direction				= DMA_PERIPH_TO_MEMORY;
 800260a:	4b19      	ldr	r3, [pc, #100]	; (8002670 <ADC_PA0_DMA_Init+0x158>)
 800260c:	2200      	movs	r2, #0
 800260e:	609a      	str	r2, [r3, #8]
	hdma2.Init.PeriphInc				= DMA_PINC_DISABLE;
 8002610:	4b17      	ldr	r3, [pc, #92]	; (8002670 <ADC_PA0_DMA_Init+0x158>)
 8002612:	2200      	movs	r2, #0
 8002614:	60da      	str	r2, [r3, #12]
	hdma2.Init.MemInc					= DMA_MINC_ENABLE;
 8002616:	4b16      	ldr	r3, [pc, #88]	; (8002670 <ADC_PA0_DMA_Init+0x158>)
 8002618:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800261c:	611a      	str	r2, [r3, #16]
	hdma2.Init.PeriphDataAlignment		= DMA_PDATAALIGN_HALFWORD;
 800261e:	4b14      	ldr	r3, [pc, #80]	; (8002670 <ADC_PA0_DMA_Init+0x158>)
 8002620:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002624:	615a      	str	r2, [r3, #20]
	hdma2.Init.MemDataAlignment			= DMA_MDATAALIGN_HALFWORD;
 8002626:	4b12      	ldr	r3, [pc, #72]	; (8002670 <ADC_PA0_DMA_Init+0x158>)
 8002628:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800262c:	619a      	str	r2, [r3, #24]
	hdma2.Init.Mode						= DMA_CIRCULAR;
 800262e:	4b10      	ldr	r3, [pc, #64]	; (8002670 <ADC_PA0_DMA_Init+0x158>)
 8002630:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002634:	61da      	str	r2, [r3, #28]
	hdma2.Init.Priority					= DMA_PRIORITY_LOW;
 8002636:	4b0e      	ldr	r3, [pc, #56]	; (8002670 <ADC_PA0_DMA_Init+0x158>)
 8002638:	2200      	movs	r2, #0
 800263a:	621a      	str	r2, [r3, #32]
	hdma2.Init.FIFOMode					= DMA_FIFOMODE_DISABLE;
 800263c:	4b0c      	ldr	r3, [pc, #48]	; (8002670 <ADC_PA0_DMA_Init+0x158>)
 800263e:	2200      	movs	r2, #0
 8002640:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_DMA_Init(&hdma2);
 8002642:	480b      	ldr	r0, [pc, #44]	; (8002670 <ADC_PA0_DMA_Init+0x158>)
 8002644:	f7fe fe5e 	bl	8001304 <HAL_DMA_Init>

	// LINK DMA and ADC
	__HAL_LINKDMA(&hadc1,DMA_Handle,hdma2);
 8002648:	4b06      	ldr	r3, [pc, #24]	; (8002664 <ADC_PA0_DMA_Init+0x14c>)
 800264a:	4a09      	ldr	r2, [pc, #36]	; (8002670 <ADC_PA0_DMA_Init+0x158>)
 800264c:	639a      	str	r2, [r3, #56]	; 0x38
 800264e:	4b08      	ldr	r3, [pc, #32]	; (8002670 <ADC_PA0_DMA_Init+0x158>)
 8002650:	4a04      	ldr	r2, [pc, #16]	; (8002664 <ADC_PA0_DMA_Init+0x14c>)
 8002652:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002654:	bf00      	nop
 8002656:	3730      	adds	r7, #48	; 0x30
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40023800 	.word	0x40023800
 8002660:	40020000 	.word	0x40020000
 8002664:	200000e8 	.word	0x200000e8
 8002668:	40012000 	.word	0x40012000
 800266c:	0f000001 	.word	0x0f000001
 8002670:	20000088 	.word	0x20000088
 8002674:	40026410 	.word	0x40026410

08002678 <DMA2_Stream0_IRQHandler>:

void DMA2_Stream0_IRQHandler(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma2);
 800267c:	4802      	ldr	r0, [pc, #8]	; (8002688 <DMA2_Stream0_IRQHandler+0x10>)
 800267e:	f7fe ff47 	bl	8001510 <HAL_DMA_IRQHandler>
}
 8002682:	bf00      	nop
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	20000088 	.word	0x20000088

0800268c <ADC_IRQHandler>:


void ADC_IRQHandler(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
	HAL_ADC_IRQHandler(&hadc1);
 8002690:	4802      	ldr	r0, [pc, #8]	; (800269c <ADC_IRQHandler+0x10>)
 8002692:	f7fe f83b 	bl	800070c <HAL_ADC_IRQHandler>
}
 8002696:	bf00      	nop
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	200000e8 	.word	0x200000e8

080026a0 <main>:
/* GLOBAL VARIABLES */
ADC_HandleTypeDef hadc1;
uint32_t Sensor_Value[1];

int main(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
	HAL_Init();
 80026a4:	f7fd ff72 	bl	800058c <HAL_Init>
	UART1_Init();
 80026a8:	f000 f8cc 	bl	8002844 <UART1_Init>
	ADC_PA0_DMA_Init();
 80026ac:	f7ff ff34 	bl	8002518 <ADC_PA0_DMA_Init>

	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)Sensor_Value, 1);
 80026b0:	2201      	movs	r2, #1
 80026b2:	4905      	ldr	r1, [pc, #20]	; (80026c8 <main+0x28>)
 80026b4:	4805      	ldr	r0, [pc, #20]	; (80026cc <main+0x2c>)
 80026b6:	f7fe f939 	bl	800092c <HAL_ADC_Start_DMA>

	while(1)
	{
		// 3, Get conversion
		printf("Sensor Value is :- %d \n\r",(int)Sensor_Value);
 80026ba:	4b03      	ldr	r3, [pc, #12]	; (80026c8 <main+0x28>)
 80026bc:	4619      	mov	r1, r3
 80026be:	4804      	ldr	r0, [pc, #16]	; (80026d0 <main+0x30>)
 80026c0:	f000 fa04 	bl	8002acc <iprintf>
 80026c4:	e7f9      	b.n	80026ba <main+0x1a>
 80026c6:	bf00      	nop
 80026c8:	20000130 	.word	0x20000130
 80026cc:	200000e8 	.word	0x200000e8
 80026d0:	080037c0 	.word	0x080037c0

080026d4 <SysTick_Handler>:
//    /* Loop forever */
//	for(;;);
}

void SysTick_Handler(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80026d8:	f7fd ffb0 	bl	800063c <HAL_IncTick>
}
 80026dc:	bf00      	nop
 80026de:	bd80      	pop	{r7, pc}

080026e0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b086      	sub	sp, #24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ec:	2300      	movs	r3, #0
 80026ee:	617b      	str	r3, [r7, #20]
 80026f0:	e00a      	b.n	8002708 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026f2:	f3af 8000 	nop.w
 80026f6:	4601      	mov	r1, r0
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	1c5a      	adds	r2, r3, #1
 80026fc:	60ba      	str	r2, [r7, #8]
 80026fe:	b2ca      	uxtb	r2, r1
 8002700:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	3301      	adds	r3, #1
 8002706:	617b      	str	r3, [r7, #20]
 8002708:	697a      	ldr	r2, [r7, #20]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	429a      	cmp	r2, r3
 800270e:	dbf0      	blt.n	80026f2 <_read+0x12>
  }

  return len;
 8002710:	687b      	ldr	r3, [r7, #4]
}
 8002712:	4618      	mov	r0, r3
 8002714:	3718      	adds	r7, #24
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}

0800271a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800271a:	b580      	push	{r7, lr}
 800271c:	b086      	sub	sp, #24
 800271e:	af00      	add	r7, sp, #0
 8002720:	60f8      	str	r0, [r7, #12]
 8002722:	60b9      	str	r1, [r7, #8]
 8002724:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002726:	2300      	movs	r3, #0
 8002728:	617b      	str	r3, [r7, #20]
 800272a:	e009      	b.n	8002740 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	1c5a      	adds	r2, r3, #1
 8002730:	60ba      	str	r2, [r7, #8]
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	4618      	mov	r0, r3
 8002736:	f000 f873 	bl	8002820 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	3301      	adds	r3, #1
 800273e:	617b      	str	r3, [r7, #20]
 8002740:	697a      	ldr	r2, [r7, #20]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	429a      	cmp	r2, r3
 8002746:	dbf1      	blt.n	800272c <_write+0x12>
  }
  return len;
 8002748:	687b      	ldr	r3, [r7, #4]
}
 800274a:	4618      	mov	r0, r3
 800274c:	3718      	adds	r7, #24
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}

08002752 <_close>:

int _close(int file)
{
 8002752:	b480      	push	{r7}
 8002754:	b083      	sub	sp, #12
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800275a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800275e:	4618      	mov	r0, r3
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002778:	605a      	str	r2, [r3, #4]
  return 0;
 800277a:	2300      	movs	r3, #0
}
 800277c:	4618      	mov	r0, r3
 800277e:	370c      	adds	r7, #12
 8002780:	46bd      	mov	sp, r7
 8002782:	bc80      	pop	{r7}
 8002784:	4770      	bx	lr

08002786 <_isatty>:

int _isatty(int file)
{
 8002786:	b480      	push	{r7}
 8002788:	b083      	sub	sp, #12
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800278e:	2301      	movs	r3, #1
}
 8002790:	4618      	mov	r0, r3
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr

0800279a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800279a:	b480      	push	{r7}
 800279c:	b085      	sub	sp, #20
 800279e:	af00      	add	r7, sp, #0
 80027a0:	60f8      	str	r0, [r7, #12]
 80027a2:	60b9      	str	r1, [r7, #8]
 80027a4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80027a6:	2300      	movs	r3, #0
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3714      	adds	r7, #20
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bc80      	pop	{r7}
 80027b0:	4770      	bx	lr
	...

080027b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b086      	sub	sp, #24
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027bc:	4a14      	ldr	r2, [pc, #80]	; (8002810 <_sbrk+0x5c>)
 80027be:	4b15      	ldr	r3, [pc, #84]	; (8002814 <_sbrk+0x60>)
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027c8:	4b13      	ldr	r3, [pc, #76]	; (8002818 <_sbrk+0x64>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d102      	bne.n	80027d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027d0:	4b11      	ldr	r3, [pc, #68]	; (8002818 <_sbrk+0x64>)
 80027d2:	4a12      	ldr	r2, [pc, #72]	; (800281c <_sbrk+0x68>)
 80027d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027d6:	4b10      	ldr	r3, [pc, #64]	; (8002818 <_sbrk+0x64>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4413      	add	r3, r2
 80027de:	693a      	ldr	r2, [r7, #16]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d207      	bcs.n	80027f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027e4:	f000 fa16 	bl	8002c14 <__errno>
 80027e8:	4603      	mov	r3, r0
 80027ea:	220c      	movs	r2, #12
 80027ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027ee:	f04f 33ff 	mov.w	r3, #4294967295
 80027f2:	e009      	b.n	8002808 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027f4:	4b08      	ldr	r3, [pc, #32]	; (8002818 <_sbrk+0x64>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027fa:	4b07      	ldr	r3, [pc, #28]	; (8002818 <_sbrk+0x64>)
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4413      	add	r3, r2
 8002802:	4a05      	ldr	r2, [pc, #20]	; (8002818 <_sbrk+0x64>)
 8002804:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002806:	68fb      	ldr	r3, [r7, #12]
}
 8002808:	4618      	mov	r0, r3
 800280a:	3718      	adds	r7, #24
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	20020000 	.word	0x20020000
 8002814:	00000400 	.word	0x00000400
 8002818:	20000134 	.word	0x20000134
 800281c:	200002c8 	.word	0x200002c8

08002820 <__io_putchar>:

UART_HandleTypeDef		Uart1;


int __io_putchar(int ch)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&Uart1,(uint8_t*)&ch,1,100);
 8002828:	1d39      	adds	r1, r7, #4
 800282a:	2364      	movs	r3, #100	; 0x64
 800282c:	2201      	movs	r2, #1
 800282e:	4804      	ldr	r0, [pc, #16]	; (8002840 <__io_putchar+0x20>)
 8002830:	f7ff faf6 	bl	8001e20 <HAL_UART_Transmit>
	return ch;
 8002834:	687b      	ldr	r3, [r7, #4]
}
 8002836:	4618      	mov	r0, r3
 8002838:	3708      	adds	r7, #8
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	20000138 	.word	0x20000138

08002844 <UART1_Init>:


void UART1_Init(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b088      	sub	sp, #32
 8002848:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	60bb      	str	r3, [r7, #8]
 800284e:	4b25      	ldr	r3, [pc, #148]	; (80028e4 <UART1_Init+0xa0>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002852:	4a24      	ldr	r2, [pc, #144]	; (80028e4 <UART1_Init+0xa0>)
 8002854:	f043 0301 	orr.w	r3, r3, #1
 8002858:	6313      	str	r3, [r2, #48]	; 0x30
 800285a:	4b22      	ldr	r3, [pc, #136]	; (80028e4 <UART1_Init+0xa0>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	60bb      	str	r3, [r7, #8]
 8002864:	68bb      	ldr	r3, [r7, #8]

	// Configure Clock for UART
	__HAL_RCC_USART1_CLK_ENABLE();
 8002866:	2300      	movs	r3, #0
 8002868:	607b      	str	r3, [r7, #4]
 800286a:	4b1e      	ldr	r3, [pc, #120]	; (80028e4 <UART1_Init+0xa0>)
 800286c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286e:	4a1d      	ldr	r2, [pc, #116]	; (80028e4 <UART1_Init+0xa0>)
 8002870:	f043 0310 	orr.w	r3, r3, #16
 8002874:	6453      	str	r3, [r2, #68]	; 0x44
 8002876:	4b1b      	ldr	r3, [pc, #108]	; (80028e4 <UART1_Init+0xa0>)
 8002878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800287a:	f003 0310 	and.w	r3, r3, #16
 800287e:	607b      	str	r3, [r7, #4]
 8002880:	687b      	ldr	r3, [r7, #4]

	//GPIO init typedef
	GPIO_InitTypeDef	GpioStruct;

	GpioStruct.Pin			=	GPIO_PIN_9 | GPIO_PIN_10;
 8002882:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002886:	60fb      	str	r3, [r7, #12]
	GpioStruct.Mode 		=	GPIO_MODE_AF_PP;
 8002888:	2302      	movs	r3, #2
 800288a:	613b      	str	r3, [r7, #16]
	GpioStruct.Alternate	=	GPIO_AF7_USART1;
 800288c:	2307      	movs	r3, #7
 800288e:	61fb      	str	r3, [r7, #28]
	GpioStruct.Pull			= 	GPIO_NOPULL;
 8002890:	2300      	movs	r3, #0
 8002892:	617b      	str	r3, [r7, #20]
	GpioStruct.Speed		= 	GPIO_SPEED_FREQ_VERY_HIGH;
 8002894:	2303      	movs	r3, #3
 8002896:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(GPIOA,&GpioStruct);
 8002898:	f107 030c 	add.w	r3, r7, #12
 800289c:	4619      	mov	r1, r3
 800289e:	4812      	ldr	r0, [pc, #72]	; (80028e8 <UART1_Init+0xa4>)
 80028a0:	f7ff f89c 	bl	80019dc <HAL_GPIO_Init>

	// USART2 Configuration


	Uart1.Instance				=	USART1; // USART2 Base Address is given
 80028a4:	4b11      	ldr	r3, [pc, #68]	; (80028ec <UART1_Init+0xa8>)
 80028a6:	4a12      	ldr	r2, [pc, #72]	; (80028f0 <UART1_Init+0xac>)
 80028a8:	601a      	str	r2, [r3, #0]
	// Don't get confused between UART and USART there is just a bit difference
	// We are configuring USART2 as UART

	Uart1.Init.BaudRate			=	115200;
 80028aa:	4b10      	ldr	r3, [pc, #64]	; (80028ec <UART1_Init+0xa8>)
 80028ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80028b0:	605a      	str	r2, [r3, #4]
	Uart1.Init.WordLength		=	UART_WORDLENGTH_8B;
 80028b2:	4b0e      	ldr	r3, [pc, #56]	; (80028ec <UART1_Init+0xa8>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	609a      	str	r2, [r3, #8]
	Uart1.Init.StopBits			=	UART_STOPBITS_1;
 80028b8:	4b0c      	ldr	r3, [pc, #48]	; (80028ec <UART1_Init+0xa8>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	60da      	str	r2, [r3, #12]
	Uart1.Init.Mode				=	UART_MODE_TX;
 80028be:	4b0b      	ldr	r3, [pc, #44]	; (80028ec <UART1_Init+0xa8>)
 80028c0:	2208      	movs	r2, #8
 80028c2:	615a      	str	r2, [r3, #20]
	Uart1.Init.Parity			=	UART_PARITY_NONE;
 80028c4:	4b09      	ldr	r3, [pc, #36]	; (80028ec <UART1_Init+0xa8>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	611a      	str	r2, [r3, #16]
	Uart1.Init.HwFlowCtl		=	UART_HWCONTROL_NONE;
 80028ca:	4b08      	ldr	r3, [pc, #32]	; (80028ec <UART1_Init+0xa8>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	619a      	str	r2, [r3, #24]
	Uart1.Init.OverSampling		=	UART_OVERSAMPLING_16;
 80028d0:	4b06      	ldr	r3, [pc, #24]	; (80028ec <UART1_Init+0xa8>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	61da      	str	r2, [r3, #28]

	HAL_UART_Init(&Uart1);
 80028d6:	4805      	ldr	r0, [pc, #20]	; (80028ec <UART1_Init+0xa8>)
 80028d8:	f7ff fa4c 	bl	8001d74 <HAL_UART_Init>

}
 80028dc:	bf00      	nop
 80028de:	3720      	adds	r7, #32
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	40023800 	.word	0x40023800
 80028e8:	40020000 	.word	0x40020000
 80028ec:	20000138 	.word	0x20000138
 80028f0:	40011000 	.word	0x40011000

080028f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80028f4:	480d      	ldr	r0, [pc, #52]	; (800292c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80028f6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80028f8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028fc:	480c      	ldr	r0, [pc, #48]	; (8002930 <LoopForever+0x6>)
  ldr r1, =_edata
 80028fe:	490d      	ldr	r1, [pc, #52]	; (8002934 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002900:	4a0d      	ldr	r2, [pc, #52]	; (8002938 <LoopForever+0xe>)
  movs r3, #0
 8002902:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002904:	e002      	b.n	800290c <LoopCopyDataInit>

08002906 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002906:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002908:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800290a:	3304      	adds	r3, #4

0800290c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800290c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800290e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002910:	d3f9      	bcc.n	8002906 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002912:	4a0a      	ldr	r2, [pc, #40]	; (800293c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002914:	4c0a      	ldr	r4, [pc, #40]	; (8002940 <LoopForever+0x16>)
  movs r3, #0
 8002916:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002918:	e001      	b.n	800291e <LoopFillZerobss>

0800291a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800291a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800291c:	3204      	adds	r2, #4

0800291e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800291e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002920:	d3fb      	bcc.n	800291a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002922:	f000 f97d 	bl	8002c20 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002926:	f7ff febb 	bl	80026a0 <main>

0800292a <LoopForever>:

LoopForever:
  b LoopForever
 800292a:	e7fe      	b.n	800292a <LoopForever>
  ldr   r0, =_estack
 800292c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002930:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002934:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002938:	08003830 	.word	0x08003830
  ldr r2, =_sbss
 800293c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002940:	200002c8 	.word	0x200002c8

08002944 <BusFault_Handler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002944:	e7fe      	b.n	8002944 <BusFault_Handler>
	...

08002948 <std>:
 8002948:	2300      	movs	r3, #0
 800294a:	b510      	push	{r4, lr}
 800294c:	4604      	mov	r4, r0
 800294e:	e9c0 3300 	strd	r3, r3, [r0]
 8002952:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002956:	6083      	str	r3, [r0, #8]
 8002958:	8181      	strh	r1, [r0, #12]
 800295a:	6643      	str	r3, [r0, #100]	; 0x64
 800295c:	81c2      	strh	r2, [r0, #14]
 800295e:	6183      	str	r3, [r0, #24]
 8002960:	4619      	mov	r1, r3
 8002962:	2208      	movs	r2, #8
 8002964:	305c      	adds	r0, #92	; 0x5c
 8002966:	f000 f906 	bl	8002b76 <memset>
 800296a:	4b0d      	ldr	r3, [pc, #52]	; (80029a0 <std+0x58>)
 800296c:	6263      	str	r3, [r4, #36]	; 0x24
 800296e:	4b0d      	ldr	r3, [pc, #52]	; (80029a4 <std+0x5c>)
 8002970:	62a3      	str	r3, [r4, #40]	; 0x28
 8002972:	4b0d      	ldr	r3, [pc, #52]	; (80029a8 <std+0x60>)
 8002974:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002976:	4b0d      	ldr	r3, [pc, #52]	; (80029ac <std+0x64>)
 8002978:	6323      	str	r3, [r4, #48]	; 0x30
 800297a:	4b0d      	ldr	r3, [pc, #52]	; (80029b0 <std+0x68>)
 800297c:	6224      	str	r4, [r4, #32]
 800297e:	429c      	cmp	r4, r3
 8002980:	d006      	beq.n	8002990 <std+0x48>
 8002982:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8002986:	4294      	cmp	r4, r2
 8002988:	d002      	beq.n	8002990 <std+0x48>
 800298a:	33d0      	adds	r3, #208	; 0xd0
 800298c:	429c      	cmp	r4, r3
 800298e:	d105      	bne.n	800299c <std+0x54>
 8002990:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002998:	f000 b966 	b.w	8002c68 <__retarget_lock_init_recursive>
 800299c:	bd10      	pop	{r4, pc}
 800299e:	bf00      	nop
 80029a0:	08002af1 	.word	0x08002af1
 80029a4:	08002b13 	.word	0x08002b13
 80029a8:	08002b4b 	.word	0x08002b4b
 80029ac:	08002b6f 	.word	0x08002b6f
 80029b0:	2000017c 	.word	0x2000017c

080029b4 <stdio_exit_handler>:
 80029b4:	4a02      	ldr	r2, [pc, #8]	; (80029c0 <stdio_exit_handler+0xc>)
 80029b6:	4903      	ldr	r1, [pc, #12]	; (80029c4 <stdio_exit_handler+0x10>)
 80029b8:	4803      	ldr	r0, [pc, #12]	; (80029c8 <stdio_exit_handler+0x14>)
 80029ba:	f000 b869 	b.w	8002a90 <_fwalk_sglue>
 80029be:	bf00      	nop
 80029c0:	2000000c 	.word	0x2000000c
 80029c4:	08003505 	.word	0x08003505
 80029c8:	20000018 	.word	0x20000018

080029cc <cleanup_stdio>:
 80029cc:	6841      	ldr	r1, [r0, #4]
 80029ce:	4b0c      	ldr	r3, [pc, #48]	; (8002a00 <cleanup_stdio+0x34>)
 80029d0:	4299      	cmp	r1, r3
 80029d2:	b510      	push	{r4, lr}
 80029d4:	4604      	mov	r4, r0
 80029d6:	d001      	beq.n	80029dc <cleanup_stdio+0x10>
 80029d8:	f000 fd94 	bl	8003504 <_fflush_r>
 80029dc:	68a1      	ldr	r1, [r4, #8]
 80029de:	4b09      	ldr	r3, [pc, #36]	; (8002a04 <cleanup_stdio+0x38>)
 80029e0:	4299      	cmp	r1, r3
 80029e2:	d002      	beq.n	80029ea <cleanup_stdio+0x1e>
 80029e4:	4620      	mov	r0, r4
 80029e6:	f000 fd8d 	bl	8003504 <_fflush_r>
 80029ea:	68e1      	ldr	r1, [r4, #12]
 80029ec:	4b06      	ldr	r3, [pc, #24]	; (8002a08 <cleanup_stdio+0x3c>)
 80029ee:	4299      	cmp	r1, r3
 80029f0:	d004      	beq.n	80029fc <cleanup_stdio+0x30>
 80029f2:	4620      	mov	r0, r4
 80029f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029f8:	f000 bd84 	b.w	8003504 <_fflush_r>
 80029fc:	bd10      	pop	{r4, pc}
 80029fe:	bf00      	nop
 8002a00:	2000017c 	.word	0x2000017c
 8002a04:	200001e4 	.word	0x200001e4
 8002a08:	2000024c 	.word	0x2000024c

08002a0c <global_stdio_init.part.0>:
 8002a0c:	b510      	push	{r4, lr}
 8002a0e:	4b0b      	ldr	r3, [pc, #44]	; (8002a3c <global_stdio_init.part.0+0x30>)
 8002a10:	4c0b      	ldr	r4, [pc, #44]	; (8002a40 <global_stdio_init.part.0+0x34>)
 8002a12:	4a0c      	ldr	r2, [pc, #48]	; (8002a44 <global_stdio_init.part.0+0x38>)
 8002a14:	601a      	str	r2, [r3, #0]
 8002a16:	4620      	mov	r0, r4
 8002a18:	2200      	movs	r2, #0
 8002a1a:	2104      	movs	r1, #4
 8002a1c:	f7ff ff94 	bl	8002948 <std>
 8002a20:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002a24:	2201      	movs	r2, #1
 8002a26:	2109      	movs	r1, #9
 8002a28:	f7ff ff8e 	bl	8002948 <std>
 8002a2c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002a30:	2202      	movs	r2, #2
 8002a32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a36:	2112      	movs	r1, #18
 8002a38:	f7ff bf86 	b.w	8002948 <std>
 8002a3c:	200002b4 	.word	0x200002b4
 8002a40:	2000017c 	.word	0x2000017c
 8002a44:	080029b5 	.word	0x080029b5

08002a48 <__sfp_lock_acquire>:
 8002a48:	4801      	ldr	r0, [pc, #4]	; (8002a50 <__sfp_lock_acquire+0x8>)
 8002a4a:	f000 b90e 	b.w	8002c6a <__retarget_lock_acquire_recursive>
 8002a4e:	bf00      	nop
 8002a50:	200002bd 	.word	0x200002bd

08002a54 <__sfp_lock_release>:
 8002a54:	4801      	ldr	r0, [pc, #4]	; (8002a5c <__sfp_lock_release+0x8>)
 8002a56:	f000 b909 	b.w	8002c6c <__retarget_lock_release_recursive>
 8002a5a:	bf00      	nop
 8002a5c:	200002bd 	.word	0x200002bd

08002a60 <__sinit>:
 8002a60:	b510      	push	{r4, lr}
 8002a62:	4604      	mov	r4, r0
 8002a64:	f7ff fff0 	bl	8002a48 <__sfp_lock_acquire>
 8002a68:	6a23      	ldr	r3, [r4, #32]
 8002a6a:	b11b      	cbz	r3, 8002a74 <__sinit+0x14>
 8002a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a70:	f7ff bff0 	b.w	8002a54 <__sfp_lock_release>
 8002a74:	4b04      	ldr	r3, [pc, #16]	; (8002a88 <__sinit+0x28>)
 8002a76:	6223      	str	r3, [r4, #32]
 8002a78:	4b04      	ldr	r3, [pc, #16]	; (8002a8c <__sinit+0x2c>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d1f5      	bne.n	8002a6c <__sinit+0xc>
 8002a80:	f7ff ffc4 	bl	8002a0c <global_stdio_init.part.0>
 8002a84:	e7f2      	b.n	8002a6c <__sinit+0xc>
 8002a86:	bf00      	nop
 8002a88:	080029cd 	.word	0x080029cd
 8002a8c:	200002b4 	.word	0x200002b4

08002a90 <_fwalk_sglue>:
 8002a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a94:	4607      	mov	r7, r0
 8002a96:	4688      	mov	r8, r1
 8002a98:	4614      	mov	r4, r2
 8002a9a:	2600      	movs	r6, #0
 8002a9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002aa0:	f1b9 0901 	subs.w	r9, r9, #1
 8002aa4:	d505      	bpl.n	8002ab2 <_fwalk_sglue+0x22>
 8002aa6:	6824      	ldr	r4, [r4, #0]
 8002aa8:	2c00      	cmp	r4, #0
 8002aaa:	d1f7      	bne.n	8002a9c <_fwalk_sglue+0xc>
 8002aac:	4630      	mov	r0, r6
 8002aae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ab2:	89ab      	ldrh	r3, [r5, #12]
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d907      	bls.n	8002ac8 <_fwalk_sglue+0x38>
 8002ab8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002abc:	3301      	adds	r3, #1
 8002abe:	d003      	beq.n	8002ac8 <_fwalk_sglue+0x38>
 8002ac0:	4629      	mov	r1, r5
 8002ac2:	4638      	mov	r0, r7
 8002ac4:	47c0      	blx	r8
 8002ac6:	4306      	orrs	r6, r0
 8002ac8:	3568      	adds	r5, #104	; 0x68
 8002aca:	e7e9      	b.n	8002aa0 <_fwalk_sglue+0x10>

08002acc <iprintf>:
 8002acc:	b40f      	push	{r0, r1, r2, r3}
 8002ace:	b507      	push	{r0, r1, r2, lr}
 8002ad0:	4906      	ldr	r1, [pc, #24]	; (8002aec <iprintf+0x20>)
 8002ad2:	ab04      	add	r3, sp, #16
 8002ad4:	6808      	ldr	r0, [r1, #0]
 8002ad6:	f853 2b04 	ldr.w	r2, [r3], #4
 8002ada:	6881      	ldr	r1, [r0, #8]
 8002adc:	9301      	str	r3, [sp, #4]
 8002ade:	f000 f9e5 	bl	8002eac <_vfiprintf_r>
 8002ae2:	b003      	add	sp, #12
 8002ae4:	f85d eb04 	ldr.w	lr, [sp], #4
 8002ae8:	b004      	add	sp, #16
 8002aea:	4770      	bx	lr
 8002aec:	20000064 	.word	0x20000064

08002af0 <__sread>:
 8002af0:	b510      	push	{r4, lr}
 8002af2:	460c      	mov	r4, r1
 8002af4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002af8:	f000 f868 	bl	8002bcc <_read_r>
 8002afc:	2800      	cmp	r0, #0
 8002afe:	bfab      	itete	ge
 8002b00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002b02:	89a3      	ldrhlt	r3, [r4, #12]
 8002b04:	181b      	addge	r3, r3, r0
 8002b06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002b0a:	bfac      	ite	ge
 8002b0c:	6563      	strge	r3, [r4, #84]	; 0x54
 8002b0e:	81a3      	strhlt	r3, [r4, #12]
 8002b10:	bd10      	pop	{r4, pc}

08002b12 <__swrite>:
 8002b12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b16:	461f      	mov	r7, r3
 8002b18:	898b      	ldrh	r3, [r1, #12]
 8002b1a:	05db      	lsls	r3, r3, #23
 8002b1c:	4605      	mov	r5, r0
 8002b1e:	460c      	mov	r4, r1
 8002b20:	4616      	mov	r6, r2
 8002b22:	d505      	bpl.n	8002b30 <__swrite+0x1e>
 8002b24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b28:	2302      	movs	r3, #2
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f000 f83c 	bl	8002ba8 <_lseek_r>
 8002b30:	89a3      	ldrh	r3, [r4, #12]
 8002b32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002b36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002b3a:	81a3      	strh	r3, [r4, #12]
 8002b3c:	4632      	mov	r2, r6
 8002b3e:	463b      	mov	r3, r7
 8002b40:	4628      	mov	r0, r5
 8002b42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002b46:	f000 b853 	b.w	8002bf0 <_write_r>

08002b4a <__sseek>:
 8002b4a:	b510      	push	{r4, lr}
 8002b4c:	460c      	mov	r4, r1
 8002b4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b52:	f000 f829 	bl	8002ba8 <_lseek_r>
 8002b56:	1c43      	adds	r3, r0, #1
 8002b58:	89a3      	ldrh	r3, [r4, #12]
 8002b5a:	bf15      	itete	ne
 8002b5c:	6560      	strne	r0, [r4, #84]	; 0x54
 8002b5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002b62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002b66:	81a3      	strheq	r3, [r4, #12]
 8002b68:	bf18      	it	ne
 8002b6a:	81a3      	strhne	r3, [r4, #12]
 8002b6c:	bd10      	pop	{r4, pc}

08002b6e <__sclose>:
 8002b6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b72:	f000 b809 	b.w	8002b88 <_close_r>

08002b76 <memset>:
 8002b76:	4402      	add	r2, r0
 8002b78:	4603      	mov	r3, r0
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d100      	bne.n	8002b80 <memset+0xa>
 8002b7e:	4770      	bx	lr
 8002b80:	f803 1b01 	strb.w	r1, [r3], #1
 8002b84:	e7f9      	b.n	8002b7a <memset+0x4>
	...

08002b88 <_close_r>:
 8002b88:	b538      	push	{r3, r4, r5, lr}
 8002b8a:	4d06      	ldr	r5, [pc, #24]	; (8002ba4 <_close_r+0x1c>)
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	4604      	mov	r4, r0
 8002b90:	4608      	mov	r0, r1
 8002b92:	602b      	str	r3, [r5, #0]
 8002b94:	f7ff fddd 	bl	8002752 <_close>
 8002b98:	1c43      	adds	r3, r0, #1
 8002b9a:	d102      	bne.n	8002ba2 <_close_r+0x1a>
 8002b9c:	682b      	ldr	r3, [r5, #0]
 8002b9e:	b103      	cbz	r3, 8002ba2 <_close_r+0x1a>
 8002ba0:	6023      	str	r3, [r4, #0]
 8002ba2:	bd38      	pop	{r3, r4, r5, pc}
 8002ba4:	200002b8 	.word	0x200002b8

08002ba8 <_lseek_r>:
 8002ba8:	b538      	push	{r3, r4, r5, lr}
 8002baa:	4d07      	ldr	r5, [pc, #28]	; (8002bc8 <_lseek_r+0x20>)
 8002bac:	4604      	mov	r4, r0
 8002bae:	4608      	mov	r0, r1
 8002bb0:	4611      	mov	r1, r2
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	602a      	str	r2, [r5, #0]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	f7ff fdef 	bl	800279a <_lseek>
 8002bbc:	1c43      	adds	r3, r0, #1
 8002bbe:	d102      	bne.n	8002bc6 <_lseek_r+0x1e>
 8002bc0:	682b      	ldr	r3, [r5, #0]
 8002bc2:	b103      	cbz	r3, 8002bc6 <_lseek_r+0x1e>
 8002bc4:	6023      	str	r3, [r4, #0]
 8002bc6:	bd38      	pop	{r3, r4, r5, pc}
 8002bc8:	200002b8 	.word	0x200002b8

08002bcc <_read_r>:
 8002bcc:	b538      	push	{r3, r4, r5, lr}
 8002bce:	4d07      	ldr	r5, [pc, #28]	; (8002bec <_read_r+0x20>)
 8002bd0:	4604      	mov	r4, r0
 8002bd2:	4608      	mov	r0, r1
 8002bd4:	4611      	mov	r1, r2
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	602a      	str	r2, [r5, #0]
 8002bda:	461a      	mov	r2, r3
 8002bdc:	f7ff fd80 	bl	80026e0 <_read>
 8002be0:	1c43      	adds	r3, r0, #1
 8002be2:	d102      	bne.n	8002bea <_read_r+0x1e>
 8002be4:	682b      	ldr	r3, [r5, #0]
 8002be6:	b103      	cbz	r3, 8002bea <_read_r+0x1e>
 8002be8:	6023      	str	r3, [r4, #0]
 8002bea:	bd38      	pop	{r3, r4, r5, pc}
 8002bec:	200002b8 	.word	0x200002b8

08002bf0 <_write_r>:
 8002bf0:	b538      	push	{r3, r4, r5, lr}
 8002bf2:	4d07      	ldr	r5, [pc, #28]	; (8002c10 <_write_r+0x20>)
 8002bf4:	4604      	mov	r4, r0
 8002bf6:	4608      	mov	r0, r1
 8002bf8:	4611      	mov	r1, r2
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	602a      	str	r2, [r5, #0]
 8002bfe:	461a      	mov	r2, r3
 8002c00:	f7ff fd8b 	bl	800271a <_write>
 8002c04:	1c43      	adds	r3, r0, #1
 8002c06:	d102      	bne.n	8002c0e <_write_r+0x1e>
 8002c08:	682b      	ldr	r3, [r5, #0]
 8002c0a:	b103      	cbz	r3, 8002c0e <_write_r+0x1e>
 8002c0c:	6023      	str	r3, [r4, #0]
 8002c0e:	bd38      	pop	{r3, r4, r5, pc}
 8002c10:	200002b8 	.word	0x200002b8

08002c14 <__errno>:
 8002c14:	4b01      	ldr	r3, [pc, #4]	; (8002c1c <__errno+0x8>)
 8002c16:	6818      	ldr	r0, [r3, #0]
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	20000064 	.word	0x20000064

08002c20 <__libc_init_array>:
 8002c20:	b570      	push	{r4, r5, r6, lr}
 8002c22:	4d0d      	ldr	r5, [pc, #52]	; (8002c58 <__libc_init_array+0x38>)
 8002c24:	4c0d      	ldr	r4, [pc, #52]	; (8002c5c <__libc_init_array+0x3c>)
 8002c26:	1b64      	subs	r4, r4, r5
 8002c28:	10a4      	asrs	r4, r4, #2
 8002c2a:	2600      	movs	r6, #0
 8002c2c:	42a6      	cmp	r6, r4
 8002c2e:	d109      	bne.n	8002c44 <__libc_init_array+0x24>
 8002c30:	4d0b      	ldr	r5, [pc, #44]	; (8002c60 <__libc_init_array+0x40>)
 8002c32:	4c0c      	ldr	r4, [pc, #48]	; (8002c64 <__libc_init_array+0x44>)
 8002c34:	f000 fdb8 	bl	80037a8 <_init>
 8002c38:	1b64      	subs	r4, r4, r5
 8002c3a:	10a4      	asrs	r4, r4, #2
 8002c3c:	2600      	movs	r6, #0
 8002c3e:	42a6      	cmp	r6, r4
 8002c40:	d105      	bne.n	8002c4e <__libc_init_array+0x2e>
 8002c42:	bd70      	pop	{r4, r5, r6, pc}
 8002c44:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c48:	4798      	blx	r3
 8002c4a:	3601      	adds	r6, #1
 8002c4c:	e7ee      	b.n	8002c2c <__libc_init_array+0xc>
 8002c4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c52:	4798      	blx	r3
 8002c54:	3601      	adds	r6, #1
 8002c56:	e7f2      	b.n	8002c3e <__libc_init_array+0x1e>
 8002c58:	08003828 	.word	0x08003828
 8002c5c:	08003828 	.word	0x08003828
 8002c60:	08003828 	.word	0x08003828
 8002c64:	0800382c 	.word	0x0800382c

08002c68 <__retarget_lock_init_recursive>:
 8002c68:	4770      	bx	lr

08002c6a <__retarget_lock_acquire_recursive>:
 8002c6a:	4770      	bx	lr

08002c6c <__retarget_lock_release_recursive>:
 8002c6c:	4770      	bx	lr
	...

08002c70 <_free_r>:
 8002c70:	b538      	push	{r3, r4, r5, lr}
 8002c72:	4605      	mov	r5, r0
 8002c74:	2900      	cmp	r1, #0
 8002c76:	d041      	beq.n	8002cfc <_free_r+0x8c>
 8002c78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002c7c:	1f0c      	subs	r4, r1, #4
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	bfb8      	it	lt
 8002c82:	18e4      	addlt	r4, r4, r3
 8002c84:	f000 f8de 	bl	8002e44 <__malloc_lock>
 8002c88:	4a1d      	ldr	r2, [pc, #116]	; (8002d00 <_free_r+0x90>)
 8002c8a:	6813      	ldr	r3, [r2, #0]
 8002c8c:	b933      	cbnz	r3, 8002c9c <_free_r+0x2c>
 8002c8e:	6063      	str	r3, [r4, #4]
 8002c90:	6014      	str	r4, [r2, #0]
 8002c92:	4628      	mov	r0, r5
 8002c94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002c98:	f000 b8da 	b.w	8002e50 <__malloc_unlock>
 8002c9c:	42a3      	cmp	r3, r4
 8002c9e:	d908      	bls.n	8002cb2 <_free_r+0x42>
 8002ca0:	6820      	ldr	r0, [r4, #0]
 8002ca2:	1821      	adds	r1, r4, r0
 8002ca4:	428b      	cmp	r3, r1
 8002ca6:	bf01      	itttt	eq
 8002ca8:	6819      	ldreq	r1, [r3, #0]
 8002caa:	685b      	ldreq	r3, [r3, #4]
 8002cac:	1809      	addeq	r1, r1, r0
 8002cae:	6021      	streq	r1, [r4, #0]
 8002cb0:	e7ed      	b.n	8002c8e <_free_r+0x1e>
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	b10b      	cbz	r3, 8002cbc <_free_r+0x4c>
 8002cb8:	42a3      	cmp	r3, r4
 8002cba:	d9fa      	bls.n	8002cb2 <_free_r+0x42>
 8002cbc:	6811      	ldr	r1, [r2, #0]
 8002cbe:	1850      	adds	r0, r2, r1
 8002cc0:	42a0      	cmp	r0, r4
 8002cc2:	d10b      	bne.n	8002cdc <_free_r+0x6c>
 8002cc4:	6820      	ldr	r0, [r4, #0]
 8002cc6:	4401      	add	r1, r0
 8002cc8:	1850      	adds	r0, r2, r1
 8002cca:	4283      	cmp	r3, r0
 8002ccc:	6011      	str	r1, [r2, #0]
 8002cce:	d1e0      	bne.n	8002c92 <_free_r+0x22>
 8002cd0:	6818      	ldr	r0, [r3, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	6053      	str	r3, [r2, #4]
 8002cd6:	4408      	add	r0, r1
 8002cd8:	6010      	str	r0, [r2, #0]
 8002cda:	e7da      	b.n	8002c92 <_free_r+0x22>
 8002cdc:	d902      	bls.n	8002ce4 <_free_r+0x74>
 8002cde:	230c      	movs	r3, #12
 8002ce0:	602b      	str	r3, [r5, #0]
 8002ce2:	e7d6      	b.n	8002c92 <_free_r+0x22>
 8002ce4:	6820      	ldr	r0, [r4, #0]
 8002ce6:	1821      	adds	r1, r4, r0
 8002ce8:	428b      	cmp	r3, r1
 8002cea:	bf04      	itt	eq
 8002cec:	6819      	ldreq	r1, [r3, #0]
 8002cee:	685b      	ldreq	r3, [r3, #4]
 8002cf0:	6063      	str	r3, [r4, #4]
 8002cf2:	bf04      	itt	eq
 8002cf4:	1809      	addeq	r1, r1, r0
 8002cf6:	6021      	streq	r1, [r4, #0]
 8002cf8:	6054      	str	r4, [r2, #4]
 8002cfa:	e7ca      	b.n	8002c92 <_free_r+0x22>
 8002cfc:	bd38      	pop	{r3, r4, r5, pc}
 8002cfe:	bf00      	nop
 8002d00:	200002c0 	.word	0x200002c0

08002d04 <sbrk_aligned>:
 8002d04:	b570      	push	{r4, r5, r6, lr}
 8002d06:	4e0e      	ldr	r6, [pc, #56]	; (8002d40 <sbrk_aligned+0x3c>)
 8002d08:	460c      	mov	r4, r1
 8002d0a:	6831      	ldr	r1, [r6, #0]
 8002d0c:	4605      	mov	r5, r0
 8002d0e:	b911      	cbnz	r1, 8002d16 <sbrk_aligned+0x12>
 8002d10:	f000 fcb6 	bl	8003680 <_sbrk_r>
 8002d14:	6030      	str	r0, [r6, #0]
 8002d16:	4621      	mov	r1, r4
 8002d18:	4628      	mov	r0, r5
 8002d1a:	f000 fcb1 	bl	8003680 <_sbrk_r>
 8002d1e:	1c43      	adds	r3, r0, #1
 8002d20:	d00a      	beq.n	8002d38 <sbrk_aligned+0x34>
 8002d22:	1cc4      	adds	r4, r0, #3
 8002d24:	f024 0403 	bic.w	r4, r4, #3
 8002d28:	42a0      	cmp	r0, r4
 8002d2a:	d007      	beq.n	8002d3c <sbrk_aligned+0x38>
 8002d2c:	1a21      	subs	r1, r4, r0
 8002d2e:	4628      	mov	r0, r5
 8002d30:	f000 fca6 	bl	8003680 <_sbrk_r>
 8002d34:	3001      	adds	r0, #1
 8002d36:	d101      	bne.n	8002d3c <sbrk_aligned+0x38>
 8002d38:	f04f 34ff 	mov.w	r4, #4294967295
 8002d3c:	4620      	mov	r0, r4
 8002d3e:	bd70      	pop	{r4, r5, r6, pc}
 8002d40:	200002c4 	.word	0x200002c4

08002d44 <_malloc_r>:
 8002d44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002d48:	1ccd      	adds	r5, r1, #3
 8002d4a:	f025 0503 	bic.w	r5, r5, #3
 8002d4e:	3508      	adds	r5, #8
 8002d50:	2d0c      	cmp	r5, #12
 8002d52:	bf38      	it	cc
 8002d54:	250c      	movcc	r5, #12
 8002d56:	2d00      	cmp	r5, #0
 8002d58:	4607      	mov	r7, r0
 8002d5a:	db01      	blt.n	8002d60 <_malloc_r+0x1c>
 8002d5c:	42a9      	cmp	r1, r5
 8002d5e:	d905      	bls.n	8002d6c <_malloc_r+0x28>
 8002d60:	230c      	movs	r3, #12
 8002d62:	603b      	str	r3, [r7, #0]
 8002d64:	2600      	movs	r6, #0
 8002d66:	4630      	mov	r0, r6
 8002d68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002d6c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002e40 <_malloc_r+0xfc>
 8002d70:	f000 f868 	bl	8002e44 <__malloc_lock>
 8002d74:	f8d8 3000 	ldr.w	r3, [r8]
 8002d78:	461c      	mov	r4, r3
 8002d7a:	bb5c      	cbnz	r4, 8002dd4 <_malloc_r+0x90>
 8002d7c:	4629      	mov	r1, r5
 8002d7e:	4638      	mov	r0, r7
 8002d80:	f7ff ffc0 	bl	8002d04 <sbrk_aligned>
 8002d84:	1c43      	adds	r3, r0, #1
 8002d86:	4604      	mov	r4, r0
 8002d88:	d155      	bne.n	8002e36 <_malloc_r+0xf2>
 8002d8a:	f8d8 4000 	ldr.w	r4, [r8]
 8002d8e:	4626      	mov	r6, r4
 8002d90:	2e00      	cmp	r6, #0
 8002d92:	d145      	bne.n	8002e20 <_malloc_r+0xdc>
 8002d94:	2c00      	cmp	r4, #0
 8002d96:	d048      	beq.n	8002e2a <_malloc_r+0xe6>
 8002d98:	6823      	ldr	r3, [r4, #0]
 8002d9a:	4631      	mov	r1, r6
 8002d9c:	4638      	mov	r0, r7
 8002d9e:	eb04 0903 	add.w	r9, r4, r3
 8002da2:	f000 fc6d 	bl	8003680 <_sbrk_r>
 8002da6:	4581      	cmp	r9, r0
 8002da8:	d13f      	bne.n	8002e2a <_malloc_r+0xe6>
 8002daa:	6821      	ldr	r1, [r4, #0]
 8002dac:	1a6d      	subs	r5, r5, r1
 8002dae:	4629      	mov	r1, r5
 8002db0:	4638      	mov	r0, r7
 8002db2:	f7ff ffa7 	bl	8002d04 <sbrk_aligned>
 8002db6:	3001      	adds	r0, #1
 8002db8:	d037      	beq.n	8002e2a <_malloc_r+0xe6>
 8002dba:	6823      	ldr	r3, [r4, #0]
 8002dbc:	442b      	add	r3, r5
 8002dbe:	6023      	str	r3, [r4, #0]
 8002dc0:	f8d8 3000 	ldr.w	r3, [r8]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d038      	beq.n	8002e3a <_malloc_r+0xf6>
 8002dc8:	685a      	ldr	r2, [r3, #4]
 8002dca:	42a2      	cmp	r2, r4
 8002dcc:	d12b      	bne.n	8002e26 <_malloc_r+0xe2>
 8002dce:	2200      	movs	r2, #0
 8002dd0:	605a      	str	r2, [r3, #4]
 8002dd2:	e00f      	b.n	8002df4 <_malloc_r+0xb0>
 8002dd4:	6822      	ldr	r2, [r4, #0]
 8002dd6:	1b52      	subs	r2, r2, r5
 8002dd8:	d41f      	bmi.n	8002e1a <_malloc_r+0xd6>
 8002dda:	2a0b      	cmp	r2, #11
 8002ddc:	d917      	bls.n	8002e0e <_malloc_r+0xca>
 8002dde:	1961      	adds	r1, r4, r5
 8002de0:	42a3      	cmp	r3, r4
 8002de2:	6025      	str	r5, [r4, #0]
 8002de4:	bf18      	it	ne
 8002de6:	6059      	strne	r1, [r3, #4]
 8002de8:	6863      	ldr	r3, [r4, #4]
 8002dea:	bf08      	it	eq
 8002dec:	f8c8 1000 	streq.w	r1, [r8]
 8002df0:	5162      	str	r2, [r4, r5]
 8002df2:	604b      	str	r3, [r1, #4]
 8002df4:	4638      	mov	r0, r7
 8002df6:	f104 060b 	add.w	r6, r4, #11
 8002dfa:	f000 f829 	bl	8002e50 <__malloc_unlock>
 8002dfe:	f026 0607 	bic.w	r6, r6, #7
 8002e02:	1d23      	adds	r3, r4, #4
 8002e04:	1af2      	subs	r2, r6, r3
 8002e06:	d0ae      	beq.n	8002d66 <_malloc_r+0x22>
 8002e08:	1b9b      	subs	r3, r3, r6
 8002e0a:	50a3      	str	r3, [r4, r2]
 8002e0c:	e7ab      	b.n	8002d66 <_malloc_r+0x22>
 8002e0e:	42a3      	cmp	r3, r4
 8002e10:	6862      	ldr	r2, [r4, #4]
 8002e12:	d1dd      	bne.n	8002dd0 <_malloc_r+0x8c>
 8002e14:	f8c8 2000 	str.w	r2, [r8]
 8002e18:	e7ec      	b.n	8002df4 <_malloc_r+0xb0>
 8002e1a:	4623      	mov	r3, r4
 8002e1c:	6864      	ldr	r4, [r4, #4]
 8002e1e:	e7ac      	b.n	8002d7a <_malloc_r+0x36>
 8002e20:	4634      	mov	r4, r6
 8002e22:	6876      	ldr	r6, [r6, #4]
 8002e24:	e7b4      	b.n	8002d90 <_malloc_r+0x4c>
 8002e26:	4613      	mov	r3, r2
 8002e28:	e7cc      	b.n	8002dc4 <_malloc_r+0x80>
 8002e2a:	230c      	movs	r3, #12
 8002e2c:	603b      	str	r3, [r7, #0]
 8002e2e:	4638      	mov	r0, r7
 8002e30:	f000 f80e 	bl	8002e50 <__malloc_unlock>
 8002e34:	e797      	b.n	8002d66 <_malloc_r+0x22>
 8002e36:	6025      	str	r5, [r4, #0]
 8002e38:	e7dc      	b.n	8002df4 <_malloc_r+0xb0>
 8002e3a:	605b      	str	r3, [r3, #4]
 8002e3c:	deff      	udf	#255	; 0xff
 8002e3e:	bf00      	nop
 8002e40:	200002c0 	.word	0x200002c0

08002e44 <__malloc_lock>:
 8002e44:	4801      	ldr	r0, [pc, #4]	; (8002e4c <__malloc_lock+0x8>)
 8002e46:	f7ff bf10 	b.w	8002c6a <__retarget_lock_acquire_recursive>
 8002e4a:	bf00      	nop
 8002e4c:	200002bc 	.word	0x200002bc

08002e50 <__malloc_unlock>:
 8002e50:	4801      	ldr	r0, [pc, #4]	; (8002e58 <__malloc_unlock+0x8>)
 8002e52:	f7ff bf0b 	b.w	8002c6c <__retarget_lock_release_recursive>
 8002e56:	bf00      	nop
 8002e58:	200002bc 	.word	0x200002bc

08002e5c <__sfputc_r>:
 8002e5c:	6893      	ldr	r3, [r2, #8]
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	b410      	push	{r4}
 8002e64:	6093      	str	r3, [r2, #8]
 8002e66:	da07      	bge.n	8002e78 <__sfputc_r+0x1c>
 8002e68:	6994      	ldr	r4, [r2, #24]
 8002e6a:	42a3      	cmp	r3, r4
 8002e6c:	db01      	blt.n	8002e72 <__sfputc_r+0x16>
 8002e6e:	290a      	cmp	r1, #10
 8002e70:	d102      	bne.n	8002e78 <__sfputc_r+0x1c>
 8002e72:	bc10      	pop	{r4}
 8002e74:	f000 bb6e 	b.w	8003554 <__swbuf_r>
 8002e78:	6813      	ldr	r3, [r2, #0]
 8002e7a:	1c58      	adds	r0, r3, #1
 8002e7c:	6010      	str	r0, [r2, #0]
 8002e7e:	7019      	strb	r1, [r3, #0]
 8002e80:	4608      	mov	r0, r1
 8002e82:	bc10      	pop	{r4}
 8002e84:	4770      	bx	lr

08002e86 <__sfputs_r>:
 8002e86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e88:	4606      	mov	r6, r0
 8002e8a:	460f      	mov	r7, r1
 8002e8c:	4614      	mov	r4, r2
 8002e8e:	18d5      	adds	r5, r2, r3
 8002e90:	42ac      	cmp	r4, r5
 8002e92:	d101      	bne.n	8002e98 <__sfputs_r+0x12>
 8002e94:	2000      	movs	r0, #0
 8002e96:	e007      	b.n	8002ea8 <__sfputs_r+0x22>
 8002e98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e9c:	463a      	mov	r2, r7
 8002e9e:	4630      	mov	r0, r6
 8002ea0:	f7ff ffdc 	bl	8002e5c <__sfputc_r>
 8002ea4:	1c43      	adds	r3, r0, #1
 8002ea6:	d1f3      	bne.n	8002e90 <__sfputs_r+0xa>
 8002ea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002eac <_vfiprintf_r>:
 8002eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002eb0:	460d      	mov	r5, r1
 8002eb2:	b09d      	sub	sp, #116	; 0x74
 8002eb4:	4614      	mov	r4, r2
 8002eb6:	4698      	mov	r8, r3
 8002eb8:	4606      	mov	r6, r0
 8002eba:	b118      	cbz	r0, 8002ec4 <_vfiprintf_r+0x18>
 8002ebc:	6a03      	ldr	r3, [r0, #32]
 8002ebe:	b90b      	cbnz	r3, 8002ec4 <_vfiprintf_r+0x18>
 8002ec0:	f7ff fdce 	bl	8002a60 <__sinit>
 8002ec4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002ec6:	07d9      	lsls	r1, r3, #31
 8002ec8:	d405      	bmi.n	8002ed6 <_vfiprintf_r+0x2a>
 8002eca:	89ab      	ldrh	r3, [r5, #12]
 8002ecc:	059a      	lsls	r2, r3, #22
 8002ece:	d402      	bmi.n	8002ed6 <_vfiprintf_r+0x2a>
 8002ed0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002ed2:	f7ff feca 	bl	8002c6a <__retarget_lock_acquire_recursive>
 8002ed6:	89ab      	ldrh	r3, [r5, #12]
 8002ed8:	071b      	lsls	r3, r3, #28
 8002eda:	d501      	bpl.n	8002ee0 <_vfiprintf_r+0x34>
 8002edc:	692b      	ldr	r3, [r5, #16]
 8002ede:	b99b      	cbnz	r3, 8002f08 <_vfiprintf_r+0x5c>
 8002ee0:	4629      	mov	r1, r5
 8002ee2:	4630      	mov	r0, r6
 8002ee4:	f000 fb74 	bl	80035d0 <__swsetup_r>
 8002ee8:	b170      	cbz	r0, 8002f08 <_vfiprintf_r+0x5c>
 8002eea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002eec:	07dc      	lsls	r4, r3, #31
 8002eee:	d504      	bpl.n	8002efa <_vfiprintf_r+0x4e>
 8002ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ef4:	b01d      	add	sp, #116	; 0x74
 8002ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002efa:	89ab      	ldrh	r3, [r5, #12]
 8002efc:	0598      	lsls	r0, r3, #22
 8002efe:	d4f7      	bmi.n	8002ef0 <_vfiprintf_r+0x44>
 8002f00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002f02:	f7ff feb3 	bl	8002c6c <__retarget_lock_release_recursive>
 8002f06:	e7f3      	b.n	8002ef0 <_vfiprintf_r+0x44>
 8002f08:	2300      	movs	r3, #0
 8002f0a:	9309      	str	r3, [sp, #36]	; 0x24
 8002f0c:	2320      	movs	r3, #32
 8002f0e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002f12:	f8cd 800c 	str.w	r8, [sp, #12]
 8002f16:	2330      	movs	r3, #48	; 0x30
 8002f18:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80030cc <_vfiprintf_r+0x220>
 8002f1c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002f20:	f04f 0901 	mov.w	r9, #1
 8002f24:	4623      	mov	r3, r4
 8002f26:	469a      	mov	sl, r3
 8002f28:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002f2c:	b10a      	cbz	r2, 8002f32 <_vfiprintf_r+0x86>
 8002f2e:	2a25      	cmp	r2, #37	; 0x25
 8002f30:	d1f9      	bne.n	8002f26 <_vfiprintf_r+0x7a>
 8002f32:	ebba 0b04 	subs.w	fp, sl, r4
 8002f36:	d00b      	beq.n	8002f50 <_vfiprintf_r+0xa4>
 8002f38:	465b      	mov	r3, fp
 8002f3a:	4622      	mov	r2, r4
 8002f3c:	4629      	mov	r1, r5
 8002f3e:	4630      	mov	r0, r6
 8002f40:	f7ff ffa1 	bl	8002e86 <__sfputs_r>
 8002f44:	3001      	adds	r0, #1
 8002f46:	f000 80a9 	beq.w	800309c <_vfiprintf_r+0x1f0>
 8002f4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002f4c:	445a      	add	r2, fp
 8002f4e:	9209      	str	r2, [sp, #36]	; 0x24
 8002f50:	f89a 3000 	ldrb.w	r3, [sl]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	f000 80a1 	beq.w	800309c <_vfiprintf_r+0x1f0>
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002f64:	f10a 0a01 	add.w	sl, sl, #1
 8002f68:	9304      	str	r3, [sp, #16]
 8002f6a:	9307      	str	r3, [sp, #28]
 8002f6c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002f70:	931a      	str	r3, [sp, #104]	; 0x68
 8002f72:	4654      	mov	r4, sl
 8002f74:	2205      	movs	r2, #5
 8002f76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f7a:	4854      	ldr	r0, [pc, #336]	; (80030cc <_vfiprintf_r+0x220>)
 8002f7c:	f7fd f938 	bl	80001f0 <memchr>
 8002f80:	9a04      	ldr	r2, [sp, #16]
 8002f82:	b9d8      	cbnz	r0, 8002fbc <_vfiprintf_r+0x110>
 8002f84:	06d1      	lsls	r1, r2, #27
 8002f86:	bf44      	itt	mi
 8002f88:	2320      	movmi	r3, #32
 8002f8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002f8e:	0713      	lsls	r3, r2, #28
 8002f90:	bf44      	itt	mi
 8002f92:	232b      	movmi	r3, #43	; 0x2b
 8002f94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002f98:	f89a 3000 	ldrb.w	r3, [sl]
 8002f9c:	2b2a      	cmp	r3, #42	; 0x2a
 8002f9e:	d015      	beq.n	8002fcc <_vfiprintf_r+0x120>
 8002fa0:	9a07      	ldr	r2, [sp, #28]
 8002fa2:	4654      	mov	r4, sl
 8002fa4:	2000      	movs	r0, #0
 8002fa6:	f04f 0c0a 	mov.w	ip, #10
 8002faa:	4621      	mov	r1, r4
 8002fac:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002fb0:	3b30      	subs	r3, #48	; 0x30
 8002fb2:	2b09      	cmp	r3, #9
 8002fb4:	d94d      	bls.n	8003052 <_vfiprintf_r+0x1a6>
 8002fb6:	b1b0      	cbz	r0, 8002fe6 <_vfiprintf_r+0x13a>
 8002fb8:	9207      	str	r2, [sp, #28]
 8002fba:	e014      	b.n	8002fe6 <_vfiprintf_r+0x13a>
 8002fbc:	eba0 0308 	sub.w	r3, r0, r8
 8002fc0:	fa09 f303 	lsl.w	r3, r9, r3
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	9304      	str	r3, [sp, #16]
 8002fc8:	46a2      	mov	sl, r4
 8002fca:	e7d2      	b.n	8002f72 <_vfiprintf_r+0xc6>
 8002fcc:	9b03      	ldr	r3, [sp, #12]
 8002fce:	1d19      	adds	r1, r3, #4
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	9103      	str	r1, [sp, #12]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	bfbb      	ittet	lt
 8002fd8:	425b      	neglt	r3, r3
 8002fda:	f042 0202 	orrlt.w	r2, r2, #2
 8002fde:	9307      	strge	r3, [sp, #28]
 8002fe0:	9307      	strlt	r3, [sp, #28]
 8002fe2:	bfb8      	it	lt
 8002fe4:	9204      	strlt	r2, [sp, #16]
 8002fe6:	7823      	ldrb	r3, [r4, #0]
 8002fe8:	2b2e      	cmp	r3, #46	; 0x2e
 8002fea:	d10c      	bne.n	8003006 <_vfiprintf_r+0x15a>
 8002fec:	7863      	ldrb	r3, [r4, #1]
 8002fee:	2b2a      	cmp	r3, #42	; 0x2a
 8002ff0:	d134      	bne.n	800305c <_vfiprintf_r+0x1b0>
 8002ff2:	9b03      	ldr	r3, [sp, #12]
 8002ff4:	1d1a      	adds	r2, r3, #4
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	9203      	str	r2, [sp, #12]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	bfb8      	it	lt
 8002ffe:	f04f 33ff 	movlt.w	r3, #4294967295
 8003002:	3402      	adds	r4, #2
 8003004:	9305      	str	r3, [sp, #20]
 8003006:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80030d0 <_vfiprintf_r+0x224>
 800300a:	7821      	ldrb	r1, [r4, #0]
 800300c:	2203      	movs	r2, #3
 800300e:	4650      	mov	r0, sl
 8003010:	f7fd f8ee 	bl	80001f0 <memchr>
 8003014:	b138      	cbz	r0, 8003026 <_vfiprintf_r+0x17a>
 8003016:	9b04      	ldr	r3, [sp, #16]
 8003018:	eba0 000a 	sub.w	r0, r0, sl
 800301c:	2240      	movs	r2, #64	; 0x40
 800301e:	4082      	lsls	r2, r0
 8003020:	4313      	orrs	r3, r2
 8003022:	3401      	adds	r4, #1
 8003024:	9304      	str	r3, [sp, #16]
 8003026:	f814 1b01 	ldrb.w	r1, [r4], #1
 800302a:	482a      	ldr	r0, [pc, #168]	; (80030d4 <_vfiprintf_r+0x228>)
 800302c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003030:	2206      	movs	r2, #6
 8003032:	f7fd f8dd 	bl	80001f0 <memchr>
 8003036:	2800      	cmp	r0, #0
 8003038:	d03f      	beq.n	80030ba <_vfiprintf_r+0x20e>
 800303a:	4b27      	ldr	r3, [pc, #156]	; (80030d8 <_vfiprintf_r+0x22c>)
 800303c:	bb1b      	cbnz	r3, 8003086 <_vfiprintf_r+0x1da>
 800303e:	9b03      	ldr	r3, [sp, #12]
 8003040:	3307      	adds	r3, #7
 8003042:	f023 0307 	bic.w	r3, r3, #7
 8003046:	3308      	adds	r3, #8
 8003048:	9303      	str	r3, [sp, #12]
 800304a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800304c:	443b      	add	r3, r7
 800304e:	9309      	str	r3, [sp, #36]	; 0x24
 8003050:	e768      	b.n	8002f24 <_vfiprintf_r+0x78>
 8003052:	fb0c 3202 	mla	r2, ip, r2, r3
 8003056:	460c      	mov	r4, r1
 8003058:	2001      	movs	r0, #1
 800305a:	e7a6      	b.n	8002faa <_vfiprintf_r+0xfe>
 800305c:	2300      	movs	r3, #0
 800305e:	3401      	adds	r4, #1
 8003060:	9305      	str	r3, [sp, #20]
 8003062:	4619      	mov	r1, r3
 8003064:	f04f 0c0a 	mov.w	ip, #10
 8003068:	4620      	mov	r0, r4
 800306a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800306e:	3a30      	subs	r2, #48	; 0x30
 8003070:	2a09      	cmp	r2, #9
 8003072:	d903      	bls.n	800307c <_vfiprintf_r+0x1d0>
 8003074:	2b00      	cmp	r3, #0
 8003076:	d0c6      	beq.n	8003006 <_vfiprintf_r+0x15a>
 8003078:	9105      	str	r1, [sp, #20]
 800307a:	e7c4      	b.n	8003006 <_vfiprintf_r+0x15a>
 800307c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003080:	4604      	mov	r4, r0
 8003082:	2301      	movs	r3, #1
 8003084:	e7f0      	b.n	8003068 <_vfiprintf_r+0x1bc>
 8003086:	ab03      	add	r3, sp, #12
 8003088:	9300      	str	r3, [sp, #0]
 800308a:	462a      	mov	r2, r5
 800308c:	4b13      	ldr	r3, [pc, #76]	; (80030dc <_vfiprintf_r+0x230>)
 800308e:	a904      	add	r1, sp, #16
 8003090:	4630      	mov	r0, r6
 8003092:	f3af 8000 	nop.w
 8003096:	4607      	mov	r7, r0
 8003098:	1c78      	adds	r0, r7, #1
 800309a:	d1d6      	bne.n	800304a <_vfiprintf_r+0x19e>
 800309c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800309e:	07d9      	lsls	r1, r3, #31
 80030a0:	d405      	bmi.n	80030ae <_vfiprintf_r+0x202>
 80030a2:	89ab      	ldrh	r3, [r5, #12]
 80030a4:	059a      	lsls	r2, r3, #22
 80030a6:	d402      	bmi.n	80030ae <_vfiprintf_r+0x202>
 80030a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80030aa:	f7ff fddf 	bl	8002c6c <__retarget_lock_release_recursive>
 80030ae:	89ab      	ldrh	r3, [r5, #12]
 80030b0:	065b      	lsls	r3, r3, #25
 80030b2:	f53f af1d 	bmi.w	8002ef0 <_vfiprintf_r+0x44>
 80030b6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80030b8:	e71c      	b.n	8002ef4 <_vfiprintf_r+0x48>
 80030ba:	ab03      	add	r3, sp, #12
 80030bc:	9300      	str	r3, [sp, #0]
 80030be:	462a      	mov	r2, r5
 80030c0:	4b06      	ldr	r3, [pc, #24]	; (80030dc <_vfiprintf_r+0x230>)
 80030c2:	a904      	add	r1, sp, #16
 80030c4:	4630      	mov	r0, r6
 80030c6:	f000 f879 	bl	80031bc <_printf_i>
 80030ca:	e7e4      	b.n	8003096 <_vfiprintf_r+0x1ea>
 80030cc:	080037ec 	.word	0x080037ec
 80030d0:	080037f2 	.word	0x080037f2
 80030d4:	080037f6 	.word	0x080037f6
 80030d8:	00000000 	.word	0x00000000
 80030dc:	08002e87 	.word	0x08002e87

080030e0 <_printf_common>:
 80030e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030e4:	4616      	mov	r6, r2
 80030e6:	4699      	mov	r9, r3
 80030e8:	688a      	ldr	r2, [r1, #8]
 80030ea:	690b      	ldr	r3, [r1, #16]
 80030ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80030f0:	4293      	cmp	r3, r2
 80030f2:	bfb8      	it	lt
 80030f4:	4613      	movlt	r3, r2
 80030f6:	6033      	str	r3, [r6, #0]
 80030f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80030fc:	4607      	mov	r7, r0
 80030fe:	460c      	mov	r4, r1
 8003100:	b10a      	cbz	r2, 8003106 <_printf_common+0x26>
 8003102:	3301      	adds	r3, #1
 8003104:	6033      	str	r3, [r6, #0]
 8003106:	6823      	ldr	r3, [r4, #0]
 8003108:	0699      	lsls	r1, r3, #26
 800310a:	bf42      	ittt	mi
 800310c:	6833      	ldrmi	r3, [r6, #0]
 800310e:	3302      	addmi	r3, #2
 8003110:	6033      	strmi	r3, [r6, #0]
 8003112:	6825      	ldr	r5, [r4, #0]
 8003114:	f015 0506 	ands.w	r5, r5, #6
 8003118:	d106      	bne.n	8003128 <_printf_common+0x48>
 800311a:	f104 0a19 	add.w	sl, r4, #25
 800311e:	68e3      	ldr	r3, [r4, #12]
 8003120:	6832      	ldr	r2, [r6, #0]
 8003122:	1a9b      	subs	r3, r3, r2
 8003124:	42ab      	cmp	r3, r5
 8003126:	dc26      	bgt.n	8003176 <_printf_common+0x96>
 8003128:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800312c:	1e13      	subs	r3, r2, #0
 800312e:	6822      	ldr	r2, [r4, #0]
 8003130:	bf18      	it	ne
 8003132:	2301      	movne	r3, #1
 8003134:	0692      	lsls	r2, r2, #26
 8003136:	d42b      	bmi.n	8003190 <_printf_common+0xb0>
 8003138:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800313c:	4649      	mov	r1, r9
 800313e:	4638      	mov	r0, r7
 8003140:	47c0      	blx	r8
 8003142:	3001      	adds	r0, #1
 8003144:	d01e      	beq.n	8003184 <_printf_common+0xa4>
 8003146:	6823      	ldr	r3, [r4, #0]
 8003148:	6922      	ldr	r2, [r4, #16]
 800314a:	f003 0306 	and.w	r3, r3, #6
 800314e:	2b04      	cmp	r3, #4
 8003150:	bf02      	ittt	eq
 8003152:	68e5      	ldreq	r5, [r4, #12]
 8003154:	6833      	ldreq	r3, [r6, #0]
 8003156:	1aed      	subeq	r5, r5, r3
 8003158:	68a3      	ldr	r3, [r4, #8]
 800315a:	bf0c      	ite	eq
 800315c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003160:	2500      	movne	r5, #0
 8003162:	4293      	cmp	r3, r2
 8003164:	bfc4      	itt	gt
 8003166:	1a9b      	subgt	r3, r3, r2
 8003168:	18ed      	addgt	r5, r5, r3
 800316a:	2600      	movs	r6, #0
 800316c:	341a      	adds	r4, #26
 800316e:	42b5      	cmp	r5, r6
 8003170:	d11a      	bne.n	80031a8 <_printf_common+0xc8>
 8003172:	2000      	movs	r0, #0
 8003174:	e008      	b.n	8003188 <_printf_common+0xa8>
 8003176:	2301      	movs	r3, #1
 8003178:	4652      	mov	r2, sl
 800317a:	4649      	mov	r1, r9
 800317c:	4638      	mov	r0, r7
 800317e:	47c0      	blx	r8
 8003180:	3001      	adds	r0, #1
 8003182:	d103      	bne.n	800318c <_printf_common+0xac>
 8003184:	f04f 30ff 	mov.w	r0, #4294967295
 8003188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800318c:	3501      	adds	r5, #1
 800318e:	e7c6      	b.n	800311e <_printf_common+0x3e>
 8003190:	18e1      	adds	r1, r4, r3
 8003192:	1c5a      	adds	r2, r3, #1
 8003194:	2030      	movs	r0, #48	; 0x30
 8003196:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800319a:	4422      	add	r2, r4
 800319c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80031a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80031a4:	3302      	adds	r3, #2
 80031a6:	e7c7      	b.n	8003138 <_printf_common+0x58>
 80031a8:	2301      	movs	r3, #1
 80031aa:	4622      	mov	r2, r4
 80031ac:	4649      	mov	r1, r9
 80031ae:	4638      	mov	r0, r7
 80031b0:	47c0      	blx	r8
 80031b2:	3001      	adds	r0, #1
 80031b4:	d0e6      	beq.n	8003184 <_printf_common+0xa4>
 80031b6:	3601      	adds	r6, #1
 80031b8:	e7d9      	b.n	800316e <_printf_common+0x8e>
	...

080031bc <_printf_i>:
 80031bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80031c0:	7e0f      	ldrb	r7, [r1, #24]
 80031c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80031c4:	2f78      	cmp	r7, #120	; 0x78
 80031c6:	4691      	mov	r9, r2
 80031c8:	4680      	mov	r8, r0
 80031ca:	460c      	mov	r4, r1
 80031cc:	469a      	mov	sl, r3
 80031ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80031d2:	d807      	bhi.n	80031e4 <_printf_i+0x28>
 80031d4:	2f62      	cmp	r7, #98	; 0x62
 80031d6:	d80a      	bhi.n	80031ee <_printf_i+0x32>
 80031d8:	2f00      	cmp	r7, #0
 80031da:	f000 80d4 	beq.w	8003386 <_printf_i+0x1ca>
 80031de:	2f58      	cmp	r7, #88	; 0x58
 80031e0:	f000 80c0 	beq.w	8003364 <_printf_i+0x1a8>
 80031e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80031e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80031ec:	e03a      	b.n	8003264 <_printf_i+0xa8>
 80031ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80031f2:	2b15      	cmp	r3, #21
 80031f4:	d8f6      	bhi.n	80031e4 <_printf_i+0x28>
 80031f6:	a101      	add	r1, pc, #4	; (adr r1, 80031fc <_printf_i+0x40>)
 80031f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80031fc:	08003255 	.word	0x08003255
 8003200:	08003269 	.word	0x08003269
 8003204:	080031e5 	.word	0x080031e5
 8003208:	080031e5 	.word	0x080031e5
 800320c:	080031e5 	.word	0x080031e5
 8003210:	080031e5 	.word	0x080031e5
 8003214:	08003269 	.word	0x08003269
 8003218:	080031e5 	.word	0x080031e5
 800321c:	080031e5 	.word	0x080031e5
 8003220:	080031e5 	.word	0x080031e5
 8003224:	080031e5 	.word	0x080031e5
 8003228:	0800336d 	.word	0x0800336d
 800322c:	08003295 	.word	0x08003295
 8003230:	08003327 	.word	0x08003327
 8003234:	080031e5 	.word	0x080031e5
 8003238:	080031e5 	.word	0x080031e5
 800323c:	0800338f 	.word	0x0800338f
 8003240:	080031e5 	.word	0x080031e5
 8003244:	08003295 	.word	0x08003295
 8003248:	080031e5 	.word	0x080031e5
 800324c:	080031e5 	.word	0x080031e5
 8003250:	0800332f 	.word	0x0800332f
 8003254:	682b      	ldr	r3, [r5, #0]
 8003256:	1d1a      	adds	r2, r3, #4
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	602a      	str	r2, [r5, #0]
 800325c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003260:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003264:	2301      	movs	r3, #1
 8003266:	e09f      	b.n	80033a8 <_printf_i+0x1ec>
 8003268:	6820      	ldr	r0, [r4, #0]
 800326a:	682b      	ldr	r3, [r5, #0]
 800326c:	0607      	lsls	r7, r0, #24
 800326e:	f103 0104 	add.w	r1, r3, #4
 8003272:	6029      	str	r1, [r5, #0]
 8003274:	d501      	bpl.n	800327a <_printf_i+0xbe>
 8003276:	681e      	ldr	r6, [r3, #0]
 8003278:	e003      	b.n	8003282 <_printf_i+0xc6>
 800327a:	0646      	lsls	r6, r0, #25
 800327c:	d5fb      	bpl.n	8003276 <_printf_i+0xba>
 800327e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003282:	2e00      	cmp	r6, #0
 8003284:	da03      	bge.n	800328e <_printf_i+0xd2>
 8003286:	232d      	movs	r3, #45	; 0x2d
 8003288:	4276      	negs	r6, r6
 800328a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800328e:	485a      	ldr	r0, [pc, #360]	; (80033f8 <_printf_i+0x23c>)
 8003290:	230a      	movs	r3, #10
 8003292:	e012      	b.n	80032ba <_printf_i+0xfe>
 8003294:	682b      	ldr	r3, [r5, #0]
 8003296:	6820      	ldr	r0, [r4, #0]
 8003298:	1d19      	adds	r1, r3, #4
 800329a:	6029      	str	r1, [r5, #0]
 800329c:	0605      	lsls	r5, r0, #24
 800329e:	d501      	bpl.n	80032a4 <_printf_i+0xe8>
 80032a0:	681e      	ldr	r6, [r3, #0]
 80032a2:	e002      	b.n	80032aa <_printf_i+0xee>
 80032a4:	0641      	lsls	r1, r0, #25
 80032a6:	d5fb      	bpl.n	80032a0 <_printf_i+0xe4>
 80032a8:	881e      	ldrh	r6, [r3, #0]
 80032aa:	4853      	ldr	r0, [pc, #332]	; (80033f8 <_printf_i+0x23c>)
 80032ac:	2f6f      	cmp	r7, #111	; 0x6f
 80032ae:	bf0c      	ite	eq
 80032b0:	2308      	moveq	r3, #8
 80032b2:	230a      	movne	r3, #10
 80032b4:	2100      	movs	r1, #0
 80032b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80032ba:	6865      	ldr	r5, [r4, #4]
 80032bc:	60a5      	str	r5, [r4, #8]
 80032be:	2d00      	cmp	r5, #0
 80032c0:	bfa2      	ittt	ge
 80032c2:	6821      	ldrge	r1, [r4, #0]
 80032c4:	f021 0104 	bicge.w	r1, r1, #4
 80032c8:	6021      	strge	r1, [r4, #0]
 80032ca:	b90e      	cbnz	r6, 80032d0 <_printf_i+0x114>
 80032cc:	2d00      	cmp	r5, #0
 80032ce:	d04b      	beq.n	8003368 <_printf_i+0x1ac>
 80032d0:	4615      	mov	r5, r2
 80032d2:	fbb6 f1f3 	udiv	r1, r6, r3
 80032d6:	fb03 6711 	mls	r7, r3, r1, r6
 80032da:	5dc7      	ldrb	r7, [r0, r7]
 80032dc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80032e0:	4637      	mov	r7, r6
 80032e2:	42bb      	cmp	r3, r7
 80032e4:	460e      	mov	r6, r1
 80032e6:	d9f4      	bls.n	80032d2 <_printf_i+0x116>
 80032e8:	2b08      	cmp	r3, #8
 80032ea:	d10b      	bne.n	8003304 <_printf_i+0x148>
 80032ec:	6823      	ldr	r3, [r4, #0]
 80032ee:	07de      	lsls	r6, r3, #31
 80032f0:	d508      	bpl.n	8003304 <_printf_i+0x148>
 80032f2:	6923      	ldr	r3, [r4, #16]
 80032f4:	6861      	ldr	r1, [r4, #4]
 80032f6:	4299      	cmp	r1, r3
 80032f8:	bfde      	ittt	le
 80032fa:	2330      	movle	r3, #48	; 0x30
 80032fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003300:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003304:	1b52      	subs	r2, r2, r5
 8003306:	6122      	str	r2, [r4, #16]
 8003308:	f8cd a000 	str.w	sl, [sp]
 800330c:	464b      	mov	r3, r9
 800330e:	aa03      	add	r2, sp, #12
 8003310:	4621      	mov	r1, r4
 8003312:	4640      	mov	r0, r8
 8003314:	f7ff fee4 	bl	80030e0 <_printf_common>
 8003318:	3001      	adds	r0, #1
 800331a:	d14a      	bne.n	80033b2 <_printf_i+0x1f6>
 800331c:	f04f 30ff 	mov.w	r0, #4294967295
 8003320:	b004      	add	sp, #16
 8003322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003326:	6823      	ldr	r3, [r4, #0]
 8003328:	f043 0320 	orr.w	r3, r3, #32
 800332c:	6023      	str	r3, [r4, #0]
 800332e:	4833      	ldr	r0, [pc, #204]	; (80033fc <_printf_i+0x240>)
 8003330:	2778      	movs	r7, #120	; 0x78
 8003332:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003336:	6823      	ldr	r3, [r4, #0]
 8003338:	6829      	ldr	r1, [r5, #0]
 800333a:	061f      	lsls	r7, r3, #24
 800333c:	f851 6b04 	ldr.w	r6, [r1], #4
 8003340:	d402      	bmi.n	8003348 <_printf_i+0x18c>
 8003342:	065f      	lsls	r7, r3, #25
 8003344:	bf48      	it	mi
 8003346:	b2b6      	uxthmi	r6, r6
 8003348:	07df      	lsls	r7, r3, #31
 800334a:	bf48      	it	mi
 800334c:	f043 0320 	orrmi.w	r3, r3, #32
 8003350:	6029      	str	r1, [r5, #0]
 8003352:	bf48      	it	mi
 8003354:	6023      	strmi	r3, [r4, #0]
 8003356:	b91e      	cbnz	r6, 8003360 <_printf_i+0x1a4>
 8003358:	6823      	ldr	r3, [r4, #0]
 800335a:	f023 0320 	bic.w	r3, r3, #32
 800335e:	6023      	str	r3, [r4, #0]
 8003360:	2310      	movs	r3, #16
 8003362:	e7a7      	b.n	80032b4 <_printf_i+0xf8>
 8003364:	4824      	ldr	r0, [pc, #144]	; (80033f8 <_printf_i+0x23c>)
 8003366:	e7e4      	b.n	8003332 <_printf_i+0x176>
 8003368:	4615      	mov	r5, r2
 800336a:	e7bd      	b.n	80032e8 <_printf_i+0x12c>
 800336c:	682b      	ldr	r3, [r5, #0]
 800336e:	6826      	ldr	r6, [r4, #0]
 8003370:	6961      	ldr	r1, [r4, #20]
 8003372:	1d18      	adds	r0, r3, #4
 8003374:	6028      	str	r0, [r5, #0]
 8003376:	0635      	lsls	r5, r6, #24
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	d501      	bpl.n	8003380 <_printf_i+0x1c4>
 800337c:	6019      	str	r1, [r3, #0]
 800337e:	e002      	b.n	8003386 <_printf_i+0x1ca>
 8003380:	0670      	lsls	r0, r6, #25
 8003382:	d5fb      	bpl.n	800337c <_printf_i+0x1c0>
 8003384:	8019      	strh	r1, [r3, #0]
 8003386:	2300      	movs	r3, #0
 8003388:	6123      	str	r3, [r4, #16]
 800338a:	4615      	mov	r5, r2
 800338c:	e7bc      	b.n	8003308 <_printf_i+0x14c>
 800338e:	682b      	ldr	r3, [r5, #0]
 8003390:	1d1a      	adds	r2, r3, #4
 8003392:	602a      	str	r2, [r5, #0]
 8003394:	681d      	ldr	r5, [r3, #0]
 8003396:	6862      	ldr	r2, [r4, #4]
 8003398:	2100      	movs	r1, #0
 800339a:	4628      	mov	r0, r5
 800339c:	f7fc ff28 	bl	80001f0 <memchr>
 80033a0:	b108      	cbz	r0, 80033a6 <_printf_i+0x1ea>
 80033a2:	1b40      	subs	r0, r0, r5
 80033a4:	6060      	str	r0, [r4, #4]
 80033a6:	6863      	ldr	r3, [r4, #4]
 80033a8:	6123      	str	r3, [r4, #16]
 80033aa:	2300      	movs	r3, #0
 80033ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80033b0:	e7aa      	b.n	8003308 <_printf_i+0x14c>
 80033b2:	6923      	ldr	r3, [r4, #16]
 80033b4:	462a      	mov	r2, r5
 80033b6:	4649      	mov	r1, r9
 80033b8:	4640      	mov	r0, r8
 80033ba:	47d0      	blx	sl
 80033bc:	3001      	adds	r0, #1
 80033be:	d0ad      	beq.n	800331c <_printf_i+0x160>
 80033c0:	6823      	ldr	r3, [r4, #0]
 80033c2:	079b      	lsls	r3, r3, #30
 80033c4:	d413      	bmi.n	80033ee <_printf_i+0x232>
 80033c6:	68e0      	ldr	r0, [r4, #12]
 80033c8:	9b03      	ldr	r3, [sp, #12]
 80033ca:	4298      	cmp	r0, r3
 80033cc:	bfb8      	it	lt
 80033ce:	4618      	movlt	r0, r3
 80033d0:	e7a6      	b.n	8003320 <_printf_i+0x164>
 80033d2:	2301      	movs	r3, #1
 80033d4:	4632      	mov	r2, r6
 80033d6:	4649      	mov	r1, r9
 80033d8:	4640      	mov	r0, r8
 80033da:	47d0      	blx	sl
 80033dc:	3001      	adds	r0, #1
 80033de:	d09d      	beq.n	800331c <_printf_i+0x160>
 80033e0:	3501      	adds	r5, #1
 80033e2:	68e3      	ldr	r3, [r4, #12]
 80033e4:	9903      	ldr	r1, [sp, #12]
 80033e6:	1a5b      	subs	r3, r3, r1
 80033e8:	42ab      	cmp	r3, r5
 80033ea:	dcf2      	bgt.n	80033d2 <_printf_i+0x216>
 80033ec:	e7eb      	b.n	80033c6 <_printf_i+0x20a>
 80033ee:	2500      	movs	r5, #0
 80033f0:	f104 0619 	add.w	r6, r4, #25
 80033f4:	e7f5      	b.n	80033e2 <_printf_i+0x226>
 80033f6:	bf00      	nop
 80033f8:	080037fd 	.word	0x080037fd
 80033fc:	0800380e 	.word	0x0800380e

08003400 <__sflush_r>:
 8003400:	898a      	ldrh	r2, [r1, #12]
 8003402:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003404:	4605      	mov	r5, r0
 8003406:	0710      	lsls	r0, r2, #28
 8003408:	460c      	mov	r4, r1
 800340a:	d457      	bmi.n	80034bc <__sflush_r+0xbc>
 800340c:	684b      	ldr	r3, [r1, #4]
 800340e:	2b00      	cmp	r3, #0
 8003410:	dc04      	bgt.n	800341c <__sflush_r+0x1c>
 8003412:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003414:	2b00      	cmp	r3, #0
 8003416:	dc01      	bgt.n	800341c <__sflush_r+0x1c>
 8003418:	2000      	movs	r0, #0
 800341a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800341c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800341e:	2e00      	cmp	r6, #0
 8003420:	d0fa      	beq.n	8003418 <__sflush_r+0x18>
 8003422:	2300      	movs	r3, #0
 8003424:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003428:	682f      	ldr	r7, [r5, #0]
 800342a:	6a21      	ldr	r1, [r4, #32]
 800342c:	602b      	str	r3, [r5, #0]
 800342e:	d032      	beq.n	8003496 <__sflush_r+0x96>
 8003430:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003432:	89a3      	ldrh	r3, [r4, #12]
 8003434:	075a      	lsls	r2, r3, #29
 8003436:	d505      	bpl.n	8003444 <__sflush_r+0x44>
 8003438:	6863      	ldr	r3, [r4, #4]
 800343a:	1ac0      	subs	r0, r0, r3
 800343c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800343e:	b10b      	cbz	r3, 8003444 <__sflush_r+0x44>
 8003440:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003442:	1ac0      	subs	r0, r0, r3
 8003444:	2300      	movs	r3, #0
 8003446:	4602      	mov	r2, r0
 8003448:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800344a:	6a21      	ldr	r1, [r4, #32]
 800344c:	4628      	mov	r0, r5
 800344e:	47b0      	blx	r6
 8003450:	1c43      	adds	r3, r0, #1
 8003452:	89a3      	ldrh	r3, [r4, #12]
 8003454:	d106      	bne.n	8003464 <__sflush_r+0x64>
 8003456:	6829      	ldr	r1, [r5, #0]
 8003458:	291d      	cmp	r1, #29
 800345a:	d82b      	bhi.n	80034b4 <__sflush_r+0xb4>
 800345c:	4a28      	ldr	r2, [pc, #160]	; (8003500 <__sflush_r+0x100>)
 800345e:	410a      	asrs	r2, r1
 8003460:	07d6      	lsls	r6, r2, #31
 8003462:	d427      	bmi.n	80034b4 <__sflush_r+0xb4>
 8003464:	2200      	movs	r2, #0
 8003466:	6062      	str	r2, [r4, #4]
 8003468:	04d9      	lsls	r1, r3, #19
 800346a:	6922      	ldr	r2, [r4, #16]
 800346c:	6022      	str	r2, [r4, #0]
 800346e:	d504      	bpl.n	800347a <__sflush_r+0x7a>
 8003470:	1c42      	adds	r2, r0, #1
 8003472:	d101      	bne.n	8003478 <__sflush_r+0x78>
 8003474:	682b      	ldr	r3, [r5, #0]
 8003476:	b903      	cbnz	r3, 800347a <__sflush_r+0x7a>
 8003478:	6560      	str	r0, [r4, #84]	; 0x54
 800347a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800347c:	602f      	str	r7, [r5, #0]
 800347e:	2900      	cmp	r1, #0
 8003480:	d0ca      	beq.n	8003418 <__sflush_r+0x18>
 8003482:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003486:	4299      	cmp	r1, r3
 8003488:	d002      	beq.n	8003490 <__sflush_r+0x90>
 800348a:	4628      	mov	r0, r5
 800348c:	f7ff fbf0 	bl	8002c70 <_free_r>
 8003490:	2000      	movs	r0, #0
 8003492:	6360      	str	r0, [r4, #52]	; 0x34
 8003494:	e7c1      	b.n	800341a <__sflush_r+0x1a>
 8003496:	2301      	movs	r3, #1
 8003498:	4628      	mov	r0, r5
 800349a:	47b0      	blx	r6
 800349c:	1c41      	adds	r1, r0, #1
 800349e:	d1c8      	bne.n	8003432 <__sflush_r+0x32>
 80034a0:	682b      	ldr	r3, [r5, #0]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d0c5      	beq.n	8003432 <__sflush_r+0x32>
 80034a6:	2b1d      	cmp	r3, #29
 80034a8:	d001      	beq.n	80034ae <__sflush_r+0xae>
 80034aa:	2b16      	cmp	r3, #22
 80034ac:	d101      	bne.n	80034b2 <__sflush_r+0xb2>
 80034ae:	602f      	str	r7, [r5, #0]
 80034b0:	e7b2      	b.n	8003418 <__sflush_r+0x18>
 80034b2:	89a3      	ldrh	r3, [r4, #12]
 80034b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034b8:	81a3      	strh	r3, [r4, #12]
 80034ba:	e7ae      	b.n	800341a <__sflush_r+0x1a>
 80034bc:	690f      	ldr	r7, [r1, #16]
 80034be:	2f00      	cmp	r7, #0
 80034c0:	d0aa      	beq.n	8003418 <__sflush_r+0x18>
 80034c2:	0793      	lsls	r3, r2, #30
 80034c4:	680e      	ldr	r6, [r1, #0]
 80034c6:	bf08      	it	eq
 80034c8:	694b      	ldreq	r3, [r1, #20]
 80034ca:	600f      	str	r7, [r1, #0]
 80034cc:	bf18      	it	ne
 80034ce:	2300      	movne	r3, #0
 80034d0:	1bf6      	subs	r6, r6, r7
 80034d2:	608b      	str	r3, [r1, #8]
 80034d4:	2e00      	cmp	r6, #0
 80034d6:	dd9f      	ble.n	8003418 <__sflush_r+0x18>
 80034d8:	6a21      	ldr	r1, [r4, #32]
 80034da:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80034de:	4633      	mov	r3, r6
 80034e0:	463a      	mov	r2, r7
 80034e2:	4628      	mov	r0, r5
 80034e4:	47e0      	blx	ip
 80034e6:	2800      	cmp	r0, #0
 80034e8:	dc06      	bgt.n	80034f8 <__sflush_r+0xf8>
 80034ea:	89a3      	ldrh	r3, [r4, #12]
 80034ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034f0:	81a3      	strh	r3, [r4, #12]
 80034f2:	f04f 30ff 	mov.w	r0, #4294967295
 80034f6:	e790      	b.n	800341a <__sflush_r+0x1a>
 80034f8:	4407      	add	r7, r0
 80034fa:	1a36      	subs	r6, r6, r0
 80034fc:	e7ea      	b.n	80034d4 <__sflush_r+0xd4>
 80034fe:	bf00      	nop
 8003500:	dfbffffe 	.word	0xdfbffffe

08003504 <_fflush_r>:
 8003504:	b538      	push	{r3, r4, r5, lr}
 8003506:	690b      	ldr	r3, [r1, #16]
 8003508:	4605      	mov	r5, r0
 800350a:	460c      	mov	r4, r1
 800350c:	b913      	cbnz	r3, 8003514 <_fflush_r+0x10>
 800350e:	2500      	movs	r5, #0
 8003510:	4628      	mov	r0, r5
 8003512:	bd38      	pop	{r3, r4, r5, pc}
 8003514:	b118      	cbz	r0, 800351e <_fflush_r+0x1a>
 8003516:	6a03      	ldr	r3, [r0, #32]
 8003518:	b90b      	cbnz	r3, 800351e <_fflush_r+0x1a>
 800351a:	f7ff faa1 	bl	8002a60 <__sinit>
 800351e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d0f3      	beq.n	800350e <_fflush_r+0xa>
 8003526:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003528:	07d0      	lsls	r0, r2, #31
 800352a:	d404      	bmi.n	8003536 <_fflush_r+0x32>
 800352c:	0599      	lsls	r1, r3, #22
 800352e:	d402      	bmi.n	8003536 <_fflush_r+0x32>
 8003530:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003532:	f7ff fb9a 	bl	8002c6a <__retarget_lock_acquire_recursive>
 8003536:	4628      	mov	r0, r5
 8003538:	4621      	mov	r1, r4
 800353a:	f7ff ff61 	bl	8003400 <__sflush_r>
 800353e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003540:	07da      	lsls	r2, r3, #31
 8003542:	4605      	mov	r5, r0
 8003544:	d4e4      	bmi.n	8003510 <_fflush_r+0xc>
 8003546:	89a3      	ldrh	r3, [r4, #12]
 8003548:	059b      	lsls	r3, r3, #22
 800354a:	d4e1      	bmi.n	8003510 <_fflush_r+0xc>
 800354c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800354e:	f7ff fb8d 	bl	8002c6c <__retarget_lock_release_recursive>
 8003552:	e7dd      	b.n	8003510 <_fflush_r+0xc>

08003554 <__swbuf_r>:
 8003554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003556:	460e      	mov	r6, r1
 8003558:	4614      	mov	r4, r2
 800355a:	4605      	mov	r5, r0
 800355c:	b118      	cbz	r0, 8003566 <__swbuf_r+0x12>
 800355e:	6a03      	ldr	r3, [r0, #32]
 8003560:	b90b      	cbnz	r3, 8003566 <__swbuf_r+0x12>
 8003562:	f7ff fa7d 	bl	8002a60 <__sinit>
 8003566:	69a3      	ldr	r3, [r4, #24]
 8003568:	60a3      	str	r3, [r4, #8]
 800356a:	89a3      	ldrh	r3, [r4, #12]
 800356c:	071a      	lsls	r2, r3, #28
 800356e:	d525      	bpl.n	80035bc <__swbuf_r+0x68>
 8003570:	6923      	ldr	r3, [r4, #16]
 8003572:	b31b      	cbz	r3, 80035bc <__swbuf_r+0x68>
 8003574:	6823      	ldr	r3, [r4, #0]
 8003576:	6922      	ldr	r2, [r4, #16]
 8003578:	1a98      	subs	r0, r3, r2
 800357a:	6963      	ldr	r3, [r4, #20]
 800357c:	b2f6      	uxtb	r6, r6
 800357e:	4283      	cmp	r3, r0
 8003580:	4637      	mov	r7, r6
 8003582:	dc04      	bgt.n	800358e <__swbuf_r+0x3a>
 8003584:	4621      	mov	r1, r4
 8003586:	4628      	mov	r0, r5
 8003588:	f7ff ffbc 	bl	8003504 <_fflush_r>
 800358c:	b9e0      	cbnz	r0, 80035c8 <__swbuf_r+0x74>
 800358e:	68a3      	ldr	r3, [r4, #8]
 8003590:	3b01      	subs	r3, #1
 8003592:	60a3      	str	r3, [r4, #8]
 8003594:	6823      	ldr	r3, [r4, #0]
 8003596:	1c5a      	adds	r2, r3, #1
 8003598:	6022      	str	r2, [r4, #0]
 800359a:	701e      	strb	r6, [r3, #0]
 800359c:	6962      	ldr	r2, [r4, #20]
 800359e:	1c43      	adds	r3, r0, #1
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d004      	beq.n	80035ae <__swbuf_r+0x5a>
 80035a4:	89a3      	ldrh	r3, [r4, #12]
 80035a6:	07db      	lsls	r3, r3, #31
 80035a8:	d506      	bpl.n	80035b8 <__swbuf_r+0x64>
 80035aa:	2e0a      	cmp	r6, #10
 80035ac:	d104      	bne.n	80035b8 <__swbuf_r+0x64>
 80035ae:	4621      	mov	r1, r4
 80035b0:	4628      	mov	r0, r5
 80035b2:	f7ff ffa7 	bl	8003504 <_fflush_r>
 80035b6:	b938      	cbnz	r0, 80035c8 <__swbuf_r+0x74>
 80035b8:	4638      	mov	r0, r7
 80035ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035bc:	4621      	mov	r1, r4
 80035be:	4628      	mov	r0, r5
 80035c0:	f000 f806 	bl	80035d0 <__swsetup_r>
 80035c4:	2800      	cmp	r0, #0
 80035c6:	d0d5      	beq.n	8003574 <__swbuf_r+0x20>
 80035c8:	f04f 37ff 	mov.w	r7, #4294967295
 80035cc:	e7f4      	b.n	80035b8 <__swbuf_r+0x64>
	...

080035d0 <__swsetup_r>:
 80035d0:	b538      	push	{r3, r4, r5, lr}
 80035d2:	4b2a      	ldr	r3, [pc, #168]	; (800367c <__swsetup_r+0xac>)
 80035d4:	4605      	mov	r5, r0
 80035d6:	6818      	ldr	r0, [r3, #0]
 80035d8:	460c      	mov	r4, r1
 80035da:	b118      	cbz	r0, 80035e4 <__swsetup_r+0x14>
 80035dc:	6a03      	ldr	r3, [r0, #32]
 80035de:	b90b      	cbnz	r3, 80035e4 <__swsetup_r+0x14>
 80035e0:	f7ff fa3e 	bl	8002a60 <__sinit>
 80035e4:	89a3      	ldrh	r3, [r4, #12]
 80035e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80035ea:	0718      	lsls	r0, r3, #28
 80035ec:	d422      	bmi.n	8003634 <__swsetup_r+0x64>
 80035ee:	06d9      	lsls	r1, r3, #27
 80035f0:	d407      	bmi.n	8003602 <__swsetup_r+0x32>
 80035f2:	2309      	movs	r3, #9
 80035f4:	602b      	str	r3, [r5, #0]
 80035f6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80035fa:	81a3      	strh	r3, [r4, #12]
 80035fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003600:	e034      	b.n	800366c <__swsetup_r+0x9c>
 8003602:	0758      	lsls	r0, r3, #29
 8003604:	d512      	bpl.n	800362c <__swsetup_r+0x5c>
 8003606:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003608:	b141      	cbz	r1, 800361c <__swsetup_r+0x4c>
 800360a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800360e:	4299      	cmp	r1, r3
 8003610:	d002      	beq.n	8003618 <__swsetup_r+0x48>
 8003612:	4628      	mov	r0, r5
 8003614:	f7ff fb2c 	bl	8002c70 <_free_r>
 8003618:	2300      	movs	r3, #0
 800361a:	6363      	str	r3, [r4, #52]	; 0x34
 800361c:	89a3      	ldrh	r3, [r4, #12]
 800361e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003622:	81a3      	strh	r3, [r4, #12]
 8003624:	2300      	movs	r3, #0
 8003626:	6063      	str	r3, [r4, #4]
 8003628:	6923      	ldr	r3, [r4, #16]
 800362a:	6023      	str	r3, [r4, #0]
 800362c:	89a3      	ldrh	r3, [r4, #12]
 800362e:	f043 0308 	orr.w	r3, r3, #8
 8003632:	81a3      	strh	r3, [r4, #12]
 8003634:	6923      	ldr	r3, [r4, #16]
 8003636:	b94b      	cbnz	r3, 800364c <__swsetup_r+0x7c>
 8003638:	89a3      	ldrh	r3, [r4, #12]
 800363a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800363e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003642:	d003      	beq.n	800364c <__swsetup_r+0x7c>
 8003644:	4621      	mov	r1, r4
 8003646:	4628      	mov	r0, r5
 8003648:	f000 f850 	bl	80036ec <__smakebuf_r>
 800364c:	89a0      	ldrh	r0, [r4, #12]
 800364e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003652:	f010 0301 	ands.w	r3, r0, #1
 8003656:	d00a      	beq.n	800366e <__swsetup_r+0x9e>
 8003658:	2300      	movs	r3, #0
 800365a:	60a3      	str	r3, [r4, #8]
 800365c:	6963      	ldr	r3, [r4, #20]
 800365e:	425b      	negs	r3, r3
 8003660:	61a3      	str	r3, [r4, #24]
 8003662:	6923      	ldr	r3, [r4, #16]
 8003664:	b943      	cbnz	r3, 8003678 <__swsetup_r+0xa8>
 8003666:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800366a:	d1c4      	bne.n	80035f6 <__swsetup_r+0x26>
 800366c:	bd38      	pop	{r3, r4, r5, pc}
 800366e:	0781      	lsls	r1, r0, #30
 8003670:	bf58      	it	pl
 8003672:	6963      	ldrpl	r3, [r4, #20]
 8003674:	60a3      	str	r3, [r4, #8]
 8003676:	e7f4      	b.n	8003662 <__swsetup_r+0x92>
 8003678:	2000      	movs	r0, #0
 800367a:	e7f7      	b.n	800366c <__swsetup_r+0x9c>
 800367c:	20000064 	.word	0x20000064

08003680 <_sbrk_r>:
 8003680:	b538      	push	{r3, r4, r5, lr}
 8003682:	4d06      	ldr	r5, [pc, #24]	; (800369c <_sbrk_r+0x1c>)
 8003684:	2300      	movs	r3, #0
 8003686:	4604      	mov	r4, r0
 8003688:	4608      	mov	r0, r1
 800368a:	602b      	str	r3, [r5, #0]
 800368c:	f7ff f892 	bl	80027b4 <_sbrk>
 8003690:	1c43      	adds	r3, r0, #1
 8003692:	d102      	bne.n	800369a <_sbrk_r+0x1a>
 8003694:	682b      	ldr	r3, [r5, #0]
 8003696:	b103      	cbz	r3, 800369a <_sbrk_r+0x1a>
 8003698:	6023      	str	r3, [r4, #0]
 800369a:	bd38      	pop	{r3, r4, r5, pc}
 800369c:	200002b8 	.word	0x200002b8

080036a0 <__swhatbuf_r>:
 80036a0:	b570      	push	{r4, r5, r6, lr}
 80036a2:	460c      	mov	r4, r1
 80036a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036a8:	2900      	cmp	r1, #0
 80036aa:	b096      	sub	sp, #88	; 0x58
 80036ac:	4615      	mov	r5, r2
 80036ae:	461e      	mov	r6, r3
 80036b0:	da0d      	bge.n	80036ce <__swhatbuf_r+0x2e>
 80036b2:	89a3      	ldrh	r3, [r4, #12]
 80036b4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80036b8:	f04f 0100 	mov.w	r1, #0
 80036bc:	bf0c      	ite	eq
 80036be:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80036c2:	2340      	movne	r3, #64	; 0x40
 80036c4:	2000      	movs	r0, #0
 80036c6:	6031      	str	r1, [r6, #0]
 80036c8:	602b      	str	r3, [r5, #0]
 80036ca:	b016      	add	sp, #88	; 0x58
 80036cc:	bd70      	pop	{r4, r5, r6, pc}
 80036ce:	466a      	mov	r2, sp
 80036d0:	f000 f848 	bl	8003764 <_fstat_r>
 80036d4:	2800      	cmp	r0, #0
 80036d6:	dbec      	blt.n	80036b2 <__swhatbuf_r+0x12>
 80036d8:	9901      	ldr	r1, [sp, #4]
 80036da:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80036de:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80036e2:	4259      	negs	r1, r3
 80036e4:	4159      	adcs	r1, r3
 80036e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80036ea:	e7eb      	b.n	80036c4 <__swhatbuf_r+0x24>

080036ec <__smakebuf_r>:
 80036ec:	898b      	ldrh	r3, [r1, #12]
 80036ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80036f0:	079d      	lsls	r5, r3, #30
 80036f2:	4606      	mov	r6, r0
 80036f4:	460c      	mov	r4, r1
 80036f6:	d507      	bpl.n	8003708 <__smakebuf_r+0x1c>
 80036f8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80036fc:	6023      	str	r3, [r4, #0]
 80036fe:	6123      	str	r3, [r4, #16]
 8003700:	2301      	movs	r3, #1
 8003702:	6163      	str	r3, [r4, #20]
 8003704:	b002      	add	sp, #8
 8003706:	bd70      	pop	{r4, r5, r6, pc}
 8003708:	ab01      	add	r3, sp, #4
 800370a:	466a      	mov	r2, sp
 800370c:	f7ff ffc8 	bl	80036a0 <__swhatbuf_r>
 8003710:	9900      	ldr	r1, [sp, #0]
 8003712:	4605      	mov	r5, r0
 8003714:	4630      	mov	r0, r6
 8003716:	f7ff fb15 	bl	8002d44 <_malloc_r>
 800371a:	b948      	cbnz	r0, 8003730 <__smakebuf_r+0x44>
 800371c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003720:	059a      	lsls	r2, r3, #22
 8003722:	d4ef      	bmi.n	8003704 <__smakebuf_r+0x18>
 8003724:	f023 0303 	bic.w	r3, r3, #3
 8003728:	f043 0302 	orr.w	r3, r3, #2
 800372c:	81a3      	strh	r3, [r4, #12]
 800372e:	e7e3      	b.n	80036f8 <__smakebuf_r+0xc>
 8003730:	89a3      	ldrh	r3, [r4, #12]
 8003732:	6020      	str	r0, [r4, #0]
 8003734:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003738:	81a3      	strh	r3, [r4, #12]
 800373a:	9b00      	ldr	r3, [sp, #0]
 800373c:	6163      	str	r3, [r4, #20]
 800373e:	9b01      	ldr	r3, [sp, #4]
 8003740:	6120      	str	r0, [r4, #16]
 8003742:	b15b      	cbz	r3, 800375c <__smakebuf_r+0x70>
 8003744:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003748:	4630      	mov	r0, r6
 800374a:	f000 f81d 	bl	8003788 <_isatty_r>
 800374e:	b128      	cbz	r0, 800375c <__smakebuf_r+0x70>
 8003750:	89a3      	ldrh	r3, [r4, #12]
 8003752:	f023 0303 	bic.w	r3, r3, #3
 8003756:	f043 0301 	orr.w	r3, r3, #1
 800375a:	81a3      	strh	r3, [r4, #12]
 800375c:	89a3      	ldrh	r3, [r4, #12]
 800375e:	431d      	orrs	r5, r3
 8003760:	81a5      	strh	r5, [r4, #12]
 8003762:	e7cf      	b.n	8003704 <__smakebuf_r+0x18>

08003764 <_fstat_r>:
 8003764:	b538      	push	{r3, r4, r5, lr}
 8003766:	4d07      	ldr	r5, [pc, #28]	; (8003784 <_fstat_r+0x20>)
 8003768:	2300      	movs	r3, #0
 800376a:	4604      	mov	r4, r0
 800376c:	4608      	mov	r0, r1
 800376e:	4611      	mov	r1, r2
 8003770:	602b      	str	r3, [r5, #0]
 8003772:	f7fe fff9 	bl	8002768 <_fstat>
 8003776:	1c43      	adds	r3, r0, #1
 8003778:	d102      	bne.n	8003780 <_fstat_r+0x1c>
 800377a:	682b      	ldr	r3, [r5, #0]
 800377c:	b103      	cbz	r3, 8003780 <_fstat_r+0x1c>
 800377e:	6023      	str	r3, [r4, #0]
 8003780:	bd38      	pop	{r3, r4, r5, pc}
 8003782:	bf00      	nop
 8003784:	200002b8 	.word	0x200002b8

08003788 <_isatty_r>:
 8003788:	b538      	push	{r3, r4, r5, lr}
 800378a:	4d06      	ldr	r5, [pc, #24]	; (80037a4 <_isatty_r+0x1c>)
 800378c:	2300      	movs	r3, #0
 800378e:	4604      	mov	r4, r0
 8003790:	4608      	mov	r0, r1
 8003792:	602b      	str	r3, [r5, #0]
 8003794:	f7fe fff7 	bl	8002786 <_isatty>
 8003798:	1c43      	adds	r3, r0, #1
 800379a:	d102      	bne.n	80037a2 <_isatty_r+0x1a>
 800379c:	682b      	ldr	r3, [r5, #0]
 800379e:	b103      	cbz	r3, 80037a2 <_isatty_r+0x1a>
 80037a0:	6023      	str	r3, [r4, #0]
 80037a2:	bd38      	pop	{r3, r4, r5, pc}
 80037a4:	200002b8 	.word	0x200002b8

080037a8 <_init>:
 80037a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037aa:	bf00      	nop
 80037ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037ae:	bc08      	pop	{r3}
 80037b0:	469e      	mov	lr, r3
 80037b2:	4770      	bx	lr

080037b4 <_fini>:
 80037b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037b6:	bf00      	nop
 80037b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037ba:	bc08      	pop	{r3}
 80037bc:	469e      	mov	lr, r3
 80037be:	4770      	bx	lr
