

================================================================
== Vivado HLS Report for 'scaled_fixed2ieee'
================================================================
* Date:           Thu Jul 30 19:06:14 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.528|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   14|   17|   14|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    6|    6|         2|          -|          -|      3|    no    |
        |- Loop 2  |    4|    4|         1|          -|          -|      4|    no    |
        |- Loop 3  |    1|    4|         1|          -|          -| 1 ~ 4 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 4 5 
5 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%out_bits_2_V = alloca i32"   --->   Operation 6 'alloca' 'out_bits_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_bits_2_V_1 = alloca i32"   --->   Operation 7 'alloca' 'out_bits_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_bits_2_V_2 = alloca i32"   --->   Operation 8 'alloca' 'out_bits_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%prescale_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %prescale)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:411]   --->   Operation 9 'read' 'prescale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_V_read = call i63 @_ssdm_op_Read.ap_auto.i63(i63 %in_V)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:411]   --->   Operation 10 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %.preheader" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:423]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 11.1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %.preheader.preheader ], [ %i, %.preheader.backedge ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%out_bits_2_V_load = load i32* %out_bits_2_V"   --->   Operation 13 'load' 'out_bits_2_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%out_bits_2_V_1_load = load i32* %out_bits_2_V_1"   --->   Operation 14 'load' 'out_bits_2_V_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%out_bits_2_V_2_load = load i32* %out_bits_2_V_2"   --->   Operation 15 'load' 'out_bits_2_V_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.95ns)   --->   "%icmp_ln423 = icmp eq i2 %i_0, -1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:423]   --->   Operation 16 'icmp' 'icmp_ln423' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 17 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:423]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln423, label %1, label %0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:423]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_0, i4 0)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:424]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.82ns)   --->   "%sub_ln424 = sub i6 -2, %shl_ln" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:424]   --->   Operation 21 'sub' 'sub_ln424' <Predicate = (!icmp_ln423)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%sub_ln425 = sub i6 -17, %shl_ln" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 22 'sub' 'sub_ln425' <Predicate = (!icmp_ln423)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.42ns)   --->   "%icmp_ln566 = icmp ugt i6 %sub_ln425, %sub_ln424" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 23 'icmp' 'icmp_ln566' <Predicate = (!icmp_ln423)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln566)   --->   "%tmp = call i63 @llvm.part.select.i63(i63 %in_V_read, i32 62, i32 0)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 24 'partselect' 'tmp' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%sub_ln566 = sub i6 %sub_ln425, %sub_ln424" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 25 'sub' 'sub_ln566' <Predicate = (!icmp_ln423)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.82ns)   --->   "%sub_ln566_1 = sub i6 -2, %sub_ln425" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 26 'sub' 'sub_ln566_1' <Predicate = (!icmp_ln423)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%sub_ln566_2 = sub i6 %sub_ln424, %sub_ln425" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 27 'sub' 'sub_ln566_2' <Predicate = (!icmp_ln423)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node sub_ln566_3)   --->   "%select_ln566 = select i1 %icmp_ln566, i6 %sub_ln566, i6 %sub_ln566_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 28 'select' 'select_ln566' <Predicate = (!icmp_ln423)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln566)   --->   "%select_ln566_1 = select i1 %icmp_ln566, i63 %tmp, i63 %in_V_read" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 29 'select' 'select_ln566_1' <Predicate = (!icmp_ln423)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln566)   --->   "%select_ln566_2 = select i1 %icmp_ln566, i6 %sub_ln566_1, i6 %sub_ln425" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 30 'select' 'select_ln566_2' <Predicate = (!icmp_ln423)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln566_3 = sub i6 -2, %select_ln566" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 31 'sub' 'sub_ln566_3' <Predicate = (!icmp_ln423)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln566)   --->   "%zext_ln566 = zext i6 %select_ln566_2 to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 32 'zext' 'zext_ln566' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln566_1 = zext i6 %sub_ln566_3 to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 33 'zext' 'zext_ln566_1' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (4.59ns) (out node of the LUT)   --->   "%lshr_ln566 = lshr i63 %select_ln566_1, %zext_ln566" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 34 'lshr' 'lshr_ln566' <Predicate = (!icmp_ln423)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln566_1 = lshr i63 -1, %zext_ln566_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 35 'lshr' 'lshr_ln566_1' <Predicate = (!icmp_ln423)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.94ns) (out node of the LUT)   --->   "%p_Result_s = and i63 %lshr_ln566, %lshr_ln566_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 36 'and' 'p_Result_s' <Predicate = (!icmp_ln423)> <Delay = 2.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.81ns)   --->   "switch i2 %i_0, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 37 'switch' <Predicate = (!icmp_ln423)> <Delay = 1.81>
ST_2 : Operation 38 [1/1] (1.81ns)   --->   "br label %branch0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 38 'br' <Predicate = (!icmp_ln423 & i_0 == 1)> <Delay = 1.81>
ST_2 : Operation 39 [1/1] (1.81ns)   --->   "br label %branch0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 39 'br' <Predicate = (!icmp_ln423 & i_0 != 0 & i_0 != 1)> <Delay = 1.81>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i63 %p_Result_s to i16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 40 'trunc' 'trunc_ln169' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%c_3 = alloca i32"   --->   Operation 41 'alloca' 'c_3' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%c_3_1 = alloca i32"   --->   Operation 42 'alloca' 'c_3_1' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%c_3_2 = alloca i32"   --->   Operation 43 'alloca' 'c_3_2' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%c_3_3 = alloca i32"   --->   Operation 44 'alloca' 'c_3_3' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln566 = trunc i63 %in_V_read to i15" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:429]   --->   Operation 45 'trunc' 'trunc_ln566' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %trunc_ln566, i1 true)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 46 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_24 = call i32 @_ssdm_op_PartSet.i32.i32.i16.i32.i32(i32 undef, i16 %tmp_1, i32 16, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 47 'partset' 'p_Result_24' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %branch8" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:434]   --->   Operation 48 'br' <Predicate = (icmp_ln423)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.13>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ %out_bits_2_V_1_load, %branch1 ], [ %out_bits_2_V_2_load, %branch2 ], [ %out_bits_2_V_load, %0 ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425]   --->   Operation 49 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_3 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %trunc_ln169, i1 true)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 50 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%out_bits_0_V = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 %p_Val2_s, i17 %tmp_3, i32 15, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 51 'partset' 'out_bits_0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.13ns)   --->   "switch i2 %i_0, label %branch6 [
    i2 0, label %branch0..preheader.backedge_crit_edge
    i2 1, label %branch5
  ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 52 'switch' <Predicate = true> <Delay = 1.13>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "store i32 %out_bits_0_V, i32* %out_bits_2_V_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 53 'store' <Predicate = (i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 54 'br' <Predicate = (i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "store i32 %out_bits_0_V, i32* %out_bits_2_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 55 'store' <Predicate = (i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 56 'br' <Predicate = (i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "store i32 %out_bits_0_V, i32* %out_bits_2_V_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 57 'store' <Predicate = (i_0 != 0 & i_0 != 1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426]   --->   Operation 58 'br' <Predicate = (i_0 != 0 & i_0 != 1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 5.35>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%i1_0 = phi i3 [ 0, %1 ], [ %i_2, %branch8.backedge ]"   --->   Operation 60 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.13ns)   --->   "%icmp_ln434 = icmp eq i3 %i1_0, -4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:434]   --->   Operation 61 'icmp' 'icmp_ln434' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 62 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.65ns)   --->   "%i_2 = add i3 %i1_0, 1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:434]   --->   Operation 63 'add' 'i_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln434, label %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader, label %2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:434]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln510 = trunc i3 %i1_0 to i2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 65 'trunc' 'trunc_ln510' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.95ns)   --->   "%p_Val2_26 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %out_bits_2_V_load, i32 %out_bits_2_V_1_load, i32 %out_bits_2_V_2_load, i32 %p_Result_24, i2 %trunc_ln510)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 66 'mux' 'p_Val2_26' <Predicate = (!icmp_ln434)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_25 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_26, i32 31, i32 0) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:110->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 67 'partselect' 'p_Result_25' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (3.39ns)   --->   "%c_0 = call i32 @llvm.cttz.i32(i32 %p_Result_25, i1 true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:110->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 68 'cttz' 'c_0' <Predicate = (!icmp_ln434)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln510, label %branch11 [
    i2 0, label %.branch8.backedge_crit_edge
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 69 'switch' <Predicate = (!icmp_ln434)> <Delay = 1.30>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_3_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 70 'store' <Predicate = (!icmp_ln434 & trunc_ln510 == 2)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %branch8.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 71 'br' <Predicate = (!icmp_ln434 & trunc_ln510 == 2)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_3_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 72 'store' <Predicate = (!icmp_ln434 & trunc_ln510 == 1)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %branch8.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 73 'br' <Predicate = (!icmp_ln434 & trunc_ln510 == 1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_3_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 74 'store' <Predicate = (!icmp_ln434 & trunc_ln510 == 0)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "br label %branch8.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 75 'br' <Predicate = (!icmp_ln434 & trunc_ln510 == 0)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 76 'store' <Predicate = (!icmp_ln434 & trunc_ln510 == 3)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br label %branch8.backedge" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435]   --->   Operation 77 'br' <Predicate = (!icmp_ln434 & trunc_ln510 == 3)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "br label %branch8"   --->   Operation 78 'br' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:441]   --->   Operation 79 'br' <Predicate = (icmp_ln434)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 12.5>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%p_0119_0 = phi i63 [ %r_V_17, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ], [ %in_V_read, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader ]"   --->   Operation 80 'phi' 'p_0119_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%shift_0 = phi i32 [ %shift, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ], [ 0, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader ]"   --->   Operation 81 'phi' 'shift_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%i2_0 = phi i3 [ %i_3, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ], [ 0, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader ]"   --->   Operation 82 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.13ns)   --->   "%icmp_ln441 = icmp eq i3 %i2_0, -4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:441]   --->   Operation 83 'icmp' 'icmp_ln441' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2)"   --->   Operation 84 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (1.65ns)   --->   "%i_3 = add i3 %i2_0, 1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:441]   --->   Operation 85 'add' 'i_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (1.76ns)   --->   "br i1 %icmp_ln441, label %.loopexit_ifconv, label %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:441]   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%c_3_load = load i32* %c_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 87 'load' 'c_3_load' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%c_3_1_load = load i32* %c_3_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 88 'load' 'c_3_1_load' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%c_3_2_load = load i32* %c_3_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 89 'load' 'c_3_2_load' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%c_3_3_load = load i32* %c_3_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 90 'load' 'c_3_3_load' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln442 = trunc i3 %i2_0 to i2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 91 'trunc' 'trunc_ln442' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.95ns)   --->   "%sh_assign = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %c_3_1_load, i32 %c_3_2_load, i32 %c_3_3_load, i32 %c_3_load, i2 %trunc_ln442)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 92 'mux' 'sh_assign' <Predicate = (!icmp_ln441)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (2.55ns)   --->   "%shift = add nsw i32 %sh_assign, %shift_0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:442]   --->   Operation 93 'add' 'shift' <Predicate = (!icmp_ln441)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sh_assign, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 94 'bitselect' 'isNeg' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (2.55ns)   --->   "%sub_ln1311 = sub nsw i32 0, %sh_assign" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 95 'sub' 'sub_ln1311' <Predicate = (!icmp_ln441)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i32 %sub_ln1311, i32 %sh_assign" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 96 'select' 'ush' <Predicate = (!icmp_ln441)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i32 %ush to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 97 'zext' 'zext_ln1287' <Predicate = (!icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node r_V_17)   --->   "%r_V = ashr i63 %p_0119_0, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 98 'ashr' 'r_V' <Predicate = (!icmp_ln441)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node r_V_17)   --->   "%r_V_15 = shl i63 %p_0119_0, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 99 'shl' 'r_V_15' <Predicate = (!icmp_ln441)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (4.59ns) (out node of the LUT)   --->   "%r_V_17 = select i1 %isNeg, i63 %r_V, i63 %r_V_15" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 100 'select' 'r_V_17' <Predicate = (!icmp_ln441)> <Delay = 4.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (2.47ns)   --->   "%icmp_ln444 = icmp eq i32 %sh_assign, 16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 101 'icmp' 'icmp_ln444' <Predicate = (!icmp_ln441)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.76ns)   --->   "br i1 %icmp_ln444, label %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, label %.loopexit_ifconv" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 102 'br' <Predicate = (!icmp_ln441)> <Delay = 1.76>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node significand_V)   --->   "%p_Val2_31 = phi i63 [ %p_0119_0, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %r_V_17, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ]"   --->   Operation 103 'phi' 'p_Val2_31' <Predicate = (!icmp_ln444) | (icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%shift_1 = phi i32 [ %shift_0, %_ZN8ap_fixedILi63ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi63ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %shift, %_ZNK13ap_fixed_baseILi63ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit ]"   --->   Operation 104 'phi' 'shift_1' <Predicate = (!icmp_ln444) | (icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.54ns)   --->   "%sub_ln452 = sub i12 1023, %prescale_read" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:452]   --->   Operation 105 'sub' 'sub_ln452' <Predicate = (!icmp_ln444) | (icmp_ln441)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln452 = sext i12 %sub_ln452 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:452]   --->   Operation 106 'sext' 'sext_ln452' <Predicate = (!icmp_ln444) | (icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (2.55ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln452, %shift_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:452]   --->   Operation 107 'sub' 'newexp' <Predicate = (!icmp_ln444) | (icmp_ln441)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %newexp, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 108 'bitselect' 'tmp_9' <Predicate = (!icmp_ln444) | (icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (2.78ns)   --->   "%icmp_ln1452 = icmp eq i63 %in_V_read, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 109 'icmp' 'icmp_ln1452' <Predicate = (!icmp_ln444) | (icmp_ln441)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.97ns)   --->   "%or_ln453 = or i1 %tmp_9, %icmp_ln1452" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 110 'or' 'or_ln453' <Predicate = (!icmp_ln444) | (icmp_ln441)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%empty = trunc i32 %newexp to i11" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:452]   --->   Operation 111 'trunc' 'empty' <Predicate = (!icmp_ln444) | (icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node significand_V)   --->   "%phitmp2 = call i52 @_ssdm_op_PartSelect.i52.i63.i32.i32(i63 %p_Val2_31, i32 10, i32 61)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 112 'partselect' 'phitmp2' <Predicate = (!icmp_ln444) | (icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.95ns) (out node of the LUT)   --->   "%significand_V = select i1 %or_ln453, i52 0, i52 %phitmp2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 113 'select' 'significand_V' <Predicate = (!icmp_ln444) | (icmp_ln441)> <Delay = 0.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.69ns)   --->   "%out_exp_V = select i1 %or_ln453, i11 0, i11 %empty" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 114 'select' 'out_exp_V' <Predicate = (!icmp_ln444) | (icmp_ln441)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_26 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %significand_V)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:495->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466]   --->   Operation 115 'bitconcatenate' 'p_Result_26' <Predicate = (!icmp_ln444) | (icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln512 = bitcast i64 %p_Result_26 to double" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466]   --->   Operation 116 'bitcast' 'bitcast_ln512' <Predicate = (!icmp_ln444) | (icmp_ln441)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "ret double %bitcast_ln512" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467]   --->   Operation 117 'ret' <Predicate = (!icmp_ln444) | (icmp_ln441)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prescale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_bits_2_V          (alloca           ) [ 001100]
out_bits_2_V_1        (alloca           ) [ 001100]
out_bits_2_V_2        (alloca           ) [ 001100]
prescale_read         (read             ) [ 001111]
in_V_read             (read             ) [ 001111]
br_ln423              (br               ) [ 011100]
i_0                   (phi              ) [ 001100]
out_bits_2_V_load     (load             ) [ 001110]
out_bits_2_V_1_load   (load             ) [ 001110]
out_bits_2_V_2_load   (load             ) [ 001110]
icmp_ln423            (icmp             ) [ 001100]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
i                     (add              ) [ 011100]
br_ln423              (br               ) [ 000000]
shl_ln                (bitconcatenate   ) [ 000000]
sub_ln424             (sub              ) [ 000000]
sub_ln425             (sub              ) [ 000000]
icmp_ln566            (icmp             ) [ 000000]
tmp                   (partselect       ) [ 000000]
sub_ln566             (sub              ) [ 000000]
sub_ln566_1           (sub              ) [ 000000]
sub_ln566_2           (sub              ) [ 000000]
select_ln566          (select           ) [ 000000]
select_ln566_1        (select           ) [ 000000]
select_ln566_2        (select           ) [ 000000]
sub_ln566_3           (sub              ) [ 000000]
zext_ln566            (zext             ) [ 000000]
zext_ln566_1          (zext             ) [ 000000]
lshr_ln566            (lshr             ) [ 000000]
lshr_ln566_1          (lshr             ) [ 000000]
p_Result_s            (and              ) [ 000000]
switch_ln425          (switch           ) [ 001100]
br_ln425              (br               ) [ 001100]
br_ln425              (br               ) [ 001100]
trunc_ln169           (trunc            ) [ 000100]
c_3                   (alloca           ) [ 000011]
c_3_1                 (alloca           ) [ 000011]
c_3_2                 (alloca           ) [ 000011]
c_3_3                 (alloca           ) [ 000011]
trunc_ln566           (trunc            ) [ 000000]
tmp_1                 (bitconcatenate   ) [ 000000]
p_Result_24           (partset          ) [ 000010]
br_ln434              (br               ) [ 001110]
p_Val2_s              (phi              ) [ 000100]
tmp_3                 (bitconcatenate   ) [ 000000]
out_bits_0_V          (partset          ) [ 000000]
switch_ln426          (switch           ) [ 000000]
store_ln426           (store            ) [ 000000]
br_ln426              (br               ) [ 000000]
store_ln426           (store            ) [ 000000]
br_ln426              (br               ) [ 000000]
store_ln426           (store            ) [ 000000]
br_ln426              (br               ) [ 000000]
br_ln0                (br               ) [ 011100]
i1_0                  (phi              ) [ 000010]
icmp_ln434            (icmp             ) [ 000010]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
i_2                   (add              ) [ 001010]
br_ln434              (br               ) [ 000000]
trunc_ln510           (trunc            ) [ 000010]
p_Val2_26             (mux              ) [ 000000]
p_Result_25           (partselect       ) [ 000000]
c_0                   (cttz             ) [ 000000]
switch_ln435          (switch           ) [ 000000]
store_ln435           (store            ) [ 000000]
br_ln435              (br               ) [ 000000]
store_ln435           (store            ) [ 000000]
br_ln435              (br               ) [ 000000]
store_ln435           (store            ) [ 000000]
br_ln435              (br               ) [ 000000]
store_ln435           (store            ) [ 000000]
br_ln435              (br               ) [ 000000]
br_ln0                (br               ) [ 001010]
br_ln441              (br               ) [ 000011]
p_0119_0              (phi              ) [ 000001]
shift_0               (phi              ) [ 000001]
i2_0                  (phi              ) [ 000001]
icmp_ln441            (icmp             ) [ 000001]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
i_3                   (add              ) [ 000011]
br_ln441              (br               ) [ 000000]
c_3_load              (load             ) [ 000000]
c_3_1_load            (load             ) [ 000000]
c_3_2_load            (load             ) [ 000000]
c_3_3_load            (load             ) [ 000000]
trunc_ln442           (trunc            ) [ 000000]
sh_assign             (mux              ) [ 000000]
shift                 (add              ) [ 000011]
isNeg                 (bitselect        ) [ 000000]
sub_ln1311            (sub              ) [ 000000]
ush                   (select           ) [ 000000]
zext_ln1287           (zext             ) [ 000000]
r_V                   (ashr             ) [ 000000]
r_V_15                (shl              ) [ 000000]
r_V_17                (select           ) [ 000011]
icmp_ln444            (icmp             ) [ 000001]
br_ln444              (br               ) [ 000011]
p_Val2_31             (phi              ) [ 000000]
shift_1               (phi              ) [ 000000]
sub_ln452             (sub              ) [ 000000]
sext_ln452            (sext             ) [ 000000]
newexp                (sub              ) [ 000000]
tmp_9                 (bitselect        ) [ 000000]
icmp_ln1452           (icmp             ) [ 000000]
or_ln453              (or               ) [ 000000]
empty                 (trunc            ) [ 000000]
phitmp2               (partselect       ) [ 000000]
significand_V         (select           ) [ 000000]
out_exp_V             (select           ) [ 000000]
p_Result_26           (bitconcatenate   ) [ 000000]
bitcast_ln512         (bitcast          ) [ 000000]
ret_ln467             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prescale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prescale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i63"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="out_bits_2_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_2_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="out_bits_2_V_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_2_V_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="out_bits_2_V_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_2_V_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="c_3_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="c_3_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="c_3_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_2/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="c_3_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_3/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="prescale_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="0" index="1" bw="12" slack="0"/>
<pin id="125" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prescale_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="in_V_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="63" slack="0"/>
<pin id="130" dir="0" index="1" bw="63" slack="0"/>
<pin id="131" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_0_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="1"/>
<pin id="136" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_0_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="2" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="p_Val2_s_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_Val2_s_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="32" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="4" bw="32" slack="1"/>
<pin id="155" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i1_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="1"/>
<pin id="159" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="i1_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/4 "/>
</bind>
</comp>

<comp id="168" class="1005" name="p_0119_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="63" slack="2147483647"/>
<pin id="170" dir="1" index="1" bw="63" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0119_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_0119_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="63" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="63" slack="3"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0119_0/5 "/>
</bind>
</comp>

<comp id="177" class="1005" name="shift_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="shift_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_0/5 "/>
</bind>
</comp>

<comp id="188" class="1005" name="i2_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="1"/>
<pin id="190" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="i2_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/5 "/>
</bind>
</comp>

<comp id="199" class="1005" name="p_Val2_31_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="63" slack="2147483647"/>
<pin id="201" dir="1" index="1" bw="63" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_31 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_Val2_31_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="63" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="63" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_31/5 "/>
</bind>
</comp>

<comp id="209" class="1005" name="shift_1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="211" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="shift_1 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="shift_1_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_1/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="out_bits_2_V_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_2_V_load/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="out_bits_2_V_1_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_2_V_1_load/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="out_bits_2_V_2_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_2_V_2_load/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln423_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln423/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="i_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="shl_ln_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sub_ln424_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="6" slack="0"/>
<pin id="251" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln424/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sub_ln425_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="0" index="1" bw="6" slack="0"/>
<pin id="257" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln425/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln566_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="6" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln566/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="63" slack="0"/>
<pin id="268" dir="0" index="1" bw="63" slack="1"/>
<pin id="269" dir="0" index="2" bw="7" slack="0"/>
<pin id="270" dir="0" index="3" bw="1" slack="0"/>
<pin id="271" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sub_ln566_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="0" index="1" bw="6" slack="0"/>
<pin id="278" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln566/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sub_ln566_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln566_1/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sub_ln566_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="0" index="1" bw="6" slack="0"/>
<pin id="290" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln566_2/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln566_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="6" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln566/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln566_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="63" slack="0"/>
<pin id="304" dir="0" index="2" bw="63" slack="1"/>
<pin id="305" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln566_1/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln566_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="6" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln566_2/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sub_ln566_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="0" index="1" bw="6" slack="0"/>
<pin id="319" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln566_3/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln566_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln566/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln566_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln566_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="lshr_ln566_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="63" slack="0"/>
<pin id="332" dir="0" index="1" bw="6" slack="0"/>
<pin id="333" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln566/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="lshr_ln566_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="6" slack="0"/>
<pin id="339" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln566_1/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_Result_s_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="63" slack="0"/>
<pin id="344" dir="0" index="1" bw="63" slack="0"/>
<pin id="345" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln169_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="63" slack="0"/>
<pin id="350" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln169/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln566_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="63" slack="1"/>
<pin id="354" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln566/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="15" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_Result_24_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="16" slack="0"/>
<pin id="367" dir="0" index="3" bw="6" slack="0"/>
<pin id="368" dir="0" index="4" bw="6" slack="0"/>
<pin id="369" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_24/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="17" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="1"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="out_bits_0_V_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="17" slack="0"/>
<pin id="386" dir="0" index="3" bw="5" slack="0"/>
<pin id="387" dir="0" index="4" bw="6" slack="0"/>
<pin id="388" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="out_bits_0_V/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln426_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="2"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln426/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln426_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="2"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln426/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln426_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="2"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln426/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln434_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="0" index="1" bw="3" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln434/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="i_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln510_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln510/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_Val2_26_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="1"/>
<pin id="428" dir="0" index="2" bw="32" slack="1"/>
<pin id="429" dir="0" index="3" bw="32" slack="1"/>
<pin id="430" dir="0" index="4" bw="32" slack="1"/>
<pin id="431" dir="0" index="5" bw="2" slack="0"/>
<pin id="432" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_26/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_Result_25_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="0" index="2" bw="6" slack="0"/>
<pin id="439" dir="0" index="3" bw="1" slack="0"/>
<pin id="440" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_25/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="c_0_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln435_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="1"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln435/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln435_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="1"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln435/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln435_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="1"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln435/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln435_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="1"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln435/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln441_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="0"/>
<pin id="475" dir="0" index="1" bw="3" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln441/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="i_3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="c_3_load_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="2"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_load/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="c_3_1_load_load_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="2"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_1_load/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="c_3_2_load_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="2"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_2_load/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="c_3_3_load_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="2"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_3_load/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln442_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln442/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sh_assign_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="0" index="2" bw="32" slack="0"/>
<pin id="505" dir="0" index="3" bw="32" slack="0"/>
<pin id="506" dir="0" index="4" bw="32" slack="0"/>
<pin id="507" dir="0" index="5" bw="2" slack="0"/>
<pin id="508" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="sh_assign/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="shift_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="isNeg_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="0" index="2" bw="6" slack="0"/>
<pin id="526" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sub_ln1311_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="ush_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="0" index="2" bw="32" slack="0"/>
<pin id="540" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln1287_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="r_V_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="63" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="r_V_15_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="63" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="0"/>
<pin id="557" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_15/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="r_V_17_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="63" slack="0"/>
<pin id="563" dir="0" index="2" bw="63" slack="0"/>
<pin id="564" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_17/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp_ln444_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="6" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln444/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sub_ln452_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="11" slack="0"/>
<pin id="577" dir="0" index="1" bw="12" slack="3"/>
<pin id="578" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln452/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln452_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="12" slack="0"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln452/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="newexp_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="12" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_9_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="0" index="2" bw="6" slack="0"/>
<pin id="594" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="icmp_ln1452_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="63" slack="3"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1452/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="or_ln453_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln453/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="empty_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="phitmp2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="52" slack="0"/>
<pin id="615" dir="0" index="1" bw="63" slack="0"/>
<pin id="616" dir="0" index="2" bw="5" slack="0"/>
<pin id="617" dir="0" index="3" bw="7" slack="0"/>
<pin id="618" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp2/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="significand_V_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="0" index="2" bw="52" slack="0"/>
<pin id="627" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="significand_V/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="out_exp_V_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="0" index="2" bw="11" slack="0"/>
<pin id="635" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_exp_V/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="p_Result_26_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="0" index="2" bw="11" slack="0"/>
<pin id="643" dir="0" index="3" bw="52" slack="0"/>
<pin id="644" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_26/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="bitcast_ln512_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln512/5 "/>
</bind>
</comp>

<comp id="653" class="1005" name="out_bits_2_V_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V "/>
</bind>
</comp>

<comp id="659" class="1005" name="out_bits_2_V_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_1 "/>
</bind>
</comp>

<comp id="665" class="1005" name="out_bits_2_V_2_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_2 "/>
</bind>
</comp>

<comp id="671" class="1005" name="prescale_read_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="12" slack="3"/>
<pin id="673" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="prescale_read "/>
</bind>
</comp>

<comp id="676" class="1005" name="in_V_read_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="63" slack="1"/>
<pin id="678" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="in_V_read "/>
</bind>
</comp>

<comp id="685" class="1005" name="out_bits_2_V_load_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_load "/>
</bind>
</comp>

<comp id="691" class="1005" name="out_bits_2_V_1_load_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_1_load "/>
</bind>
</comp>

<comp id="697" class="1005" name="out_bits_2_V_2_load_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_2_load "/>
</bind>
</comp>

<comp id="706" class="1005" name="i_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="711" class="1005" name="trunc_ln169_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="1"/>
<pin id="713" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln169 "/>
</bind>
</comp>

<comp id="716" class="1005" name="c_3_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="722" class="1005" name="c_3_1_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_1 "/>
</bind>
</comp>

<comp id="728" class="1005" name="c_3_2_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_2 "/>
</bind>
</comp>

<comp id="734" class="1005" name="c_3_3_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_3 "/>
</bind>
</comp>

<comp id="740" class="1005" name="p_Result_24_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_24 "/>
</bind>
</comp>

<comp id="748" class="1005" name="i_2_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="3" slack="0"/>
<pin id="750" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="759" class="1005" name="i_3_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="3" slack="0"/>
<pin id="761" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="764" class="1005" name="shift_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="shift "/>
</bind>
</comp>

<comp id="769" class="1005" name="r_V_17_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="63" slack="0"/>
<pin id="771" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="160"><net_src comp="54" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="208"><net_src comp="171" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="218"><net_src comp="181" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="232"><net_src comp="138" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="138" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="20" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="138" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="22" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="240" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="240" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="248" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="279"><net_src comp="254" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="248" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="254" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="248" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="254" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="260" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="275" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="287" pin="2"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="260" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="266" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="260" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="281" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="254" pin="2"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="24" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="293" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="308" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="316" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="301" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="322" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="34" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="326" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="330" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="336" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="360"><net_src comp="36" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="352" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="38" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="370"><net_src comp="40" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="42" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="355" pin="3"/><net_sink comp="363" pin=2"/></net>

<net id="373"><net_src comp="44" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="374"><net_src comp="46" pin="0"/><net_sink comp="363" pin=4"/></net>

<net id="380"><net_src comp="48" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="38" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="389"><net_src comp="50" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="149" pin="6"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="375" pin="3"/><net_sink comp="382" pin=2"/></net>

<net id="392"><net_src comp="52" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="393"><net_src comp="46" pin="0"/><net_sink comp="382" pin=4"/></net>

<net id="398"><net_src comp="382" pin="5"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="382" pin="5"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="382" pin="5"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="161" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="56" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="161" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="60" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="161" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="433"><net_src comp="62" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="421" pin="1"/><net_sink comp="425" pin=5"/></net>

<net id="441"><net_src comp="64" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="425" pin="6"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="46" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="32" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="450"><net_src comp="66" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="435" pin="4"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="38" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="445" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="445" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="445" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="192" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="56" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="192" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="60" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="500"><net_src comp="192" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="509"><net_src comp="62" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="488" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="491" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="494" pin="1"/><net_sink comp="501" pin=3"/></net>

<net id="513"><net_src comp="485" pin="1"/><net_sink comp="501" pin=4"/></net>

<net id="514"><net_src comp="497" pin="1"/><net_sink comp="501" pin=5"/></net>

<net id="519"><net_src comp="501" pin="6"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="181" pin="4"/><net_sink comp="515" pin=1"/></net>

<net id="521"><net_src comp="515" pin="2"/><net_sink comp="212" pin=2"/></net>

<net id="527"><net_src comp="74" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="501" pin="6"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="46" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="32" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="501" pin="6"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="522" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="501" pin="6"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="536" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="171" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="171" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="544" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="522" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="548" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="554" pin="2"/><net_sink comp="560" pin=2"/></net>

<net id="568"><net_src comp="560" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="573"><net_src comp="501" pin="6"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="44" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="76" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="212" pin="4"/><net_sink comp="584" pin=1"/></net>

<net id="595"><net_src comp="74" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="584" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="46" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="602"><net_src comp="78" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="590" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="598" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="584" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="619"><net_src comp="80" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="202" pin="4"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="82" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="622"><net_src comp="84" pin="0"/><net_sink comp="613" pin=3"/></net>

<net id="628"><net_src comp="603" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="86" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="613" pin="4"/><net_sink comp="623" pin=2"/></net>

<net id="636"><net_src comp="603" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="88" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="609" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="645"><net_src comp="90" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="92" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="647"><net_src comp="631" pin="3"/><net_sink comp="639" pin=2"/></net>

<net id="648"><net_src comp="623" pin="3"/><net_sink comp="639" pin=3"/></net>

<net id="652"><net_src comp="639" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="94" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="662"><net_src comp="98" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="668"><net_src comp="102" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="674"><net_src comp="122" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="679"><net_src comp="128" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="682"><net_src comp="676" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="683"><net_src comp="676" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="688"><net_src comp="219" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="694"><net_src comp="222" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="700"><net_src comp="225" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="425" pin=3"/></net>

<net id="709"><net_src comp="234" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="714"><net_src comp="348" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="719"><net_src comp="106" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="725"><net_src comp="110" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="731"><net_src comp="114" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="737"><net_src comp="118" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="743"><net_src comp="363" pin="5"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="425" pin=4"/></net>

<net id="751"><net_src comp="415" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="762"><net_src comp="479" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="767"><net_src comp="515" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="772"><net_src comp="560" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="171" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: scaled_fixed2ieee : in_V | {1 }
	Port: scaled_fixed2ieee : prescale | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln423 : 1
		i : 1
		br_ln423 : 2
		shl_ln : 1
		sub_ln424 : 2
		sub_ln425 : 2
		icmp_ln566 : 3
		sub_ln566 : 3
		sub_ln566_1 : 3
		sub_ln566_2 : 3
		select_ln566 : 4
		select_ln566_1 : 4
		select_ln566_2 : 4
		sub_ln566_3 : 5
		zext_ln566 : 5
		zext_ln566_1 : 6
		lshr_ln566 : 6
		lshr_ln566_1 : 7
		p_Result_s : 8
		switch_ln425 : 1
		trunc_ln169 : 8
		tmp_1 : 1
		p_Result_24 : 2
	State 3
		out_bits_0_V : 1
		store_ln426 : 2
		store_ln426 : 2
		store_ln426 : 2
	State 4
		icmp_ln434 : 1
		i_2 : 1
		br_ln434 : 2
		trunc_ln510 : 1
		p_Val2_26 : 2
		p_Result_25 : 3
		c_0 : 4
		switch_ln435 : 2
		store_ln435 : 5
		store_ln435 : 5
		store_ln435 : 5
		store_ln435 : 5
	State 5
		icmp_ln441 : 1
		i_3 : 1
		br_ln441 : 2
		trunc_ln442 : 1
		sh_assign : 2
		shift : 3
		isNeg : 3
		sub_ln1311 : 3
		ush : 4
		zext_ln1287 : 5
		r_V : 6
		r_V_15 : 6
		r_V_17 : 7
		icmp_ln444 : 3
		br_ln444 : 4
		p_Val2_31 : 8
		shift_1 : 5
		sext_ln452 : 1
		newexp : 6
		tmp_9 : 7
		or_ln453 : 8
		empty : 7
		phitmp2 : 9
		significand_V : 10
		out_exp_V : 8
		p_Result_26 : 11
		bitcast_ln512 : 12
		ret_ln467 : 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |    select_ln566_fu_293    |    0    |    6    |
|          |   select_ln566_1_fu_301   |    0    |    63   |
|          |   select_ln566_2_fu_308   |    0    |    6    |
|  select  |         ush_fu_536        |    0    |    32   |
|          |       r_V_17_fu_560       |    0    |    63   |
|          |    significand_V_fu_623   |    0    |    52   |
|          |      out_exp_V_fu_631     |    0    |    11   |
|----------|---------------------------|---------|---------|
|   lshr   |     lshr_ln566_fu_330     |    0    |   180   |
|          |    lshr_ln566_1_fu_336    |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |      sub_ln424_fu_248     |    0    |    15   |
|          |      sub_ln425_fu_254     |    0    |    15   |
|          |      sub_ln566_fu_275     |    0    |    15   |
|          |     sub_ln566_1_fu_281    |    0    |    15   |
|    sub   |     sub_ln566_2_fu_287    |    0    |    15   |
|          |     sub_ln566_3_fu_316    |    0    |    15   |
|          |     sub_ln1311_fu_530     |    0    |    39   |
|          |      sub_ln452_fu_575     |    0    |    12   |
|          |       newexp_fu_584       |    0    |    39   |
|----------|---------------------------|---------|---------|
|   ashr   |         r_V_fu_548        |    0    |   180   |
|----------|---------------------------|---------|---------|
|    shl   |       r_V_15_fu_554       |    0    |   180   |
|----------|---------------------------|---------|---------|
|          |     icmp_ln423_fu_228     |    0    |    8    |
|          |     icmp_ln566_fu_260     |    0    |    11   |
|   icmp   |     icmp_ln434_fu_409     |    0    |    9    |
|          |     icmp_ln441_fu_473     |    0    |    9    |
|          |     icmp_ln444_fu_569     |    0    |    18   |
|          |     icmp_ln1452_fu_598    |    0    |    29   |
|----------|---------------------------|---------|---------|
|   cttz   |         c_0_fu_445        |    40   |    36   |
|----------|---------------------------|---------|---------|
|          |          i_fu_234         |    0    |    10   |
|    add   |         i_2_fu_415        |    0    |    12   |
|          |         i_3_fu_479        |    0    |    12   |
|          |        shift_fu_515       |    0    |    39   |
|----------|---------------------------|---------|---------|
|    and   |     p_Result_s_fu_342     |    0    |    63   |
|----------|---------------------------|---------|---------|
|    mux   |      p_Val2_26_fu_425     |    0    |    21   |
|          |      sh_assign_fu_501     |    0    |    21   |
|----------|---------------------------|---------|---------|
|    or    |      or_ln453_fu_603      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | prescale_read_read_fu_122 |    0    |    0    |
|          |   in_V_read_read_fu_128   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       shl_ln_fu_240       |    0    |    0    |
|bitconcatenate|        tmp_1_fu_355       |    0    |    0    |
|          |        tmp_3_fu_375       |    0    |    0    |
|          |     p_Result_26_fu_639    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_266        |    0    |    0    |
|partselect|     p_Result_25_fu_435    |    0    |    0    |
|          |       phitmp2_fu_613      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln566_fu_322     |    0    |    0    |
|   zext   |    zext_ln566_1_fu_326    |    0    |    0    |
|          |     zext_ln1287_fu_544    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln169_fu_348    |    0    |    0    |
|          |     trunc_ln566_fu_352    |    0    |    0    |
|   trunc  |     trunc_ln510_fu_421    |    0    |    0    |
|          |     trunc_ln442_fu_497    |    0    |    0    |
|          |        empty_fu_609       |    0    |    0    |
|----------|---------------------------|---------|---------|
|  partset |     p_Result_24_fu_363    |    0    |    0    |
|          |    out_bits_0_V_fu_382    |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|        isNeg_fu_522       |    0    |    0    |
|          |        tmp_9_fu_590       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |     sext_ln452_fu_580     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    40   |   1266  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       c_3_1_reg_722       |   32   |
|       c_3_2_reg_728       |   32   |
|       c_3_3_reg_734       |   32   |
|        c_3_reg_716        |   32   |
|        i1_0_reg_157       |    3   |
|        i2_0_reg_188       |    3   |
|        i_0_reg_134        |    2   |
|        i_2_reg_748        |    3   |
|        i_3_reg_759        |    3   |
|         i_reg_706         |    2   |
|     in_V_read_reg_676     |   63   |
|out_bits_2_V_1_load_reg_691|   32   |
|   out_bits_2_V_1_reg_659  |   32   |
|out_bits_2_V_2_load_reg_697|   32   |
|   out_bits_2_V_2_reg_665  |   32   |
| out_bits_2_V_load_reg_685 |   32   |
|    out_bits_2_V_reg_653   |   32   |
|      p_0119_0_reg_168     |   63   |
|    p_Result_24_reg_740    |   32   |
|     p_Val2_31_reg_199     |   63   |
|      p_Val2_s_reg_146     |   32   |
|   prescale_read_reg_671   |   12   |
|       r_V_17_reg_769      |   63   |
|      shift_0_reg_177      |   32   |
|      shift_1_reg_209      |   32   |
|       shift_reg_764       |   32   |
|    trunc_ln169_reg_711    |   16   |
+---------------------------+--------+
|           Total           |   776  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| i_0_reg_134 |  p0  |   2  |   2  |    4   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |    4   ||  1.769  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   40   |  1266  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   776  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   816  |  1275  |
+-----------+--------+--------+--------+
