0.6
2019.2
Nov  6 2019
21:57:16
D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sim_1/new/vtf_emif_test.v,1723534779,verilog,,,,vtf_emif_test,,,../../../../emif_test.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1723277256,verilog,,D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/emif_control.v,,clk_wiz_0,,,../../../../emif_test.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1723277256,verilog,,D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../emif_test.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/emif_control.v,1723511150,verilog,,D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/emif_read.v,,emif_control,,,../../../../emif_test.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/emif_read.v,1723515708,verilog,,D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/emif_test.v,,emif_read,,,../../../../emif_test.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/emif_test.v,1723534915,verilog,,D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/emif_write.v,,emif_test,,,../../../../emif_test.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/emif_write.v,1723511544,verilog,,D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/sync_emif_clk.v,,emif_write,,,../../../../emif_test.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sources_1/new/sync_emif_clk.v,1723280557,verilog,,D:/Chang/files/code/verilog/universal interface board/communication test/EMIF/emif_test/emif_test.srcs/sim_1/new/vtf_emif_test.v,,sync_emif_clk,,,../../../../emif_test.srcs/sources_1/ip/clk_wiz_0,,,,,
