.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
#+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-
+defaults -ace_args -simv_args +DISABLE_DTS_SB=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/all_stap_rsvd_opcodes.itpp' -ace_args- -dirtag all_stap_rsvd_opcodes  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tap_all_reg_rw_pausedr.itpp' -ace_args- -dirtag tap_all_reg_rw_pausedr -ace_args -simv_args '"' +TAP_CLK_PERIOD=10002 +TAP_CLK_SKEW=500'"' -ace_args- -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tap_all_reg_rw_10_1000.itpp' -ace_args- -dirtag tap_all_reg_rw_10_1000 -ace_args -simv_args '"' +TAP_CLK_PERIOD=10001 +TAP_CLK_SKEW=1000'"' -ace_args- -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tap_all_idcode.itpp' -ace_args- -dirtag tap_all_idcode -ace_args -simv_args '"' +TAP_CLK_PERIOD=40000 +TAP_CLK_SKEW=750'"' -ace_args- -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tap_all_reg_continuity_security_green.itpp' -ace_args- -dirtag tap_all_reg_continuity_security_green -ace_args -simv_args '"' +TAP_CLK_PERIOD=20000 +TAP_CLK_SKEW=250'"' -ace_args- -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tap_all_reg_continuity.itpp' -ace_args- -dirtag tap_all_reg_continuity  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tap_all_reg_default.itpp' -ace_args- -dirtag tap_all_reg_default  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tap_TL_cfg_status_rw_security_rw_cfg.itpp' -ace_args- -dirtag tap_TL_cfg_status_rw_security_rw_cfg  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tap_TL_cfg_status_rw_security_GREEN.itpp' -ace_args- -dirtag tap_TL_cfg_status_rw_security_GREEN  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tap_TL_cfg_status_rw_security_rw_status.itpp' -ace_args- -dirtag tap_TL_cfg_status_rw_security_rw_status  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tap_TL_cfg_status_continuity_GREEN.itpp' -ace_args- -dirtag tap_TL_cfg_status_continuity_GREEN  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/taplink_glue_cfg_status_stap_hqm_ss_TAPCONFIG.itpp' -ace_args- -dirtag taplink_glue_cfg_status_stap_hqm_ss_TAPCONFIG  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/taplink_glue_cfg_status_stap_idv_hqm_ss_COUNTER_A.itpp' -ace_args- -dirtag taplink_glue_cfg_status_stap_idv_hqm_ss_COUNTER_A  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/taplink_glue_cfg_status_stap_mbist_hqm_ss_SLVIDCODE.itpp' -ace_args- -dirtag taplink_glue_cfg_status_stap_mbist_hqm_ss_SLVIDCODE  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/taplink_glue_cfg_status_stap_pll_hqm_ss_SLVIDCODE.itpp' -ace_args- -dirtag taplink_glue_cfg_status_stap_pll_hqm_ss_SLVIDCODE  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/taplink_glue_cfg_status_stap_dts_hqm_ss_DTSCFGFUSE.itpp' -ace_args- -dirtag taplink_glue_cfg_status_stap_dts_hqm_ss_DTSCFGFUSE  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tap_early_reset_stap_hqm_ss_FUSE_SENSE.itpp' -ace_args- -dirtag tap_early_reset_stap_hqm_ss_FUSE_SENSE -ace_args -simv_args '"' +ITPP_TEST_PHASE=FUSE_SENSE '"' -ace_args- -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tap_early_reset_stap_idv_hqm_ss_UNBLOCK_PMSB.itpp' -ace_args- -dirtag tap_early_reset_stap_idv_hqm_ss_UNBLOCK_PMSB -ace_args -simv_args '"' +ITPP_TEST_PHASE=UNBLOCK_PMSB '"' -ace_args- -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tap_early_reset_stap_mbist_hqm_ss_USER_DATA_PHASE.itpp' -ace_args- -dirtag tap_early_reset_stap_mbist_hqm_ss_USER_DATA_PHASE -ace_args -simv_args '"' +ITPP_TEST_PHASE=USER_DATA_PHASE '"' -ace_args- -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tap_early_reset_stap_pll_hqm_ss_UNBLOCK_PMSB.itpp' -ace_args- -dirtag tap_early_reset_stap_pll_hqm_ss_UNBLOCK_PMSB -ace_args -simv_args '"' +ITPP_TEST_PHASE=UNBLOCK_PMSB '"' -ace_args- -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tap_early_reset_stap_dts_hqm_ss_UNBLOCK_PMSB.itpp' -ace_args- -dirtag tap_early_reset_stap_dts_hqm_ss_UNBLOCK_PMSB -ace_args -simv_args '"' +ITPP_TEST_PHASE=UNBLOCK_PMSB '"' -ace_args- -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_hqm_ss_SLVIDCODE_gba.itpp' -ace_args- -dirtag stap_hqm_ss_SLVIDCODE_gba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_hqm_ss_TAPCONFIG_gba.itpp' -ace_args- -dirtag stap_hqm_ss_TAPCONFIG_gba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_idv_hqm_ss_SLVIDCODE_gba.itpp' -ace_args- -dirtag stap_idv_hqm_ss_SLVIDCODE_gba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_idv_hqm_ss_CHAIN_SEL_gba.itpp' -ace_args- -dirtag stap_idv_hqm_ss_CHAIN_SEL_gba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_mbist_hqm_ss_SLVIDCODE_gba.itpp' -ace_args- -dirtag stap_mbist_hqm_ss_SLVIDCODE_gba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_pll_hqm_ss_SLVIDCODE_gba.itpp' -ace_args- -dirtag stap_pll_hqm_ss_SLVIDCODE_gba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_pll_hqm_ss_STAP_DFX1_gba.itpp' -ace_args- -dirtag stap_pll_hqm_ss_STAP_DFX1_gba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_dts_hqm_ss_TAPCONFIG_gba.itpp' -ace_args- -dirtag stap_dts_hqm_ss_TAPCONFIG_gba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_dts_hqm_ss_DTSCFGFUSE_gba.itpp' -ace_args- -dirtag stap_dts_hqm_ss_DTSCFGFUSE_gba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_hqm_ss_SLVIDCODE_dba.itpp' -ace_args- -dirtag stap_hqm_ss_SLVIDCODE_dba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_hqm_ss_TAPCONFIG_dba.itpp' -ace_args- -dirtag stap_hqm_ss_TAPCONFIG_dba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_idv_hqm_ss_SLVIDCODE_dba.itpp' -ace_args- -dirtag stap_idv_hqm_ss_SLVIDCODE_dba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_idv_hqm_ss_CHAIN_SEL_dba.itpp' -ace_args- -dirtag stap_idv_hqm_ss_CHAIN_SEL_dba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_mbist_hqm_ss_SLVIDCODE_dba.itpp' -ace_args- -dirtag stap_mbist_hqm_ss_SLVIDCODE_dba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_pll_hqm_ss_SLVIDCODE_dba.itpp' -ace_args- -dirtag stap_pll_hqm_ss_SLVIDCODE_dba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_pll_hqm_ss_STAP_DFX1_dba.itpp' -ace_args- -dirtag stap_pll_hqm_ss_STAP_DFX1_dba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_dts_hqm_ss_TAPCONFIG_dba.itpp' -ace_args- -dirtag stap_dts_hqm_ss_TAPCONFIG_dba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stap_dts_hqm_ss_DTSCFGFUSE_dba.itpp' -ace_args- -dirtag stap_dts_hqm_ss_DTSCFGFUSE_dba  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/powergood_override_stap_hqm_ss.itpp' -ace_args- -dirtag powergood_override_stap_hqm_ss  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/powergood_override_stap_idv_hqm_ss.itpp' -ace_args- -dirtag powergood_override_stap_idv_hqm_ss  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/powergood_override_stap_pll_hqm_ss.itpp' -ace_args- -dirtag powergood_override_stap_pll_hqm_ss  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/powergood_override_stap_mbist_hqm_ss.itpp' -ace_args- -dirtag powergood_override_stap_mbist_hqm_ss  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/powergood_override_stap_dts_hqm_ss.itpp' -ace_args- -dirtag powergood_override_stap_dts_hqm_ss  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/iosfsb_ism_ovrd.itpp' -ace_args- -dirtag iosfsb_ism_ovrd  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/iosfsb_pok_ovrd.itpp' -ace_args- -dirtag iosfsb_pok_ovrd  -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stf_read_regs.itpp' -ace_args- -dirtag stf_read_regs -ace_args -simv_args '"' +STF_CLK_EN '"' -ace_args- -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stf_reg_test.itpp' -ace_args- -dirtag stf_reg_test -ace_args -simv_args '"' +STF_CLK_EN '"' -ace_args- -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stf_serial_continuity_test.itpp' -ace_args- -dirtag stf_serial_continuity_test -ace_args -simv_args '"' +STF_CLK_EN '"' -ace_args- -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stf_serially_check_all_pids.itpp' -ace_args- -dirtag stf_serially_check_all_pids -ace_args -simv_args '"' +STF_CLK_EN '"' -ace_args- -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stf_hub_bypass_using_tap.itpp' -ace_args- -dirtag stf_hub_bypass_using_tap -ace_args -simv_args '"' +STF_CLK_EN +TAP_CLK_EN '"' -ace_args- -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stf_check_top_level_ring_pids_PMA_CONFIG_PHASE.itpp' -ace_args- -dirtag stf_check_top_level_ring_pids_UNBLOCK_PMSB_PHASE -ace_args -simv_args '"' +STF_CLK_EN +ITPP_TEST_PHASE=UNBLOCK_PMSB '"' -ace_args- -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stf_continuity_test-100MHz-131ps_Skew.itpp' -ace_args- -dirtag stf_continuity_test-100MHz-131ps_Skew -ace_args -simv_args '"' +STF_CLK_EN +STF_CLK_PERIOD=10000 +STF_CLK_SKEW=131 '"' -ace_args- -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stf_continuity_test-200MHz-223ps_Skew.itpp' -ace_args- -dirtag stf_continuity_test-200MHz-223ps_Skew -ace_args -simv_args '"' +STF_CLK_EN +STF_CLK_PERIOD=5000 +STF_CLK_SKEW=223 '"' -ace_args- -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/stf_continuity_test-300MHz-185ps_Skew.itpp' -ace_args- -dirtag stf_continuity_test-300MHz-185ps_Skew -ace_args -simv_args '"' +STF_CLK_EN +STF_CLK_PERIOD=3333 +STF_CLK_SKEW=185 '"' -ace_args- -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-
+defaults -ace_args -simv_args +DISABLE_DTS_SB=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tap2stf_grp1.itpp '"' -ace_args- -dirtag tap2stf_grp1 -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
#+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_DTS_SB=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/scan_burnin_broadcast_test_using_select_mask.itpp' -ace_args- -dirtag scan_burnin_broadcast_test_using_select_mask  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/scan_check_output_port_after_reset.itpp' -ace_args- -dirtag scan_check_output_port_after_reset  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/scan_STF_HUB_grp0_proxy_capture_edten_cmp_exp.itpp' -ace_args- -dirtag scan_STF_HUB_grp0_proxy_capture_edten_cmp_exp  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/scan_STF_HUB_grp0_proxy_capture_edten_cmp_exp_chunking.itpp' -ace_args- -dirtag scan_STF_HUB_grp0_proxy_capture_edten_cmp_exp_chunking  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/scandump_cont_STF_SSS_scan_proxy.itpp' -ace_args- -dirtag scandump_cont_STF_SSS_scan_proxy  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/scandump_STF_SSS_scan_proxy.itpp' -ace_args- -dirtag scandump_STF_SSS_scan_proxy  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_burnin_test.itpp' -ace_args- -dirtag STF_SSS_burnin_test  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_ctrl_chain_continuity.itpp' -ace_args- -dirtag STF_SSS_ctrl_chain_continuity  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_hvqk_test.itpp' -ace_args- -dirtag STF_SSS_hvqk_test  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_proxy_atspeed_capture_lane1_edtbyp_16_744_720.itpp' -ace_args- -dirtag STF_SSS_proxy_atspeed_capture_lane1_edtbyp_16_744_720  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_proxy_atspeed_capture_lane1_edten_16_744_720.itpp' -ace_args- -dirtag STF_SSS_proxy_atspeed_capture_lane1_edten_16_744_720  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_proxy_capture_lane1_edtbyp_16_744_720.itpp' -ace_args- -dirtag STF_SSS_proxy_capture_lane1_edtbyp_16_744_720  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_proxy_capture_lane1_edten_16_744_720.itpp' -ace_args- -dirtag STF_SSS_proxy_capture_lane1_edten_16_744_720  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_proxy_capture_lane1_edten_16_744_720_dis_chain.itpp' -ace_args- -dirtag STF_SSS_proxy_capture_lane1_edten_16_744_720_dis_chain  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_proxy_capture_lane1_edten_16_744_720_mask_dis_chain.itpp' -ace_args- -dirtag STF_SSS_proxy_capture_lane1_edten_16_744_720_mask_dis_chain  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_proxy_capture_lpen_lane1_edten_16_744_720.itpp' -ace_args- -dirtag STF_SSS_proxy_capture_lpen_lane1_edten_16_744_720  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_proxy_capture_seal_lane1_edtbyp_16_744_720.itpp' -ace_args- -dirtag STF_SSS_proxy_capture_seal_lane1_edtbyp_16_744_720  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_proxy_capture_seal_lane1_edten_16_744_720.itpp' -ace_args- -dirtag STF_SSS_proxy_capture_seal_lane1_edten_16_744_720  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_proxy_capture_slos_lane1_edten_16_744_720.itpp' -ace_args- -dirtag STF_SSS_proxy_capture_slos_lane1_edten_16_744_720  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_proxy_capture_stopclk_lane1_edten_16_744_720.itpp' -ace_args- -dirtag STF_SSS_proxy_capture_stopclk_lane1_edten_16_744_720  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_proxy_chunking_capture_lane1_edten_16_744_720.itpp' -ace_args- -dirtag STF_SSS_proxy_chunking_capture_lane1_edten_16_744_720  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_proxy_cont_lane1_edtbyp_16_744_720.itpp' -ace_args- -dirtag STF_SSS_proxy_cont_lane1_edtbyp_16_744_720  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_proxy_cont_lane1_edtbyp_16_744_720_ratio_2_1.itpp' -ace_args- -dirtag STF_SSS_proxy_cont_lane1_edtbyp_16_744_720_ratio_2_1  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_proxy_cont_lane1_edtbyp_16_744_720_ratio_4_1.itpp' -ace_args- -dirtag STF_SSS_proxy_cont_lane1_edtbyp_16_744_720_ratio_4_1  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_proxy_cont_lane1_edten_16_744_720.itpp' -ace_args- -dirtag STF_SSS_proxy_cont_lane1_edten_16_744_720  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_proxy_sscinj_capture_lane1_edten_16_744_720.itpp' -ace_args- -dirtag STF_SSS_proxy_sscinj_capture_lane1_edten_16_744_720  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/scan_itpp/STF_SSS_wavegen_test.itpp' -ace_args- -dirtag STF_SSS_wavegen_test  -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tfb_fabric_connectivity.itpp' -ace_args- -dirtag tfb_fabric_connectivity  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/ubpc__continuity.itpp' -ace_args- -dirtag ubpc__continuity  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/ubpc__inter.itpp' -ace_args- -dirtag ubpc__inter  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/ubpc__reset.itpp' -ace_args- -dirtag ubpc__reset  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/ubpc__rw_fastfreq.itpp' -ace_args- -dirtag ubpc__rw_fastfreq  -ace_args -simv_args '"' +TAP_CLK_PERIOD=10001 +TAP_CLK_SKEW=1000 '"' -ace_args-  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/ubpc__rw_pausedr_midfreq.itpp' -ace_args- -dirtag ubpc__rw_pausedr_midfreq  -ace_args -simv_args '"' +TAP_CLK_PERIOD=10002 +TAP_CLK_SKEW=500 '"' -ace_args-  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/ubpc__rw_slowfreq.itpp' -ace_args- -dirtag ubpc__rw_slowfreq  -ace_args -simv_args '"' +TAP_CLK_PERIOD=20000 +TAP_CLK_SKEW=250 '"' -ace_args-  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/ubpc__securegreen.itpp' -ace_args- -dirtag ubpc__securegreen  -ace_args -simv_args '"' +TAP_CLK_PERIOD=40000 +TAP_CLK_SKEW=750 '"' -ace_args-  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/ubpc__tofrom_fabric.itpp' -ace_args- -dirtag ubpc__tofrom_fabric  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/ubpc__trig_action.itpp' -ace_args- -dirtag ubpc__trig_action  -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/ubpc__user_trig_arrayfreeze.itpp' -ace_args- -dirtag ubpc__user_trig_arrayfreeze  -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/secure_policy_connectivity.itpp' -ace_args- -dirtag secure_policy_connectivity  -ace_args -simv_args -assert,hier=/p/hdk/rtl/ip_releases/shdk74/chassis_dft_val_global/v17ww35b/spf_sequences.1p0/security/disable_agg_assertions.hier -ace_args-  -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/lcp_tap_access_chain_disable.itpp '"' -ace_args- -dirtag lcp_tap_access_chain_disable -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/lcp_tap_access_single_chain_enable.itpp '"' -ace_args- -dirtag lcp_tap_access_single_chain_enable -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/lcp_en_off/lcp_check_fuse_hqm_ss.lcp_en_off.itpp -f $MODEL_ROOT/verif/tb/tests/dft/itpp/lcp_en_off/lcp_args_hqm_ss.f '"' -ace_args- -dirtag lcp_check_fuse_hqm_ss.lcp_en_off -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/lcp_def_ovr/lcp_check_fuse_hqm_ss.lcp_def_ovr.itpp -f $MODEL_ROOT/verif/tb/tests/dft/itpp/lcp_def_ovr/lcp_args_hqm_ss.f '"' -ace_args- -dirtag lcp_check_fuse_hqm_ss.lcp_def_ovr -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/lcp_par_rep/lcp_check_fuse_hqm_ss.lcp_par_rep.itpp -f $MODEL_ROOT/verif/tb/tests/dft/itpp/lcp_par_rep/lcp_args_hqm_ss.f '"' -ace_args- -dirtag lcp_check_fuse_hqm_ss.lcp_par_rep -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/warm_reset/lcp_check_fuse_hqm_ss.warm_reset.itpp -f $MODEL_ROOT/verif/tb/tests/dft/itpp/warm_reset/lcp_args_hqm_ss.f +WARM_RESET_ENABLE=ON +RESET_TYPE=WARM_RESET +PMALCP_FUSE_NO_BYPASS=1 '"' -ace_args- -dirtag lcp_check_fuse_hqm_ss.warm_reset -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/default/lcp_check_fuse_hqm_ss.default.itpp -f $MODEL_ROOT/verif/tb/tests/dft/itpp/default/lcp_args_hqm_ss.f '"' -ace_args- -dirtag lcp_check_fuse_hqm_ss.lcp_default -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
#+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_DTS_SB=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/lcp_tap_access_VINF_MPP.itpp +ITPP_TEST_PHASE=UNBLOCK_PMSB '"' -ace_args- -dirtag lcp_tap_access_VINF_MPP_UNBLOCK_PMSB -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/lcp_tap_access_VCFN_MPP.itpp +ITPP_TEST_PHASE=USER_DATA_PHASE '"' -ace_args- -dirtag lcp_tap_access_VCFN_MPP_USER_DATA_PHASE -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/verif/tb/tests//dft/itpp/lcp_args_hqm_ss.f '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/lcp_check_fuse_hqm_ss_VINF_MPP.itpp +ITPP_TEST_PHASE=UNBLOCK_PMSB '"' -ace_args- -dirtag lcp_check_fuse_hqm_ss_VINF_MPP_UNBLOCK_PMSB -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/lcp_check_fuse_hqm_ss_VCFN_MPP.itpp +ITPP_TEST_PHASE=USER_DATA_PHASE '"' -ace_args- -dirtag lcp_check_fuse_hqm_ss_VCFN_MPP_USER_DATA_PHASE -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test_disable +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test_disable '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test_disable -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/tap_all_reg_wr_rd_disable_1p0.itpp '"' -ace_args- -dirtag tap_all_reg_wr_rd_disable_1p0 -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test_ubpc_vdm_trigger +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test_ubpc_vdm_trigger '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/verif/tb/tests/dft/itpp/odi_vdm_hqm_ss.f '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test_ubpc_vdm_trigger -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/dft_ubpc_odi_delay_vdm_trigger.itpp '"' -ace_args- -dirtag dft_ubpc_odi_delay_vdm_trigger -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
#+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_DTS_SB=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/odivdm_continuity.itpp' -ace_args- -dirtag odivdm_continuity_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/odivdm_continuity_bypass.itpp' -ace_args- -dirtag odivdm_continuity_bypass_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/idv_continuity_test.itpp' -ace_args- -dirtag idv_continuity_test_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/idv_countera_adpll.itpp' -ace_args- -dirtag idv_countera_adpll_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/idv_counterb_adpll.itpp' -ace_args- -dirtag idv_counterb_adpll_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/idv_countera.itpp' -ace_args- -dirtag idv_countera_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/idv_counterb.itpp' -ace_args- -dirtag idv_counterb_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/idv_countera_all_fublet.itpp' -ace_args- -dirtag idv_countera_all_fublet_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/idv_counterb_all_fublet.itpp' -ace_args- -dirtag idv_counterb_all_fublet_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/idv_reset_value_check.itpp' -ace_args- -dirtag idv_reset_value_check_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/idv_rw.itpp' -ace_args- -dirtag idv_rw_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/idv_rw_rtl_path.itpp' -ace_args- -dirtag idv_rw_rtl_path_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/odi_vdm_reset_value_check.itpp' -ace_args- -dirtag odi_vdm_reset_value_check_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/odi_rw.itpp' -ace_args- -dirtag odi_rw_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/odi_rw_rtl_path.itpp' -ace_args- -dirtag odi_rw_rtl_path_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/dft_ubpc_odi_delay_vdm_trigger.itpp' -ace_args- -dirtag dft_ubpc_odi_delay_vdm_trigger_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/idv_dbg_tck.itpp' -ace_args- -dirtag idv_dbg_tck_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/vdm_trig_hqm.itpp' -ace_args- -dirtag vdm_trig_hqm_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/odi_trig_hqm.itpp' -ace_args- -dirtag odi_trig_hqm_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/vdm_thresh_trig_hqm.itpp' -ace_args- -dirtag vdm_thresh_trig_hqm_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/dft_stpclk_trig_now_hqm.itpp' -ace_args- -dirtag dft_stpclk_trig_now_hqm_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/dft_vdm_trigger_prescan_test_hqm.itpp' -ace_args- -dirtag dft_vdm_trigger_prescan_test_hqm_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/dft_odi_trigger_prescan_test_hqm.itpp' -ace_args- -dirtag dft_odi_trigger_prescan_test_hqm_1p0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '+ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/vdm_debug_mode_read_hqm.itpp' -ace_args- -dirtag vdm_debug_mode_read_hqm_1p0 -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_dm_cmd_unit_rfw.itpp '"' -ace_args- -dirtag goldenflow_dm_cmd_unit_rfw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_dm_cmp_unit_rfw.itpp '"' -ace_args- -dirtag goldenflow_dm_cmp_unit_rfw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_dm_dma_unit_rfw.itpp '"' -ace_args- -dirtag goldenflow_dm_dma_unit_rfw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_dm_hbm_unit_rfw.itpp '"' -ace_args- -dirtag goldenflow_dm_hbm_unit_rfw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_dm_ing_unit_rfw.itpp '"' -ace_args- -dirtag goldenflow_dm_ing_unit_rfw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_dm_mem_unit_rfw.itpp '"' -ace_args- -dirtag goldenflow_dm_mem_unit_rfw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_dm_vpa_unit_rfw.itpp '"' -ace_args- -dirtag goldenflow_dm_vpa_unit_rfw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_hqm_credit_hist_pipe_rfw.itpp '"' -ace_args- -dirtag goldenflow_hqm_credit_hist_pipe_rfw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_hqm_dir_pipe_rfw.itpp '"' -ace_args- -dirtag goldenflow_hqm_dir_pipe_rfw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_hqm_dqed_pipe_rfw.itpp '"' -ace_args- -dirtag goldenflow_hqm_dqed_pipe_rfw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_hqm_list_sel_pipe_rfw.itpp '"' -ace_args- -dirtag goldenflow_hqm_list_sel_pipe_rfw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_hqm_lsp_atm_pipe_rfw.itpp '"' -ace_args- -dirtag goldenflow_hqm_lsp_atm_pipe_rfw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_hqm_nalb_pipe_rfw.itpp '"' -ace_args- -dirtag goldenflow_hqm_nalb_pipe_rfw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_hqm_qed_pipe_rfw.itpp '"' -ace_args- -dirtag goldenflow_hqm_qed_pipe_rfw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_hqm_reorder_pipe_rfw.itpp '"' -ace_args- -dirtag goldenflow_hqm_reorder_pipe_rfw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_hqm_system_rfw.itpp '"' -ace_args- -dirtag goldenflow_hqm_system_rfw -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_dm_cmd_unit_srw.itpp '"' -ace_args- -dirtag goldenflow_dm_cmd_unit_srw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_dm_hbm_unit_srw.itpp '"' -ace_args- -dirtag goldenflow_dm_hbm_unit_srw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_dm_ing_unit_srw.itpp '"' -ace_args- -dirtag goldenflow_dm_ing_unit_srw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_hqm_aqed_pipe_srw.itpp '"' -ace_args- -dirtag goldenflow_hqm_aqed_pipe_srw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_hqm_credit_hist_pipe_srw.itpp '"' -ace_args- -dirtag goldenflow_hqm_credit_hist_pipe_srw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_hqm_dir_pipe_srw.itpp '"' -ace_args- -dirtag goldenflow_hqm_dir_pipe_srw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_hqm_dqed_pipe_srw.itpp '"' -ace_args- -dirtag goldenflow_hqm_dqed_pipe_srw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_hqm_nalb_pipe_srw.itpp '"' -ace_args- -dirtag goldenflow_hqm_nalb_pipe_srw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_hqm_qed_pipe_srw.itpp '"' -ace_args- -dirtag goldenflow_hqm_qed_pipe_srw -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/dft/itpp/goldenflow_hqm_system_srw.itpp '"' -ace_args- -dirtag goldenflow_hqm_system_srw -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
+defaults -ace_args -simv_args '"'+LCP_PKGC +PMALCP_FUSE_NO_BYPASS=1 -f $MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/lcp_args_hqm_ss.f '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/lcp_check_fuse_hqm_ss.itpp '"' -ace_args- -dirtag lcp_check_fuse_hqm_ss_pkgc -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_Step0_IntelLVArrayDAddress_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_Step0_IntelLVArrayDAddress_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVArrayDAddress_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVArrayDAddress_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVArrayDAddress_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVArrayDAddress_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVArrayDAddress_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVArrayDAddress_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_Step0_IntelLVArrayDAddress_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_Step0_IntelLVArrayDAddress_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_Step0_IntelLVArrayDAddress_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_Step0_IntelLVArrayDAddress_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_Step0_IntelLVArrayDAddress_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_Step0_IntelLVArrayDAddress_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVArrayDAddress_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVArrayDAddress_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_Step0_IntelLVArrayDAddress_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_Step0_IntelLVArrayDAddress_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_Step0_IntelLVArrayDAddress_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_Step0_IntelLVArrayDAddress_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVArrayDAddress_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVArrayDAddress_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVArrayDAddress_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVArrayDAddress_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_Step0_IntelLVArrayDAddress_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_Step0_IntelLVArrayDAddress_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_Step0_IntelLVArrayDAddress_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_Step0_IntelLVArrayDAddress_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVArrayDAddress_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVArrayDAddress_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVArrayDAddress_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVArrayDAddress_solid -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_Step0_IntelLVArrayDAddressFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_Step0_IntelLVArrayDAddressFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_Step0_IntelLVArrayDAddressFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_Step0_IntelLVArrayDAddressFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_Step0_IntelLVArrayDAddressFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_Step0_IntelLVArrayDAddressFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVArrayDAddressFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVArrayDAddressFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_Step0_IntelLVArrayDAddressFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_Step0_IntelLVArrayDAddressFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_Step0_IntelLVArrayDAddressFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_Step0_IntelLVArrayDAddressFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_Step0_IntelLVArrayDAddressFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_Step0_IntelLVArrayDAddressFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_Step0_IntelLVArrayDAddressFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_Step0_IntelLVArrayDAddressFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVArrayDAddressFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVArrayDAddressFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVArrayDAddressFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVArrayDAddressFx_solid -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_P1_hqm_ssParallel_IntelLVCAMUniqueMatchExt_solid.itpp '"' -ace_args- -dirtag membistpv_P1_hqm_ssParallel_IntelLVCAMUniqueMatchExt_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_P1_hqm_ssParallel_IntelLVCAMWOZ_solid.itpp '"' -ace_args- -dirtag membistpv_P1_hqm_ssParallel_IntelLVCAMWOZ_solid -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_P1_hqm_ssParallel_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_P1_hqm_ssParallel_IntelLVScan_solid -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_Step0_IntelLVPmovI_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_Step0_IntelLVPmovI_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVPmovI_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVPmovI_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVPmovI_solid_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVPmovI_solid_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVPmovI_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVPmovI_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVPmovI_solid_WBP0_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVPmovI_solid_WBP0_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVPmovI_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVPmovI_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVPmovI_solid_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVPmovI_solid_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_Step0_IntelLVPmovI_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_Step0_IntelLVPmovI_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_Step0_IntelLVPmovI_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_Step0_IntelLVPmovI_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_Step0_IntelLVPmovI_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_Step0_IntelLVPmovI_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_WBP2.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_WBP2 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_WBP3.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_WBP3 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_WBP4.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_WBP4 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPmovI_solid_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPmovI_solid_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPmovI_solid_WBP2.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPmovI_solid_WBP2 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVPmovI_solid_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVPmovI_solid_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_WBP2.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_WBP2 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_WBP3.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_WBP3 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_WBP4.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_WBP4 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVPmovI_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVPmovI_solid_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVPmovI_solid_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPmovI_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPmovI_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPmovI_solid_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPmovI_solid_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPmovI_solid_WBP2.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPmovI_solid_WBP2 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPmovI_solid_WBP3.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPmovI_solid_WBP3 -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_Step0_IntelLVPMOVIFx_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_Step0_IntelLVPMOVIFx_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_Step0_IntelLVPMOVIFx_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_Step0_IntelLVPMOVIFx_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_Step0_IntelLVPMOVIFx_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_Step0_IntelLVPMOVIFx_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVPMOVIFx_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVPMOVIFx_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVPMOVIFx_solid_WBP1.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVPMOVIFx_solid_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_Step0_IntelLVPMOVIFx_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_Step0_IntelLVPMOVIFx_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_Step0_IntelLVPMOVIFx_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_Step0_IntelLVPMOVIFx_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_Step0_IntelLVPMOVIFx_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_Step0_IntelLVPMOVIFx_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_Step0_IntelLVPMOVIFx_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_Step0_IntelLVPMOVIFx_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVPMOVIFx_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVPMOVIFx_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVPMOVIFx_solid_WBP1.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVPMOVIFx_solid_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVPMOVIFx_solid_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVPMOVIFx_solid_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVPMOVIFx_solid_WBP1.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVPMOVIFx_solid_WBP1 -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVPmovI_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_IntelLVPmovI_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_IntelLVPmovI_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_IntelLVPmovI_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_IntelLVPmovI_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_IntelLVPmovI_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_IntelLVPmovI_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_IntelLVPmovI_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVPmovI_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_IntelLVPmovI_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_IntelLVPmovI_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_IntelLVPmovI_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_IntelLVPmovI_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_IntelLVPmovI_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_IntelLVPmovI_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_IntelLVPmovI_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_IntelLVPmovI_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_IntelLVPmovI_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_IntelLVPmovI_solid -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP2.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP2 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP3.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP3 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP4.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP4 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP2.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP2 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP2.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP2 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP3.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP3 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP4.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP4 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP2.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP2 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP3.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_1_MEM1_WBP3 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP2.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP2 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP3.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP3 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP4.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP4 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP2.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP2 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP2.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP2 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP3.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP3 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP4.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP4 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP2.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP2 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP3.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPMOVIRaster_NOCDP_solid_SOF_2_MEM1_WBP3 -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_1_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP1.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVPMOVIRasterFx_NOCDP_solid_SOF_2_MEM1_WBP1 -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_IntelLVPMOVIFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_IntelLVPMOVIFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_IntelLVPMOVIFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_IntelLVPMOVIFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_IntelLVPMOVIFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_IntelLVPMOVIFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_IntelLVPMOVIFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_IntelLVPMOVIFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_IntelLVPMOVIFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_IntelLVPMOVIFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_IntelLVPMOVIFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_IntelLVPMOVIFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_IntelLVPMOVIFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_IntelLVPMOVIFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_IntelLVPMOVIFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_IntelLVPMOVIFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_IntelLVPMOVIFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_IntelLVPMOVIFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_IntelLVPMOVIFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_IntelLVPMOVIFx_solid -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVCAMUniqueMatchExt_solid.itpp '"' -ace_args- -dirtag membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVCAMUniqueMatchExt_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVCAMWOZ_solid.itpp '"' -ace_args- -dirtag membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVCAMWOZ_solid -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP2_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP2_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP3_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP3_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP4_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP4_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP2_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP2_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP2_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP2_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP3_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP3_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP4_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP4_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP1_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP2_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP2_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP3_errinj.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_Step0_IntelLVPmovI_solid_MEM1_WBP3_errinj -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP1_errinj.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP1_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP1_errinj.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP1_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP0_errinj -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP1_errinj.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_Step0_IntelLVPMOVIFx_solid_MEM1_WBP1_errinj -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVPmovISoft_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_IntelLVPmovISoft_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_IntelLVPmovISoft_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_IntelLVPmovISoft_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_IntelLVPmovISoft_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_IntelLVPmovISoft_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_IntelLVPmovISoft_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_IntelLVPmovISoft_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVPmovISoft_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_IntelLVPmovISoft_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_IntelLVPmovISoft_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_IntelLVPmovISoft_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_IntelLVPmovISoft_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_IntelLVPmovISoft_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_IntelLVPmovISoft_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_IntelLVPmovISoft_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_IntelLVPmovISoft_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_IntelLVPmovISoft_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_IntelLVPmovISoft_solid -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_IntelLVPMOVIRasterFx_PROG_NOCDP_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_IntelLVHammerXFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_IntelLVHammerXFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_IntelLVHammerXFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_IntelLVHammerXFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_IntelLVHammerXFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_IntelLVHammerXFx_solid -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVMarchG_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_IntelLVMarchG_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_IntelLVMarchG_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_IntelLVMarchG_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_IntelLVMarchG_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_IntelLVMarchG_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_IntelLVMarchG_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_IntelLVMarchG_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVMarchG_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_IntelLVMarchG_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_IntelLVMarchG_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_IntelLVMarchG_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_IntelLVMarchG_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_IntelLVMarchG_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_IntelLVMarchG_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_IntelLVMarchG_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_IntelLVMarchG_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_IntelLVMarchG_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_IntelLVMarchG_solid -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVMatspDWOne_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_IntelLVMatspDWOne_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_IntelLVMatspDWOne_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_IntelLVMatspDWOne_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_IntelLVMatspDWOne_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_IntelLVMatspDWOne_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_IntelLVMatspDWOne_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_IntelLVMatspDWOne_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVMatspDWOne_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_IntelLVMatspDWOne_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_IntelLVMatspDWOne_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_IntelLVMatspDWOne_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_IntelLVMatspDWOne_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_IntelLVMatspDWOne_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_IntelLVMatspDWOne_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_IntelLVMatspDWOne_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_IntelLVMatspDWOne_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_IntelLVMatspDWOne_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_IntelLVMatspDWOne_solid -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_BCAM_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVScan_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmd_unit_rfw_i_dm_cmd_unit_rfw_IntelLVScan_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_cmp_unit_rfw_i_dm_cmp_unit_rfw_IntelLVScan_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_dma_unit_rfw_i_dm_dma_unit_rfw_IntelLVScan_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_hbm_unit_rfw_i_dm_hbm_unit_rfw_IntelLVScan_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_ing_unit_rfw_i_dm_ing_unit_rfw_IntelLVScan_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_mem_unit_rfw_i_dm_mem_unit_rfw_IntelLVScan_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_dm_vpa_unit_rfw_i_dm_vpa_unit_rfw_IntelLVScan_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_aqed_pipe_rfw_i_hqm_aqed_pipe_rfw_IntelLVScan_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_credit_hist_pipe_rfw_i_hqm_credit_hist_pipe_rfw_IntelLVScan_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dir_pipe_rfw_i_hqm_dir_pipe_rfw_IntelLVScan_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_dqed_pipe_rfw_i_hqm_dqed_pipe_rfw_IntelLVScan_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_list_sel_pipe_rfw_i_hqm_list_sel_pipe_rfw_IntelLVScan_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_lsp_atm_pipe_rfw_i_hqm_lsp_atm_pipe_rfw_IntelLVScan_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_nalb_pipe_rfw_i_hqm_nalb_pipe_rfw_IntelLVScan_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_qed_pipe_rfw_i_hqm_qed_pipe_rfw_IntelLVScan_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_reorder_pipe_rfw_i_hqm_reorder_pipe_rfw_IntelLVScan_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_IntelLVScan_solid.itpp '"' -ace_args- -dirtag membistpv_RF_P1_hqm_system_rfw_i_hqm_system_rfw_IntelLVScan_solid -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_P1_hqm_ssParallel_IntelLVScanFx_solid.itpp '"' -ace_args- -dirtag membistpv_P1_hqm_ssParallel_IntelLVScanFx_solid -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_IntelLVMarchGFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_IntelLVMarchGFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_IntelLVMarchGFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_IntelLVMarchGFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_IntelLVMarchGFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_IntelLVMarchGFx_solid -seed 1
#hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_IntelLVMarchGFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_IntelLVMarchGFx_solid -seed 1
#hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_IntelLVMarchGFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_IntelLVMarchGFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_IntelLVMarchGFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_IntelLVMarchGFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_IntelLVMarchGFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_IntelLVMarchGFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_IntelLVMarchGFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_IntelLVMarchGFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_IntelLVMarchGFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_IntelLVMarchGFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_IntelLVMarchGFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_IntelLVMarchGFx_solid -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_IntelLVMatspDWOneFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_IntelLVMatspDWOneFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_IntelLVMatspDWOneFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_IntelLVMatspDWOneFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_IntelLVMatspDWOneFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_IntelLVMatspDWOneFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_IntelLVMatspDWOneFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_IntelLVMatspDWOneFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_IntelLVMatspDWOneFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_IntelLVMatspDWOneFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_IntelLVMatspDWOneFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_IntelLVMatspDWOneFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_IntelLVMatspDWOneFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_IntelLVMatspDWOneFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_IntelLVMatspDWOneFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_IntelLVMatspDWOneFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_IntelLVMatspDWOneFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_IntelLVMatspDWOneFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_IntelLVMatspDWOneFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_IntelLVMatspDWOneFx_solid -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-
#+defaults -ace_args -simv_args +DISABLE_TELE_ERROR=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_IntelLVScanFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_cmd_unit_srw_i_dm_cmd_unit_srw_IntelLVScanFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_IntelLVScanFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_hbm_unit_srw_i_dm_hbm_unit_srw_IntelLVScanFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_IntelLVScanFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_dm_ing_unit_srw_i_dm_ing_unit_srw_IntelLVScanFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_IntelLVScanFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_aqed_pipe_srw_i_hqm_aqed_pipe_srw_IntelLVScanFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_IntelLVScanFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_credit_hist_pipe_srw_i_hqm_credit_hist_pipe_srw_IntelLVScanFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_IntelLVScanFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dir_pipe_srw_i_hqm_dir_pipe_srw_IntelLVScanFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_IntelLVScanFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_dqed_pipe_srw_i_hqm_dqed_pipe_srw_IntelLVScanFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_IntelLVScanFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_nalb_pipe_srw_i_hqm_nalb_pipe_srw_IntelLVScanFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_IntelLVScanFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_qed_pipe_srw_i_hqm_qed_pipe_srw_IntelLVScanFx_solid -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_IntelLVScanFx_solid.itpp '"' -ace_args- -dirtag membistpv_SRAM_P1_hqm_system_srw_i_hqm_system_srw_IntelLVScanFx_solid -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/tapbistv.itpp '"' -ace_args- -dirtag tapbistv -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP0.itpp '"' -ace_args- -dirtag wtapbistv_BP0 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP1.itpp '"' -ace_args- -dirtag wtapbistv_BP1 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP10.itpp '"' -ace_args- -dirtag wtapbistv_BP10 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP11.itpp '"' -ace_args- -dirtag wtapbistv_BP11 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP12.itpp '"' -ace_args- -dirtag wtapbistv_BP12 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP13.itpp '"' -ace_args- -dirtag wtapbistv_BP13 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP14.itpp '"' -ace_args- -dirtag wtapbistv_BP14 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP15.itpp '"' -ace_args- -dirtag wtapbistv_BP15 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP16.itpp '"' -ace_args- -dirtag wtapbistv_BP16 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP17.itpp '"' -ace_args- -dirtag wtapbistv_BP17 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP18.itpp '"' -ace_args- -dirtag wtapbistv_BP18 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP19.itpp '"' -ace_args- -dirtag wtapbistv_BP19 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP2.itpp '"' -ace_args- -dirtag wtapbistv_BP2 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP20.itpp '"' -ace_args- -dirtag wtapbistv_BP20 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP21.itpp '"' -ace_args- -dirtag wtapbistv_BP21 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP22.itpp '"' -ace_args- -dirtag wtapbistv_BP22 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP23.itpp '"' -ace_args- -dirtag wtapbistv_BP23 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP24.itpp '"' -ace_args- -dirtag wtapbistv_BP24 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP25.itpp '"' -ace_args- -dirtag wtapbistv_BP25 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP26.itpp '"' -ace_args- -dirtag wtapbistv_BP26 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP3.itpp '"' -ace_args- -dirtag wtapbistv_BP3 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP4.itpp '"' -ace_args- -dirtag wtapbistv_BP4 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP5.itpp '"' -ace_args- -dirtag wtapbistv_BP5 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP6.itpp '"' -ace_args- -dirtag wtapbistv_BP6 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP7.itpp '"' -ace_args- -dirtag wtapbistv_BP7 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP8.itpp '"' -ace_args- -dirtag wtapbistv_BP8 -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/wtapbistv_BP9.itpp '"' -ace_args- -dirtag wtapbistv_BP9 -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test_rtb_odi_trigger +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test_rtb_odi_trigger '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
+defaults -ace_args -simv_args '"'-f /nfs/sc/disks/axx_0067/qingshi1/hqm/info/f_file/odi_vdm/odi_vdm_hqm_ss.f '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test_rtb_odi_trigger -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/dft_rtb_odi_trigger.itpp '"' -ace_args- -dirtag dft_rtb_odi_trigger -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test_rtb_vdm_trigger +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test_rtb_vdm_trigger '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
+defaults -ace_args -simv_args '"'-f /nfs/sc/disks/axx_0067/qingshi1/hqm/info/f_file/odi_vdm/odi_vdm_hqm_ss.f '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test_rtb_vdm_trigger -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/dft_rtb_vdm_trigger.itpp '"' -ace_args- -dirtag dft_rtb_vdm_trigger -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
+defaults -ace_args -simv_args +DISABLE_DTS_SB=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/tap2cri__dts1__DFReg2_Inst.itpp.itpp '"' -ace_args- -dirtag tap2cri__dts1__DFReg2_Inst.itpp -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/tap2cri__ip740adplltop0__CNX_DCC0.itpp.itpp '"' -ace_args- -dirtag tap2cri__ip740adplltop0__CNX_DCC0.itpp -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/tap2cri__lcp0__FUSE_LCP_Dir.itpp.itpp '"' -ace_args- -dirtag tap2cri__lcp0__FUSE_LCP_Dir.itpp -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/tap2cri__srvr74adpll0_CLKI_dword0.itpp.itpp '"' -ace_args- -dirtag tap2cri__srvr74adpll0_CLKI_dword0.itpp -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test_ubpc_odi_trigger +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test_ubpc_odi_trigger '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
+defaults -ace_args -simv_args '"'-f /nfs/sc/disks/axx_0067/qingshi1/hqm/info/f_file/odi_vdm/odi_vdm_hqm_ss.f '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test_ubpc_odi_trigger -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/dft_ubpc_odi_trigger.itpp '"' -ace_args- -dirtag dft_ubpc_odi_trigger -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/ubpc__PM_vase_action.itpp '"' -ace_args- -dirtag ubpc__PM_vase_action -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test_ubpc_vdm_trigger +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test_ubpc_vdm_trigger '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
+defaults -ace_args -simv_args '"'-f /nfs/sc/disks/axx_0067/qingshi1/hqm/info/f_file/odi_vdm/odi_vdm_hqm_ss.f '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test_ubpc_vdm_trigger -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/dft_ubpc_vdm_trigger.itpp '"' -ace_args- -dirtag dft_ubpc_vdm_trigger -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test_vdm_threshold_prescan_trigger +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test_vdm_threshold_prescan_trigger '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test_vdm_threshold_prescan_trigger -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/vdm_threshold_trigger.itpp '"' -ace_args- -dirtag vdm_threshold_trigger -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test_vdm_threshold_stopclk_trigger +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test_vdm_threshold_stopclk_trigger '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test_vdm_threshold_stopclk_trigger -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/vdm_threshold_stopclk_trigger.itpp '"' -ace_args- -dirtag vdm_threshold_stopclk_trigger -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test_vdm_threshold_trigger +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test_vdm_threshold_trigger '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test_vdm_threshold_trigger -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/vdm_threshold_trigger.itpp '"' -ace_args- -dirtag vdm_threshold_trigger -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb
#+defaults -ace_args -simv_args +DIS_TELE_CFG=1,+DIS_TELE_FLUSH=1 -ace_args-

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/viewpinmux0_access.itpp '"' -ace_args- -dirtag viewpinmux0_access -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/viewpinmux1_access.itpp '"' -ace_args- -dirtag viewpinmux1_access -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/SimFH '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/dvp_plm0_visa_patgen_tap_programming.itpp '"' -ace_args- -dirtag dvp_plm0_visa_patgen_tap_programming -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/dvp_plm1_visa_patgen_tap_programming.itpp '"' -ace_args- -dirtag dvp_plm1_visa_patgen_tap_programming -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/dvp_ulm1_visa_patgen_tap_programming.itpp '"' -ace_args- -dirtag dvp_ulm1_visa_patgen_tap_programming -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/i_hqm_visa_mux_top_visa_patgen_tap_programming.itpp '"' -ace_args- -dirtag i_hqm_visa_mux_top_visa_patgen_tap_programming -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/i_hqm_visa_mux_visa_patgen_tap_programming.itpp '"' -ace_args- -dirtag i_hqm_visa_mux_visa_patgen_tap_programming -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/pma_common_visa_visa_patgen_tap_programming.itpp '"' -ace_args- -dirtag pma_common_visa_visa_patgen_tap_programming -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/sapmas_visa_visa_patgen_tap_programming.itpp '"' -ace_args- -dirtag sapmas_visa_visa_patgen_tap_programming -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/unit_mux0_visa_patgen_tap_programming.itpp '"' -ace_args- -dirtag unit_mux0_visa_patgen_tap_programming -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/unit_mux1_visa_patgen_tap_programming.itpp '"' -ace_args- -dirtag unit_mux1_visa_patgen_tap_programming -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/visa_gbl_ulm_visa_patgen_tap_programming.itpp '"' -ace_args- -dirtag visa_gbl_ulm_visa_patgen_tap_programming -seed 1
hqm_ss_itpp_test -no_assert_maxfail -ace_args -simv_args '"' +ITPP_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/visa_lcl_ulm_visa_patgen_tap_programming.itpp '"' -ace_args- -dirtag visa_lcl_ulm_visa_patgen_tap_programming -seed 1

.defaults -ace -m acerun
+defaults -build_type debug -4value 1
+defaults -ace_args -simv_args '"' +PMA_SB=ON +OVM_TESTNAME=hqm_ss_itpp_test_ubpc_afd_check +SLA_USER_DATA_PHASE_TIMEOUT=900000000'"' -test_in_model -enable_testcopy_with_test_in_model -ace_args-
#+defaults -ace_args -simv_args '"' +PMA_SB=ON +SLA_TRAINING_PHASE_SEQUENCE="" +SLA_CONFIG_PHASE_TIMEOUT=1000 +SLA_CONFIG_PHASE_SEQUENCE="" +SLA_DATA_PHASE_TIMEOUT=1000 +SLA_FLUSH_PHASE_TIMEOUT=2000 +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_SEQUENCE="" +SLA_PH4_AGENT_SHARED_PLL_BRINGUP_TIMEOUT=20000 +OVM_TESTNAME=hqm_ss_itpp_test '"' -test_in_model -enable_testcopy_with_test_in_model -make_testdir_script /p/hdk/rtl/proj_tools/ace/master/2.01.34.02/bin/makeTestRunDir.pl -ace_args-
+defaults -ace_args -simv_args '"'+OVM_VERBOSTIY=OVM_DEBUG +assertOff '"' -ace_args-
+defaults -ace_args -simv_args '"'+ERRCNT=200 '"' -ace_args-
#+defaults -ace_args -simv_args '"'+SLA_MAX_RUN_CLOCK=2000000 '"' -ace_args-
+defaults -ace_args -simv_args '"'+ITPP_MACRO_FILE=$MODEL_ROOT/target/collage/work/hqm_ss/gen/tb_specs/soc_ip_hier_define.sv'"' -ace_args-
#+defaults -ace_args -simv_args '"' -gui '"' -ace_args-
#+defaults -ace_args -simv_args '"'-f $MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/lcp_args_hqm_ss.f '"' -ace_args-
+defaults -ace_args -simv_args '"'+TAP_CLK_EN +STF_CLK_EN'"' -ace_args-
+defaults -save
#+defaults -fsdb

#####################################
# DFT ITPP TEST
####################################
hqm_ss_itpp_test_ubpc_afd_check  -no_assert_maxfail  -ace_args -simv_args '"' +UBP_PROG_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/ubp_af.itpp +UBP_CHECK_FILE=$MODEL_ROOT/verif/tb/tests/hqm_ss_itpp_test/dft/af_check.itpp '"' -ace_args- -dirtag UBP_AF -seed 1

