#-----------------------------------------------------------
# Vivado v2013.4
# SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Sun Mar 30 14:02:37 2014
# Process ID: 6568
# Log file: C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/Throughput_top.rdi
# Journal file: C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source Throughput_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/DMC/DMC.dcp' for cell 'inst_top/inst_DMC'
INFO: [Project 1-454] Reading design checkpoint 'C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' for cell 'inst_ADC_TOP/inst_fir'
INFO: [Project 1-454] Reading design checkpoint 'C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/ADC_synth_1/ADC.dcp' for cell 'inst_ADC_TOP/inst_ADC'
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
WARNING: [Opt 31-35] Removing redundant IBUF, inst_top/inst_DMC/U0/clkin1_ibufg, from the path connected to top-level port: CLK 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'inst_top/inst_DMC/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-6568-MININT-VV401LP/dcp_2/DMC.edf:300]
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-6568-MININT-VV401LP/dcp_2/DMC_board.xdc] for cell 'inst_top/inst_DMC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-6568-MININT-VV401LP/dcp_2/DMC_board.xdc] for cell 'inst_top/inst_DMC'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-6568-MININT-VV401LP/dcp_2/DMC_early.xdc] for cell 'inst_top/inst_DMC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-6568-MININT-VV401LP/dcp_2/DMC_early.xdc] for cell 'inst_top/inst_DMC'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-6568-MININT-VV401LP/dcp_3/fir_compiler_0_early.xdc] for cell 'inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-6568-MININT-VV401LP/dcp_3/fir_compiler_0_early.xdc] for cell 'inst_ADC_TOP/inst_fir'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-6568-MININT-VV401LP/dcp_4/ADC_early.xdc] for cell 'inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-6568-MININT-VV401LP/dcp_4/ADC_early.xdc] for cell 'inst_ADC_TOP/inst_ADC'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-6568-MININT-VV401LP/dcp/Throughput_top.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-6568-MININT-VV401LP/dcp/Throughput_top.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-6568-MININT-VV401LP/dcp_2/DMC.xdc] for cell 'inst_top/inst_DMC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-6568-MININT-VV401LP/dcp_2/DMC.xdc] for cell 'inst_top/inst_DMC'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-6568-MININT-VV401LP/dcp_3/fir_compiler_0.xdc] for cell 'inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-6568-MININT-VV401LP/dcp_3/fir_compiler_0.xdc] for cell 'inst_ADC_TOP/inst_fir'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-6568-MININT-VV401LP/dcp_4/ADC.xdc] for cell 'inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-6568-MININT-VV401LP/dcp_4/ADC.xdc] for cell 'inst_ADC_TOP/inst_ADC'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 711.895 ; gain = 410.969

*** Halting run - EA reset detected ***



    while executing
"start_step opt_design"
    (file "Throughput_top.tcl" line 70)
INFO: [Common 17-206] Exiting Vivado at Sun Mar 30 14:03:22 2014...
#-----------------------------------------------------------
# Vivado v2013.4
# SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Sun Mar 30 14:04:48 2014
# Process ID: 7696
# Log file: C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/Throughput_top.rdi
# Journal file: C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source Throughput_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/DMC/DMC.dcp' for cell 'inst_top/inst_DMC'
INFO: [Project 1-454] Reading design checkpoint 'C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' for cell 'inst_ADC_TOP/inst_fir'
INFO: [Project 1-454] Reading design checkpoint 'C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/ADC_synth_1/ADC.dcp' for cell 'inst_ADC_TOP/inst_ADC'
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
WARNING: [Opt 31-35] Removing redundant IBUF, inst_top/inst_DMC/U0/clkin1_ibufg, from the path connected to top-level port: CLK 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'inst_top/inst_DMC/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7696-MININT-VV401LP/dcp_2/DMC.edf:300]
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7696-MININT-VV401LP/dcp_2/DMC_board.xdc] for cell 'inst_top/inst_DMC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7696-MININT-VV401LP/dcp_2/DMC_board.xdc] for cell 'inst_top/inst_DMC'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7696-MININT-VV401LP/dcp_2/DMC_early.xdc] for cell 'inst_top/inst_DMC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7696-MININT-VV401LP/dcp_2/DMC_early.xdc] for cell 'inst_top/inst_DMC'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7696-MININT-VV401LP/dcp_3/fir_compiler_0_early.xdc] for cell 'inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7696-MININT-VV401LP/dcp_3/fir_compiler_0_early.xdc] for cell 'inst_ADC_TOP/inst_fir'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7696-MININT-VV401LP/dcp_4/ADC_early.xdc] for cell 'inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7696-MININT-VV401LP/dcp_4/ADC_early.xdc] for cell 'inst_ADC_TOP/inst_ADC'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7696-MININT-VV401LP/dcp/Throughput_top.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7696-MININT-VV401LP/dcp/Throughput_top.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7696-MININT-VV401LP/dcp_2/DMC.xdc] for cell 'inst_top/inst_DMC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7696-MININT-VV401LP/dcp_2/DMC.xdc] for cell 'inst_top/inst_DMC'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7696-MININT-VV401LP/dcp_3/fir_compiler_0.xdc] for cell 'inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7696-MININT-VV401LP/dcp_3/fir_compiler_0.xdc] for cell 'inst_ADC_TOP/inst_fir'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7696-MININT-VV401LP/dcp_4/ADC.xdc] for cell 'inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7696-MININT-VV401LP/dcp_4/ADC.xdc] for cell 'inst_ADC_TOP/inst_ADC'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 712.527 ; gain = 411.398
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.310 . Memory (MB): peak = 715.781 ; gain = 3.211

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 33ed8d03b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.710 . Memory (MB): peak = 721.105 ; gain = 5.324

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 36 cells.
Phase 2 Constant Propagation | Checksum: 24346445b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 721.105 ; gain = 5.324

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 877 unconnected nets.
INFO: [Opt 31-11] Eliminated 618 unconnected cells.
Phase 3 Sweep | Checksum: 2fccb1aa6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 721.105 ; gain = 5.324
Ending Logic Optimization Task | Checksum: 2fccb1aa6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 721.105 ; gain = 5.324
Implement Debug Cores | Checksum: 3316f8b34
Logic Optimization | Checksum: 3316f8b34

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 2fccb1aa6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 721.105 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.262 . Memory (MB): peak = 721.672 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 723.500 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 723.500 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 1724b735b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.281 . Memory (MB): peak = 723.500 ; gain = 0.676

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 1724b735b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.308 . Memory (MB): peak = 723.500 ; gain = 0.676

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 1724b735b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.309 . Memory (MB): peak = 723.500 ; gain = 0.676

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 1f7973364

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.725 . Memory (MB): peak = 723.500 ; gain = 0.676

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 1f7973364

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 723.500 ; gain = 0.676

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1f7973364

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 723.500 ; gain = 0.676

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13472f3f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 724.688 ; gain = 1.863

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 2031c5122

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 727.984 ; gain = 5.160
Phase 1.1.8.1 Place Init Design | Checksum: 1b19835a0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 727.984 ; gain = 5.160
Phase 1.1.8 Build Placer Netlist Model | Checksum: 1b19835a0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 727.984 ; gain = 5.160

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 1a2ec94be

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 727.984 ; gain = 5.160
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 1a2ec94be

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 727.984 ; gain = 5.160
Phase 1.1 Placer Initialization Core | Checksum: 1a2ec94be

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 727.984 ; gain = 5.160
Phase 1 Placer Initialization | Checksum: 1a2ec94be

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 727.984 ; gain = 5.160

Phase 2 Global Placement

Phase 2.1 Run Budgeter
Phase 2.1 Run Budgeter | Checksum: 14551503f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 734.559 ; gain = 11.734
Phase 2 Global Placement | Checksum: 16da6c7fc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 737.473 ; gain = 14.648

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16da6c7fc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 737.473 ; gain = 14.648

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 207af8d39

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 737.473 ; gain = 14.648

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2c7c944d5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 737.473 ; gain = 14.648

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 2268aa2fe

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 737.473 ; gain = 14.648

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 14a6375f9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 737.879 ; gain = 15.055

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14a6375f9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 737.879 ; gain = 15.055
Phase 3 Detail Placement | Checksum: 14a6375f9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 737.879 ; gain = 15.055

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 154db628d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 737.879 ; gain = 15.055

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 13742083e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 744.465 ; gain = 21.641
Phase 4.2 Post Placement Optimization | Checksum: 13742083e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 744.465 ; gain = 21.641

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 13742083e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 744.465 ; gain = 21.641

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 13742083e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 744.465 ; gain = 21.641

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 107580fbc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 744.465 ; gain = 21.641

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 107580fbc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 744.465 ; gain = 21.641

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 107580fbc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 744.465 ; gain = 21.641

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=6.954  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 107580fbc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 744.465 ; gain = 21.641
Phase 4.4 Placer Reporting | Checksum: 107580fbc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 744.465 ; gain = 21.641

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1962f945f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 744.465 ; gain = 21.641
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1962f945f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 744.465 ; gain = 21.641
Ending Placer Task | Checksum: 14cbac231

Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 744.465 ; gain = 21.641
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 744.465 ; gain = 22.793
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 744.465 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.659 . Memory (MB): peak = 744.465 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 15b666313

Time (s): cpu = 00:01:41 ; elapsed = 00:00:43 . Memory (MB): peak = 942.012 ; gain = 188.695
Phase 1 Build RT Design | Checksum: ca58f360

Time (s): cpu = 00:01:41 ; elapsed = 00:00:43 . Memory (MB): peak = 942.012 ; gain = 188.695

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ca58f360

Time (s): cpu = 00:01:41 ; elapsed = 00:00:43 . Memory (MB): peak = 942.012 ; gain = 188.695

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: ca58f360

Time (s): cpu = 00:01:41 ; elapsed = 00:00:44 . Memory (MB): peak = 946.168 ; gain = 192.852

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 14a210c02

Time (s): cpu = 00:01:42 ; elapsed = 00:00:44 . Memory (MB): peak = 960.922 ; gain = 207.605

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 16ae1c3c7

Time (s): cpu = 00:01:42 ; elapsed = 00:00:44 . Memory (MB): peak = 960.922 ; gain = 207.605

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 16ae1c3c7

Time (s): cpu = 00:01:46 ; elapsed = 00:00:47 . Memory (MB): peak = 962.090 ; gain = 208.773
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 16ae1c3c7

Time (s): cpu = 00:01:46 ; elapsed = 00:00:47 . Memory (MB): peak = 962.090 ; gain = 208.773
Phase 2.5 Update Timing | Checksum: 16ae1c3c7

Time (s): cpu = 00:01:46 ; elapsed = 00:00:47 . Memory (MB): peak = 962.090 ; gain = 208.773
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.97   | TNS=0      | WHS=-0.067 | THS=-0.349 |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 16ae1c3c7

Time (s): cpu = 00:01:47 ; elapsed = 00:00:47 . Memory (MB): peak = 962.090 ; gain = 208.773
Phase 2 Router Initialization | Checksum: 16ae1c3c7

Time (s): cpu = 00:01:47 ; elapsed = 00:00:47 . Memory (MB): peak = 962.090 ; gain = 208.773

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 8b0d0bf2

Time (s): cpu = 00:01:49 ; elapsed = 00:00:49 . Memory (MB): peak = 964.266 ; gain = 210.949

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 258
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 5c264b8e

Time (s): cpu = 00:01:51 ; elapsed = 00:00:50 . Memory (MB): peak = 964.266 ; gain = 210.949

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 5c264b8e

Time (s): cpu = 00:01:52 ; elapsed = 00:00:51 . Memory (MB): peak = 964.266 ; gain = 210.949
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.96   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 3cf61683

Time (s): cpu = 00:01:52 ; elapsed = 00:00:51 . Memory (MB): peak = 964.266 ; gain = 210.949
Phase 4.1 Global Iteration 0 | Checksum: 3cf61683

Time (s): cpu = 00:01:52 ; elapsed = 00:00:51 . Memory (MB): peak = 964.266 ; gain = 210.949
Phase 4 Rip-up And Reroute | Checksum: 3cf61683

Time (s): cpu = 00:01:52 ; elapsed = 00:00:51 . Memory (MB): peak = 964.266 ; gain = 210.949

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 3cf61683

Time (s): cpu = 00:01:52 ; elapsed = 00:00:51 . Memory (MB): peak = 964.266 ; gain = 210.949
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.04   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 3cf61683

Time (s): cpu = 00:01:52 ; elapsed = 00:00:51 . Memory (MB): peak = 964.266 ; gain = 210.949

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 3cf61683

Time (s): cpu = 00:01:53 ; elapsed = 00:00:51 . Memory (MB): peak = 964.266 ; gain = 210.949
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.04   | TNS=0      | WHS=0.2    | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 3cf61683

Time (s): cpu = 00:01:53 ; elapsed = 00:00:51 . Memory (MB): peak = 964.266 ; gain = 210.949
Phase 6 Post Hold Fix | Checksum: 3cf61683

Time (s): cpu = 00:01:53 ; elapsed = 00:00:51 . Memory (MB): peak = 964.266 ; gain = 210.949

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.745398 %
  Global Horizontal Routing Utilization  = 0.996235 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 3cf61683

Time (s): cpu = 00:01:53 ; elapsed = 00:00:51 . Memory (MB): peak = 964.266 ; gain = 210.949

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 30a553af

Time (s): cpu = 00:01:54 ; elapsed = 00:00:52 . Memory (MB): peak = 964.266 ; gain = 210.949

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=7.071  | TNS=0.000  | WHS=0.204  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 30a553af

Time (s): cpu = 00:01:57 ; elapsed = 00:00:54 . Memory (MB): peak = 964.266 ; gain = 210.949
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 30a553af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:54 . Memory (MB): peak = 964.266 ; gain = 210.949

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:54 . Memory (MB): peak = 964.266 ; gain = 210.949
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:58 ; elapsed = 00:00:55 . Memory (MB): peak = 964.266 ; gain = 219.801
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/Throughput_top_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets xlnx_opt__1]'  to set the static_probabiblity to '1'  if desired.
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 964.266 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.911 . Memory (MB): peak = 964.266 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 30 14:07:03 2014...
#-----------------------------------------------------------
# Vivado v2013.4
# SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Sun Mar 30 14:07:45 2014
# Process ID: 7880
# Log file: C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/Throughput_top.rdi
# Journal file: C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source Throughput_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/sources_1/ip/DMC/DMC.dcp' for cell 'inst_top/inst_DMC'
INFO: [Project 1-454] Reading design checkpoint 'C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' for cell 'inst_ADC_TOP/inst_fir'
INFO: [Project 1-454] Reading design checkpoint 'C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/ADC_synth_1/ADC.dcp' for cell 'inst_ADC_TOP/inst_ADC'
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
WARNING: [Opt 31-35] Removing redundant IBUF, inst_top/inst_DMC/U0/clkin1_ibufg, from the path connected to top-level port: CLK 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'inst_top/inst_DMC/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7880-MININT-VV401LP/dcp_2/DMC.edf:300]
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7880-MININT-VV401LP/dcp_2/DMC_board.xdc] for cell 'inst_top/inst_DMC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7880-MININT-VV401LP/dcp_2/DMC_board.xdc] for cell 'inst_top/inst_DMC'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7880-MININT-VV401LP/dcp_2/DMC_early.xdc] for cell 'inst_top/inst_DMC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7880-MININT-VV401LP/dcp_2/DMC_early.xdc] for cell 'inst_top/inst_DMC'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7880-MININT-VV401LP/dcp_3/fir_compiler_0_early.xdc] for cell 'inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7880-MININT-VV401LP/dcp_3/fir_compiler_0_early.xdc] for cell 'inst_ADC_TOP/inst_fir'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7880-MININT-VV401LP/dcp_4/ADC_early.xdc] for cell 'inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7880-MININT-VV401LP/dcp_4/ADC_early.xdc] for cell 'inst_ADC_TOP/inst_ADC'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.srcs/constrs_1/imports/new/ADC_TOP.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7880-MININT-VV401LP/dcp/Throughput_top.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7880-MININT-VV401LP/dcp/Throughput_top.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7880-MININT-VV401LP/dcp_2/DMC.xdc] for cell 'inst_top/inst_DMC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7880-MININT-VV401LP/dcp_2/DMC.xdc] for cell 'inst_top/inst_DMC'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7880-MININT-VV401LP/dcp_3/fir_compiler_0.xdc] for cell 'inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7880-MININT-VV401LP/dcp_3/fir_compiler_0.xdc] for cell 'inst_ADC_TOP/inst_fir'
Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7880-MININT-VV401LP/dcp_4/ADC.xdc] for cell 'inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/.Xil/Vivado-7880-MININT-VV401LP/dcp_4/ADC.xdc] for cell 'inst_ADC_TOP/inst_ADC'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 712.527 ; gain = 411.398
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 715.781 ; gain = 3.211

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 33ed8d03b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.723 . Memory (MB): peak = 721.105 ; gain = 5.324

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 36 cells.
Phase 2 Constant Propagation | Checksum: 24346445b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 721.105 ; gain = 5.324

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 877 unconnected nets.
INFO: [Opt 31-11] Eliminated 618 unconnected cells.
Phase 3 Sweep | Checksum: 2fccb1aa6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 721.105 ; gain = 5.324
Ending Logic Optimization Task | Checksum: 2fccb1aa6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 721.105 ; gain = 5.324
Implement Debug Cores | Checksum: 3316f8b34
Logic Optimization | Checksum: 3316f8b34

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 2fccb1aa6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 721.105 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 721.750 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 722.844 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 722.844 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 1724b735b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 722.844 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 1724b735b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 722.844 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 1724b735b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 722.844 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 1f7973364

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.606 . Memory (MB): peak = 722.844 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 1f7973364

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.818 . Memory (MB): peak = 722.844 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1f7973364

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.841 . Memory (MB): peak = 723.457 ; gain = 0.613

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13472f3f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 724.641 ; gain = 1.797

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 2031c5122

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 727.965 ; gain = 5.121
Phase 1.1.8.1 Place Init Design | Checksum: 1b19835a0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 727.965 ; gain = 5.121
Phase 1.1.8 Build Placer Netlist Model | Checksum: 1b19835a0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 727.965 ; gain = 5.121

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 1a2ec94be

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 727.965 ; gain = 5.121
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 1a2ec94be

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 727.965 ; gain = 5.121
Phase 1.1 Placer Initialization Core | Checksum: 1a2ec94be

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 727.965 ; gain = 5.121
Phase 1 Placer Initialization | Checksum: 1a2ec94be

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 727.965 ; gain = 5.121

Phase 2 Global Placement

Phase 2.1 Run Budgeter
Phase 2.1 Run Budgeter | Checksum: 14551503f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 734.887 ; gain = 12.043
Phase 2 Global Placement | Checksum: 16da6c7fc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 737.391 ; gain = 14.547

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16da6c7fc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 737.391 ; gain = 14.547

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 207af8d39

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 737.391 ; gain = 14.547

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2c7c944d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 737.391 ; gain = 14.547

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 2268aa2fe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 737.391 ; gain = 14.547

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 14a6375f9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 738.621 ; gain = 15.777

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14a6375f9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 739.527 ; gain = 16.684
Phase 3 Detail Placement | Checksum: 14a6375f9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 739.527 ; gain = 16.684

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 154db628d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 739.527 ; gain = 16.684

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 13742083e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 745.613 ; gain = 22.770
Phase 4.2 Post Placement Optimization | Checksum: 13742083e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 745.613 ; gain = 22.770

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 13742083e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 745.613 ; gain = 22.770

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 13742083e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 745.613 ; gain = 22.770

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 107580fbc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 745.613 ; gain = 22.770

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 107580fbc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 745.613 ; gain = 22.770

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 107580fbc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 745.613 ; gain = 22.770

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=6.954  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 107580fbc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 745.613 ; gain = 22.770
Phase 4.4 Placer Reporting | Checksum: 107580fbc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 745.613 ; gain = 22.770

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1962f945f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 745.613 ; gain = 22.770
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1962f945f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 745.613 ; gain = 22.770
Ending Placer Task | Checksum: 14cbac231

Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 745.613 ; gain = 22.770
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 745.613 ; gain = 23.863
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 745.613 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.635 . Memory (MB): peak = 745.613 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 15b666313

Time (s): cpu = 00:01:38 ; elapsed = 00:00:42 . Memory (MB): peak = 940.969 ; gain = 187.762
Phase 1 Build RT Design | Checksum: ca58f360

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 940.969 ; gain = 187.762

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ca58f360

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 940.969 ; gain = 187.762

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: ca58f360

Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 945.184 ; gain = 191.977

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 14a210c02

Time (s): cpu = 00:01:39 ; elapsed = 00:00:44 . Memory (MB): peak = 960.879 ; gain = 207.672

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 16ae1c3c7

Time (s): cpu = 00:01:39 ; elapsed = 00:00:44 . Memory (MB): peak = 960.879 ; gain = 207.672

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 16ae1c3c7

Time (s): cpu = 00:01:43 ; elapsed = 00:00:46 . Memory (MB): peak = 962.230 ; gain = 209.023
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 16ae1c3c7

Time (s): cpu = 00:01:43 ; elapsed = 00:00:46 . Memory (MB): peak = 962.230 ; gain = 209.023
Phase 2.5 Update Timing | Checksum: 16ae1c3c7

Time (s): cpu = 00:01:43 ; elapsed = 00:00:46 . Memory (MB): peak = 962.230 ; gain = 209.023
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.97   | TNS=0      | WHS=-0.067 | THS=-0.349 |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 16ae1c3c7

Time (s): cpu = 00:01:44 ; elapsed = 00:00:46 . Memory (MB): peak = 962.230 ; gain = 209.023
Phase 2 Router Initialization | Checksum: 16ae1c3c7

Time (s): cpu = 00:01:44 ; elapsed = 00:00:46 . Memory (MB): peak = 962.230 ; gain = 209.023

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 8b0d0bf2

Time (s): cpu = 00:01:46 ; elapsed = 00:00:48 . Memory (MB): peak = 963.258 ; gain = 210.051

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 258
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 5c264b8e

Time (s): cpu = 00:01:48 ; elapsed = 00:00:49 . Memory (MB): peak = 963.258 ; gain = 210.051

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 5c264b8e

Time (s): cpu = 00:01:49 ; elapsed = 00:00:49 . Memory (MB): peak = 963.258 ; gain = 210.051
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.96   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 3cf61683

Time (s): cpu = 00:01:49 ; elapsed = 00:00:49 . Memory (MB): peak = 963.258 ; gain = 210.051
Phase 4.1 Global Iteration 0 | Checksum: 3cf61683

Time (s): cpu = 00:01:49 ; elapsed = 00:00:50 . Memory (MB): peak = 963.258 ; gain = 210.051
Phase 4 Rip-up And Reroute | Checksum: 3cf61683

Time (s): cpu = 00:01:49 ; elapsed = 00:00:50 . Memory (MB): peak = 963.258 ; gain = 210.051

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 3cf61683

Time (s): cpu = 00:01:49 ; elapsed = 00:00:50 . Memory (MB): peak = 963.258 ; gain = 210.051
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.04   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 3cf61683

Time (s): cpu = 00:01:49 ; elapsed = 00:00:50 . Memory (MB): peak = 963.258 ; gain = 210.051

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 3cf61683

Time (s): cpu = 00:01:50 ; elapsed = 00:00:50 . Memory (MB): peak = 963.258 ; gain = 210.051
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.04   | TNS=0      | WHS=0.2    | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 3cf61683

Time (s): cpu = 00:01:50 ; elapsed = 00:00:50 . Memory (MB): peak = 963.258 ; gain = 210.051
Phase 6 Post Hold Fix | Checksum: 3cf61683

Time (s): cpu = 00:01:50 ; elapsed = 00:00:50 . Memory (MB): peak = 963.258 ; gain = 210.051

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.745398 %
  Global Horizontal Routing Utilization  = 0.996235 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 3cf61683

Time (s): cpu = 00:01:50 ; elapsed = 00:00:50 . Memory (MB): peak = 964.063 ; gain = 210.855

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 30a553af

Time (s): cpu = 00:01:50 ; elapsed = 00:00:51 . Memory (MB): peak = 964.063 ; gain = 210.855

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=7.071  | TNS=0.000  | WHS=0.204  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 30a553af

Time (s): cpu = 00:01:53 ; elapsed = 00:00:53 . Memory (MB): peak = 964.063 ; gain = 210.855
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 30a553af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:53 . Memory (MB): peak = 964.063 ; gain = 210.855

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:53 . Memory (MB): peak = 964.063 ; gain = 210.855
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:55 ; elapsed = 00:00:54 . Memory (MB): peak = 964.063 ; gain = 218.449
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/CHALMERS/DAT096/DAT096/ADCDAC/ADC4/ADC4.runs/impl_1/Throughput_top_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets xlnx_opt__1]'  to set the static_probabiblity to '1'  if desired.
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 964.063 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.924 . Memory (MB): peak = 964.063 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 30 14:09:57 2014...
