$date
	Tue May 20 23:31:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! out [7:0] $end
$var reg 8 " in [7:0] $end
$scope module uut $end
$var wire 8 # in [7:0] $end
$var reg 8 $ out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
b10 #
b10 "
bx !
$end
#1
b11111110 !
b11111110 $
#5
b11 "
b11 #
#6
b11111101 !
b11111101 $
#10
b1000 "
b1000 #
#11
b11111000 !
b11111000 $
