Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design vga_top.ngc ...
WARNING:NetListWriters:298 - No output is written to vga_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus XLXI_1/addr_sub0001<10 : 1> on block
   vga_top is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file vga_top.edif ...
ngc2edif: Total memory usage is 82540 kilobytes

Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design vga_rom.ngc ...
WARNING:NetListWriters:298 - No output is written to vga_rom.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file vga_rom.edif ...
ngc2edif: Total memory usage is 82732 kilobytes

