// Seed: 1919103705
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_6;
  ;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output tri id_2,
    input tri0 id_3,
    output tri id_4 id_8,
    input tri0 id_5,
    input supply0 id_6
    , id_9
);
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
module module_2 (
    input  wor   id_0,
    output uwire id_1,
    input  wand  id_2,
    input  tri   id_3,
    output tri1  id_4,
    input  uwire id_5,
    output tri1  id_6,
    input  uwire id_7,
    output wire  id_8
);
  logic id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  tri0 id_11;
  assign id_8  = -1;
  assign id_11 = 1'b0;
  wire  id_12;
  logic id_13 = id_2;
  wire  id_14;
  ;
endmodule
