{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608341889395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608341889404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 19 09:38:09 2020 " "Processing started: Sat Dec 19 09:38:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608341889404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608341889404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_rx_top -c uart_rx_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_rx_top -c uart_rx_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608341889404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1608341889960 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "uart_data.qsys " "Elaborating Qsys system entity \"uart_data.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608341900358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.09:38:26 Progress: Loading ip/uart_data.qsys " "2020.12.19.09:38:26 Progress: Loading ip/uart_data.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608341906449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.09:38:30 Progress: Reading input file " "2020.12.19.09:38:30 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608341910891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.09:38:30 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 15.0\] " "2020.12.19.09:38:30 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608341910960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.09:38:31 Progress: Parameterizing module in_system_sources_probes_0 " "2020.12.19.09:38:31 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608341911141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.09:38:31 Progress: Building connections " "2020.12.19.09:38:31 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608341911145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.09:38:31 Progress: Parameterizing connections " "2020.12.19.09:38:31 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608341911145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.09:38:31 Progress: Validating " "2020.12.19.09:38:31 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608341911175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.09:38:31 Progress: Done reading input file " "2020.12.19.09:38:31 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608341911982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_data: Generating uart_data \"uart_data\" for QUARTUS_SYNTH " "Uart_data: Generating uart_data \"uart_data\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608341917004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"uart_data\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"uart_data\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608341925001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_data: Done \"uart_data\" with 2 modules, 1 files " "Uart_data: Done \"uart_data\" with 2 modules, 1 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608341925001 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "uart_data.qsys " "Finished elaborating Qsys system entity \"uart_data.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608341925733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class8(uart_tx)/rtl/uart_byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class8(uart_tx)/rtl/uart_byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_tx " "Found entity 1: uart_byte_tx" {  } { { "../../chapter3_class8(uart_tx)/rtl/uart_byte_tx.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class8(uart_tx)/rtl/uart_byte_tx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608341925748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608341925748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class9(uart_rx)/rtl/uart_rx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class9(uart_rx)/rtl/uart_rx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_top " "Found entity 1: uart_rx_top" {  } { { "../rtl/uart_rx_top.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/rtl/uart_rx_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608341925752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608341925752 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_byte_rx.v(117) " "Verilog HDL information at uart_byte_rx.v(117): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_byte_rx.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/rtl/uart_byte_rx.v" 117 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1608341925755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class9(uart_rx)/rtl/uart_byte_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class9(uart_rx)/rtl/uart_byte_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_rx " "Found entity 1: uart_byte_rx" {  } { { "../rtl/uart_byte_rx.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/rtl/uart_byte_rx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608341925755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608341925755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class9(uart_rx)/testbench/uart_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class9(uart_rx)/testbench/uart_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_tb " "Found entity 1: uart_rx_tb" {  } { { "../testbench/uart_rx_tb.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/testbench/uart_rx_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608341925758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608341925758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class9(uart_rx)/testbench/uart_rx_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class9(uart_rx)/testbench/uart_rx_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_top_tb " "Found entity 1: uart_rx_top_tb" {  } { { "../testbench/uart_rx_top_tb.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/testbench/uart_rx_top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608341925761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608341925761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_data/uart_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_data/uart_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_data " "Found entity 1: uart_data" {  } { { "db/ip/uart_data/uart_data.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/prj/db/ip/uart_data/uart_data.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608341925764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608341925764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_rx_top " "Elaborating entity \"uart_rx_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1608341925818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_byte_rx uart_byte_rx:u_rx0 " "Elaborating entity \"uart_byte_rx\" for hierarchy \"uart_byte_rx:u_rx0\"" {  } { { "../rtl/uart_rx_top.v" "u_rx0" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/rtl/uart_rx_top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608341925832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_data uart_data:u0 " "Elaborating entity \"uart_data\" for hierarchy \"uart_data:u0\"" {  } { { "../rtl/uart_rx_top.v" "u0" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/rtl/uart_rx_top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608341925862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe uart_data:u0\|altsource_probe:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe\" for hierarchy \"uart_data:u0\|altsource_probe:in_system_sources_probes_0\"" {  } { { "db/ip/uart_data/uart_data.v" "in_system_sources_probes_0" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/prj/db/ip/uart_data/uart_data.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608341925907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_data:u0\|altsource_probe:in_system_sources_probes_0 " "Elaborated megafunction instantiation \"uart_data:u0\|altsource_probe:in_system_sources_probes_0\"" {  } { { "db/ip/uart_data/uart_data.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/prj/db/ip/uart_data/uart_data.v" 23 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608341925918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_data:u0\|altsource_probe:in_system_sources_probes_0 " "Instantiated megafunction \"uart_data:u0\|altsource_probe:in_system_sources_probes_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608341925921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608341925921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608341925921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 8 " "Parameter \"probe_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608341925921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Parameter \"source_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608341925921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608341925921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608341925921 ""}  } { { "db/ip/uart_data/uart_data.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/prj/db/ip/uart_data/uart_data.v" 23 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608341925921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uart_data:u0\|altsource_probe:in_system_sources_probes_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uart_data:u0\|altsource_probe:in_system_sources_probes_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608341926390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uart_data:u0\|altsource_probe:in_system_sources_probes_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uart_data:u0\|altsource_probe:in_system_sources_probes_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608341926447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body uart_data:u0\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"uart_data:u0\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608341926492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl uart_data:u0\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"uart_data:u0\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608341926503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr uart_data:u0\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"uart_data:u0\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608341926551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_byte_tx uart_byte_tx:u_tx0 " "Elaborating entity \"uart_byte_tx\" for hierarchy \"uart_byte_tx:u_tx0\"" {  } { { "../rtl/uart_rx_top.v" "u_tx0" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/rtl/uart_rx_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608341926565 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1608341926640 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.19.09:38:51 Progress: Loading sld2d299352/alt_sld_fab_wrapper_hw.tcl " "2020.12.19.09:38:51 Progress: Loading sld2d299352/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608341931097 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608341940139 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608341940301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608341961540 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608341961565 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608341961589 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608341961630 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608341961639 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608341961640 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1608341962339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d299352/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d299352/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2d299352/alt_sld_fab.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/prj/db/ip/sld2d299352/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608341962460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608341962460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/prj/db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608341962485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608341962485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/prj/db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608341962487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608341962487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/prj/db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608341962495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608341962495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/prj/db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608341962523 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/prj/db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608341962523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608341962523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/prj/db/ip/sld2d299352/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608341962536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608341962536 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1608341963932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608341964136 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/prj/output_files/uart_rx_top.map.smsg " "Generated suppressed messages file E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class9(uart_rx)/prj/output_files/uart_rx_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1608341964650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1608341965063 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608341965063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "295 " "Implemented 295 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1608341965134 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1608341965134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "287 " "Implemented 287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1608341965134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1608341965134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608341965163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 19 09:39:25 2020 " "Processing ended: Sat Dec 19 09:39:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608341965163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608341965163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608341965163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608341965163 ""}
