/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [7:0] _02_;
  wire [6:0] _03_;
  wire [3:0] _04_;
  reg [4:0] _05_;
  reg [9:0] _06_;
  reg [4:0] _07_;
  wire [20:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [22:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [33:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [23:0] celloutsig_0_33z;
  wire [17:0] celloutsig_0_34z;
  wire [9:0] celloutsig_0_35z;
  wire [9:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [11:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [6:0] celloutsig_0_47z;
  wire [30:0] celloutsig_0_48z;
  wire [6:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_65z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_80z;
  wire celloutsig_0_84z;
  wire [2:0] celloutsig_0_89z;
  wire [17:0] celloutsig_0_90z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [19:0] _09_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _09_ <= 20'h00000;
    else _09_ <= { in_data[54:44], _02_[7:5], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_11z[3:1] };
  assign { _08_[20:18], _00_, _08_[16:11], _04_[3:1], _08_[7:5], _03_[6], _08_[3:1] } = _09_;
  assign celloutsig_0_39z = ~(celloutsig_0_24z[4] & celloutsig_0_2z);
  assign celloutsig_0_56z = ~(celloutsig_0_39z & celloutsig_0_43z);
  assign celloutsig_0_20z = ~(celloutsig_0_4z & celloutsig_0_19z[8]);
  assign celloutsig_1_19z = !(celloutsig_1_17z[1] ? celloutsig_1_4z[1] : celloutsig_1_10z[1]);
  assign celloutsig_0_26z = !(celloutsig_0_23z[4] ? celloutsig_0_9z : celloutsig_0_7z);
  assign celloutsig_0_7z = celloutsig_0_1z ^ celloutsig_0_4z;
  assign celloutsig_0_67z = celloutsig_0_16z ^ celloutsig_0_26z;
  assign celloutsig_1_2z = celloutsig_1_0z[1] ^ celloutsig_1_0z[4];
  assign celloutsig_0_3z = celloutsig_0_1z ^ in_data[67];
  assign celloutsig_0_32z = ~(celloutsig_0_7z ^ in_data[26]);
  assign celloutsig_0_4z = ~(celloutsig_0_1z ^ celloutsig_0_3z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z ^ in_data[77]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z[5] ^ celloutsig_1_0z[2]);
  assign celloutsig_1_7z = ~(in_data[125] ^ celloutsig_1_6z[6]);
  reg [3:0] _24_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _24_ <= 4'h0;
    else _24_ <= { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign _03_[4:1] = _24_;
  always_ff @(negedge clkin_data[96], negedge clkin_data[128])
    if (!clkin_data[128]) _05_ <= 5'h00;
    else _05_ <= { celloutsig_1_1z[8:5], celloutsig_1_7z };
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _06_ <= 10'h000;
    else _06_ <= { celloutsig_1_0z, celloutsig_1_11z };
  reg [2:0] _27_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _27_ <= 3'h0;
    else _27_ <= { celloutsig_0_11z[3:2], celloutsig_0_9z };
  assign _02_[7:5] = _27_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _07_ <= 5'h00;
    else _07_ <= { celloutsig_0_23z[7:6], celloutsig_0_27z };
  reg [2:0] _29_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _29_ <= 3'h0;
    else _29_ <= { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z };
  assign { celloutsig_0_34z[2], _01_[1:0] } = _29_;
  assign celloutsig_0_41z = { celloutsig_0_37z[8:1], celloutsig_0_5z, celloutsig_0_39z, celloutsig_0_40z, celloutsig_0_9z } & { celloutsig_0_13z[1:0], _03_[4:1], celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_13z };
  assign celloutsig_0_48z = celloutsig_0_22z[31:1] & in_data[40:10];
  assign celloutsig_1_1z = in_data[135:124] & { in_data[180:174], celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z[3], celloutsig_1_3z, celloutsig_1_3z } & in_data[133:131];
  assign celloutsig_0_14z = { in_data[20:8], celloutsig_0_1z, celloutsig_0_1z } & in_data[69:55];
  assign celloutsig_0_22z = { _02_[7:6], _03_[4:1], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_21z } & { celloutsig_0_15z[16:6], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, _03_[4:1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, _02_[7:5], celloutsig_0_7z, celloutsig_0_1z, _03_[4:1], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_0_0z = in_data[64:61] == in_data[51:48];
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, _03_[4:1], celloutsig_0_4z, celloutsig_0_3z } == { _03_[2:1], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_18z = { _02_[7:6], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_11z[3:1], 1'h0, celloutsig_0_0z } === { celloutsig_0_15z[12:2], celloutsig_0_10z };
  assign celloutsig_0_40z = ! { _08_[16:11], _04_[3:2], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_27z };
  assign celloutsig_0_43z = ! { celloutsig_0_24z[1], celloutsig_0_5z, celloutsig_0_39z };
  assign celloutsig_0_6z = ! { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_16z = ! { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_11z[3:1], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_18z = { celloutsig_1_10z[6:3], celloutsig_1_15z, celloutsig_1_3z } < { celloutsig_1_4z[2:1], celloutsig_1_17z };
  assign celloutsig_0_29z = celloutsig_0_14z[9:7] < { celloutsig_0_11z[2:1], celloutsig_0_9z };
  assign celloutsig_0_47z = { celloutsig_0_37z[5:0], celloutsig_0_39z } % { 1'h1, celloutsig_0_22z[30:26], celloutsig_0_40z };
  assign celloutsig_0_89z = celloutsig_0_22z[23:21] % { 1'h1, celloutsig_0_1z, celloutsig_0_18z };
  assign celloutsig_0_90z = { celloutsig_0_33z[23:14], celloutsig_0_55z, celloutsig_0_49z } % { 1'h1, celloutsig_0_80z[1], celloutsig_0_84z, celloutsig_0_41z, celloutsig_0_55z, celloutsig_0_39z, celloutsig_0_29z };
  assign celloutsig_1_10z = { celloutsig_1_6z[5:3], celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, _05_[2:0], _05_ };
  assign celloutsig_0_19z = { in_data[75:56], _02_[7:5] } % { 1'h1, _02_[6:5], celloutsig_0_11z[3:1], 1'h0, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_27z = { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_21z } % { 1'h1, celloutsig_0_23z[3], celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_19z[6:4], celloutsig_0_20z } != { _03_[4:2], celloutsig_0_16z };
  assign celloutsig_0_42z = | celloutsig_0_35z[9:6];
  assign celloutsig_0_55z = | celloutsig_0_48z[23:8];
  assign celloutsig_0_84z = | { celloutsig_0_22z[32], celloutsig_0_32z, celloutsig_0_65z };
  assign celloutsig_0_9z = | { _03_[4:1], celloutsig_0_7z, celloutsig_0_6z, _03_[4:1], celloutsig_0_0z };
  assign celloutsig_1_15z = | { _06_[6], celloutsig_1_4z };
  assign celloutsig_0_1z = | { in_data[47:39], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_74z = ^ in_data[66:63];
  assign celloutsig_0_2z = ^ in_data[60:51];
  assign celloutsig_0_25z = ^ celloutsig_0_17z;
  assign celloutsig_0_65z = celloutsig_0_19z[4:0] >> { celloutsig_0_27z[1], celloutsig_0_11z[3:1], 1'h0 };
  assign celloutsig_0_17z = { celloutsig_0_15z[13:12], celloutsig_0_10z } >> celloutsig_0_14z[8:6];
  assign celloutsig_0_35z = { _00_, _08_[16:11], _04_[3:1] } <<< { celloutsig_0_16z, _07_, celloutsig_0_0z, _02_[7:5] };
  assign celloutsig_0_15z = { celloutsig_0_11z[3:1], 1'h0, _02_[7:5], _03_[4:1], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z, _02_[7:5] } <<< { celloutsig_0_14z[14:2], _03_[4:1] };
  assign celloutsig_0_37z = { celloutsig_0_34z[15:8], celloutsig_0_2z, celloutsig_0_7z } - { celloutsig_0_34z[13:6], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_49z = celloutsig_0_34z[12:6] - { celloutsig_0_0z, _03_[4:1], celloutsig_0_42z, celloutsig_0_40z };
  assign celloutsig_0_80z = celloutsig_0_47z[2:0] - { celloutsig_0_56z, celloutsig_0_74z, celloutsig_0_67z };
  assign celloutsig_1_6z = celloutsig_1_1z[11:1] - { celloutsig_1_1z[9:0], celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_0z[4], celloutsig_1_4z } - { celloutsig_1_0z[3:1], celloutsig_1_7z };
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z } - { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_23z = celloutsig_0_15z[10:1] - in_data[95:86];
  assign celloutsig_0_33z = { celloutsig_0_19z[20:2], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_34z[2], _01_[1:0] } ^ { in_data[38:20], celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[163:159] ^ in_data[114:110];
  assign celloutsig_1_11z = { in_data[178:175], celloutsig_1_2z } ^ { _05_[4:1], celloutsig_1_3z };
  assign celloutsig_0_11z[3:1] = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z } ^ { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_4z };
  assign { celloutsig_0_24z[3:1], celloutsig_0_24z[9:4] } = { celloutsig_0_11z[3:1], celloutsig_0_22z[11:9], _02_[7:5] } & { celloutsig_0_15z[1:0], celloutsig_0_20z, celloutsig_0_15z[7:2] };
  assign { celloutsig_0_34z[6:4], celloutsig_0_34z[1:0], celloutsig_0_34z[17:12], celloutsig_0_34z[10:7], celloutsig_0_34z[11] } = { celloutsig_0_11z[3:1], _01_[1:0], _08_[18], _00_, _08_[16:13], celloutsig_0_13z, celloutsig_0_9z } ^ { celloutsig_0_24z[4:2], celloutsig_0_0z, celloutsig_0_18z, in_data[5:1], celloutsig_0_26z, celloutsig_0_24z[8:5], celloutsig_0_24z[9] };
  assign _01_[2] = celloutsig_0_34z[2];
  assign _02_[4:0] = { celloutsig_0_2z, celloutsig_0_13z };
  assign { _03_[5], _03_[0] } = { celloutsig_0_6z, celloutsig_0_5z };
  assign _04_[0] = celloutsig_0_43z;
  assign { _08_[17], _08_[10:8], _08_[4], _08_[0] } = { _00_, _04_[3:1], _03_[6], 1'h0 };
  assign celloutsig_0_11z[0] = 1'h0;
  assign celloutsig_0_24z[0] = 1'h0;
  assign celloutsig_0_34z[3] = celloutsig_0_24z[1];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
