// Seed: 3780016104
module module_0 (
    output wire id_0
    , id_10,
    output tri id_1,
    input tri1 id_2,
    input wor id_3,
    output wire id_4,
    input supply1 id_5,
    input uwire id_6[1 : ""],
    output tri id_7,
    input supply0 id_8
);
  assign id_7 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input tri id_2,
    output tri1 id_3,
    output uwire id_4,
    input supply1 id_5,
    input supply0 id_6
);
  logic id_8;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5,
      id_1,
      id_3,
      id_6,
      id_5,
      id_3,
      id_6
  );
endmodule
