// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module mlkem_top_process_phase (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        mode_dout,
        mode_num_data_valid,
        mode_fifo_cap,
        mode_empty_n,
        mode_read,
        coeff_stream_dout,
        coeff_stream_num_data_valid,
        coeff_stream_fifo_cap,
        coeff_stream_empty_n,
        coeff_stream_read,
        result_stream_din,
        result_stream_num_data_valid,
        result_stream_fifo_cap,
        result_stream_full_n,
        result_stream_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] mode_dout;
input  [2:0] mode_num_data_valid;
input  [2:0] mode_fifo_cap;
input   mode_empty_n;
output   mode_read;
input  [15:0] coeff_stream_dout;
input  [8:0] coeff_stream_num_data_valid;
input  [8:0] coeff_stream_fifo_cap;
input   coeff_stream_empty_n;
output   coeff_stream_read;
output  [15:0] result_stream_din;
input  [8:0] result_stream_num_data_valid;
input  [8:0] result_stream_fifo_cap;
input   result_stream_full_n;
output   result_stream_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg coeff_stream_read;
reg result_stream_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    mode_blk_n;
reg   [31:0] mode_1_reg_47;
reg    ap_block_state1;
wire    grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_start;
wire    grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_done;
wire    grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_idle;
wire    grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_ready;
wire    grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_coeff_stream_read;
wire   [15:0] grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_result_stream_din;
wire    grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_result_stream_write;
reg    grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    mode_read_local;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_start_reg = 1'b0;
end

mlkem_top_process_phase_Pipeline_VITIS_LOOP_44_1 grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_start),
    .ap_done(grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_done),
    .ap_idle(grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_idle),
    .ap_ready(grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_ready),
    .coeff_stream_dout(coeff_stream_dout),
    .coeff_stream_num_data_valid(9'd0),
    .coeff_stream_fifo_cap(9'd0),
    .coeff_stream_empty_n(coeff_stream_empty_n),
    .coeff_stream_read(grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_coeff_stream_read),
    .result_stream_din(grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_result_stream_din),
    .result_stream_num_data_valid(9'd0),
    .result_stream_fifo_cap(9'd0),
    .result_stream_full_n(result_stream_full_n),
    .result_stream_write(grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_result_stream_write),
    .mode_1(mode_1_reg_47)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_start_reg <= 1'b1;
        end else if ((grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_ready == 1'b1)) begin
            grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        mode_1_reg_47 <= mode_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        coeff_stream_read = grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_coeff_stream_read;
    end else begin
        coeff_stream_read = 1'b0;
    end
end

always @ (*) begin
    if (((grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mode_blk_n = mode_empty_n;
    end else begin
        mode_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        mode_read_local = 1'b1;
    end else begin
        mode_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        result_stream_write = grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_result_stream_write;
    end else begin
        result_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (mode_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_start = grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_ap_start_reg;

assign mode_read = mode_read_local;

assign result_stream_din = grp_process_phase_Pipeline_VITIS_LOOP_44_1_fu_38_result_stream_din;

assign start_out = real_start;

endmodule //mlkem_top_process_phase
