#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc27bc0b120 .scope module, "testaCpu" "testaCpu" 2 4;
 .timescale -9 -12;
v0x7fc27bc29a90_0 .net "ack", 0 0, v0x7fc27bc29440_0;  1 drivers
v0x7fc27bc29b30_0 .var "clk", 0 0;
v0x7fc27bc29bd0_0 .var "clk2", 0 0;
v0x7fc27bc29ca0_0 .net "dados", 3 0, v0x7fc27bc28c20_0;  1 drivers
v0x7fc27bc29d70_0 .net "dadosPeriferico", 3 0, v0x7fc27bc29710_0;  1 drivers
v0x7fc27bc29e40_0 .net "estadoCPU", 3 0, v0x7fc27bc28d10_0;  1 drivers
v0x7fc27bc29ed0_0 .net "estadoPeriferico", 1 0, v0x7fc27bc297b0_0;  1 drivers
v0x7fc27bc29f80_0 .var "rst", 0 0;
v0x7fc27bc2a030_0 .var "rst2", 0 0;
v0x7fc27bc2a160_0 .net "send", 0 0, v0x7fc27bc28e60_0;  1 drivers
S_0x7fc27bc06310 .scope module, "uut" "machineCPU" 2 24, 3 4 0, S_0x7fc27bc0b120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "estadoCPU"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 4 "dados"
    .port_info 4 /INPUT 1 "ack"
    .port_info 5 /OUTPUT 1 "send"
v0x7fc27bc06470_0 .var "NS", 3 0;
v0x7fc27bc28a20_0 .var "S", 3 0;
v0x7fc27bc28ad0_0 .net "ack", 0 0, v0x7fc27bc29440_0;  alias, 1 drivers
v0x7fc27bc28b80_0 .net "clk", 0 0, v0x7fc27bc29b30_0;  1 drivers
v0x7fc27bc28c20_0 .var "dados", 3 0;
v0x7fc27bc28d10_0 .var "estadoCPU", 3 0;
v0x7fc27bc28dc0_0 .net "rst", 0 0, v0x7fc27bc29f80_0;  1 drivers
v0x7fc27bc28e60_0 .var "send", 0 0;
E_0x7fc27bc03620 .event edge, v0x7fc27bc28a20_0;
E_0x7fc27bc039e0 .event edge, v0x7fc27bc28a20_0, v0x7fc27bc28ad0_0, v0x7fc27bc28c20_0, v0x7fc27bc28e60_0;
E_0x7fc27bc03b00 .event posedge, v0x7fc27bc28b80_0;
S_0x7fc27bc28f90 .scope module, "uutPeriferico" "periferico" 2 34, 3 96 0, S_0x7fc27bc0b120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "estadoPeriferico"
    .port_info 1 /INPUT 1 "rst2"
    .port_info 2 /INPUT 1 "clk2"
    .port_info 3 /INPUT 4 "dados2"
    .port_info 4 /INPUT 1 "send2"
    .port_info 5 /OUTPUT 1 "ack1"
    .port_info 6 /OUTPUT 4 "dadosPeriferico"
v0x7fc27bc292d0_0 .var "NS", 3 0;
v0x7fc27bc29390_0 .var "S", 3 0;
v0x7fc27bc29440_0 .var "ack1", 0 0;
o0x10ba9f308 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc27bc29510_0 .net "ackPeriferico", 0 0, o0x10ba9f308;  0 drivers
v0x7fc27bc295a0_0 .net "clk2", 0 0, v0x7fc27bc29bd0_0;  1 drivers
v0x7fc27bc29670_0 .net "dados2", 3 0, v0x7fc27bc28c20_0;  alias, 1 drivers
v0x7fc27bc29710_0 .var "dadosPeriferico", 3 0;
v0x7fc27bc297b0_0 .var "estadoPeriferico", 1 0;
v0x7fc27bc29860_0 .net "rst2", 0 0, v0x7fc27bc2a030_0;  1 drivers
v0x7fc27bc29980_0 .net "send2", 0 0, v0x7fc27bc28e60_0;  alias, 1 drivers
E_0x7fc27bc03e00 .event edge, v0x7fc27bc29390_0;
E_0x7fc27bc29230 .event edge, v0x7fc27bc29390_0, v0x7fc27bc28e60_0, v0x7fc27bc28c20_0;
E_0x7fc27bc29280 .event posedge, v0x7fc27bc295a0_0;
    .scope S_0x7fc27bc06310;
T_0 ;
    %wait E_0x7fc27bc03b00;
    %load/vec4 v0x7fc27bc28dc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc27bc28a20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fc27bc06470_0;
    %assign/vec4 v0x7fc27bc28a20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc27bc06310;
T_1 ;
    %wait E_0x7fc27bc039e0;
    %load/vec4 v0x7fc27bc28a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fc27bc28c20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc27bc28e60_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc27bc06470_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x7fc27bc28ad0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc27bc06470_0, 0, 4;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc27bc06470_0, 0, 4;
T_1.7 ;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc27bc28e60_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fc27bc06470_0, 0, 4;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x7fc27bc28ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fc27bc06470_0, 0, 4;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fc27bc06470_0, 0, 4;
T_1.9 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fc27bc28c20_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fc27bc28c20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc27bc28e60_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc27bc06470_0, 0, 4;
    %vpi_call 3 60 "$display", "aquiii d%", v0x7fc27bc28e60_0 {0 0 0};
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fc27bc06310;
T_2 ;
    %wait E_0x7fc27bc03620;
    %load/vec4 v0x7fc27bc28a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc27bc28d10_0, 0, 4;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc27bc28d10_0, 0, 4;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc27bc28d10_0, 0, 4;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fc27bc28d10_0, 0, 4;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fc27bc28d10_0, 0, 4;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fc27bc28f90;
T_3 ;
    %wait E_0x7fc27bc29280;
    %load/vec4 v0x7fc27bc29860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc27bc29390_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fc27bc292d0_0;
    %assign/vec4 v0x7fc27bc29390_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fc27bc28f90;
T_4 ;
    %wait E_0x7fc27bc29230;
    %load/vec4 v0x7fc27bc29390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x7fc27bc29980_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.5, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc27bc292d0_0, 0, 4;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc27bc292d0_0, 0, 4;
T_4.6 ;
    %jmp T_4.4;
T_4.1 ;
    %vpi_call 3 140 "$display", "dados ok! " {0 0 0};
    %load/vec4 v0x7fc27bc29670_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fc27bc29710_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc27bc29440_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc27bc292d0_0, 0, 4;
    %jmp T_4.4;
T_4.2 ;
    %vpi_call 3 147 "$display", "dados ok! " {0 0 0};
    %load/vec4 v0x7fc27bc29980_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fc27bc292d0_0, 0, 4;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc27bc292d0_0, 0, 4;
T_4.8 ;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc27bc29440_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc27bc292d0_0, 0, 4;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fc27bc28f90;
T_5 ;
    %wait E_0x7fc27bc03e00;
    %load/vec4 v0x7fc27bc29390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc27bc297b0_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc27bc297b0_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc27bc297b0_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc27bc297b0_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fc27bc0b120;
T_6 ;
    %vpi_call 2 49 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc27bc29f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc27bc2a030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc27bc29b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc27bc29bd0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc27bc2a030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc27bc29f80_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7fc27bc0b120;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x7fc27bc29b30_0;
    %nor/r;
    %store/vec4 v0x7fc27bc29b30_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fc27bc0b120;
T_8 ;
    %delay 10000, 0;
    %load/vec4 v0x7fc27bc29bd0_0;
    %nor/r;
    %store/vec4 v0x7fc27bc29bd0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "module.v";
