// Seed: 1181808015
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_12;
endmodule
module module_1 #(
    parameter id_1  = 32'd96,
    parameter id_10 = 32'd23,
    parameter id_11 = 32'd18,
    parameter id_2  = 32'd45,
    parameter id_9  = 32'd46
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    _id_10,
    _id_11
);
  inout wire _id_11;
  inout wire _id_10;
  inout wire _id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  output wire _id_2;
  input wire _id_1;
  logic id_12;
  logic [7:0] id_13;
  ;
  always_comb @(negedge 1 - -1) fork join
  wor id_14;
  assign id_11 = id_6;
  assign id_14 = id_4[id_11] + id_4;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_12,
      id_8,
      id_8,
      id_5,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  parameter id_15 = 1;
  parameter id_16 = ~id_15;
endmodule
