// Seed: 1549101494
module module_0;
  wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd54,
    parameter id_9 = 32'd70
) (
    output tri id_0,
    input tri id_1,
    input supply1 id_2,
    input wire _id_3,
    input wand id_4,
    output wor id_5,
    output wor id_6,
    output uwire id_7,
    input tri1 id_8,
    input wor _id_9,
    output uwire id_10,
    output tri1 id_11
);
  wire [id_9 : id_3] id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  logic id_2;
  ;
  module_0 modCall_1 ();
endmodule
