$date
	Mon Sep 20 13:00:12 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tgc2_tb $end
$var wire 1 ! Q $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 8 $ c [7:0] $end
$scope module tgc_test $end
$var wire 1 ! Q $end
$var wire 8 % a [7:0] $end
$var wire 8 & b [7:0] $end
$var wire 8 ' c [7:0] $end
$var reg 1 ( cnt $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
bx '
bx &
bx %
bx $
bx #
bx "
x!
$end
#1000
0(
0!
b1010 $
b1010 '
b100 #
b100 &
b11 "
b11 %
#2000
1(
1!
b101 $
b101 '
#3000
1(
1!
b10010101 $
b10010101 '
b101010 #
b101010 &
b10010101 "
b10010101 %
#4000
1(
1!
b1111010 $
b1111010 '
b10111011 #
b10111011 &
b1101011 "
b1101011 %
#5000
1(
1!
b11010101 $
b11010101 '
b11010100 #
b11010100 &
b11011 "
b11011 %
#6000
1(
1!
b11110011 $
b11110011 '
b11011101 #
b11011101 &
b11101101 "
b11101101 %
#7000
1(
1!
b11010110 $
b11010110 '
b11111101 #
b11111101 &
b11111010 "
b11111010 %
#8000
0(
0!
b11110101 $
b11110101 '
b111 #
b111 &
b11000011 "
b11000011 %
#9000
1(
1!
b11101110 $
b11101110 '
b11111001 #
b11111001 &
b110010 "
b110010 %
#10000
1(
1!
b10001110 $
b10001110 '
b11011001 #
b11011001 &
b11111000 "
b11111000 %
#11000
