<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 11.4 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/11.1/ISE/bin/lin64/unwrapped/trce -ise ../__xps/ise/system.ise -e
200 -xml system.twx system.ncd system.pcf

</twCmdLine><twDesign>system.ncd</twDesign><twDesignPath>system.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vsx95t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.66 2009-11-16, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twErr" dlyHyperLnks="t" ><twItemLimit>200</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO        TIMEGRP &quot;RAMS&quot; 10 ns; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twErrRpt><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;epb_cs_n_IBUF&quot; MAXDELAY = 4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.439</twMaxNetDel></twConstHead></twConst><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/drdy_clk&quot; PERIOD =         3.6364 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/drdy_clk&quot; PERIOD =
        3.6364 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/drdy_clk&quot; PERIOD =         3.6364 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.000</twMinPer></twConstHead><twPinLimitRpt anchorID="10"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/drdy_clk&quot; PERIOD =
        3.6364 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/dcm_clk&quot; derived from  NET &quot;chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/drdy_clk&quot; PERIOD =        3.6364 ns HIGH 50%;  duty cycle corrected to 3.636 nS  HIGH 1.818 nS  </twConstName><twItemCnt>147779</twItemCnt><twErrCntSetup>40</twErrCntSetup><twErrCntEndPt>40</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>92778</twEndPtCnt><twPathErrCnt>40</twPathErrCnt><twMinPer>5.461</twMinPer></twConstHead><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.825</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_13</twDest><twTotPathDel>5.299</twTotPathDel><twClkSkew dest = "0.596" src = "0.723">0.127</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X35Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y1.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a&lt;1&gt;</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y1.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y1.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(11)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y4.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop</twBEL><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_13</twBEL></twPathDel><twLogDel>1.347</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>5.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.811</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twDest><twTotPathDel>5.285</twTotPathDel><twClkSkew dest = "0.596" src = "0.723">0.127</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X35Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y1.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a&lt;1&gt;</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y1.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y1.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(11)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y4.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop</twBEL><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twBEL></twPathDel><twLogDel>1.333</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>5.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.776</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_11</twDest><twTotPathDel>5.254</twTotPathDel><twClkSkew dest = "0.600" src = "0.723">0.123</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X35Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y1.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a&lt;1&gt;</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y1.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y1.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(11)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux</twBEL><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_11</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>5.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.756</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_12</twDest><twTotPathDel>5.230</twTotPathDel><twClkSkew dest = "0.596" src = "0.723">0.127</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X35Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y1.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a&lt;1&gt;</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y1.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y1.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(11)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y4.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.051</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop</twBEL><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_12</twBEL></twPathDel><twLogDel>1.278</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>5.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.717</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_9</twDest><twTotPathDel>5.195</twTotPathDel><twClkSkew dest = "0.600" src = "0.723">0.123</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X35Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y1.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a&lt;1&gt;</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y1.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y1.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(11)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux</twBEL><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_9</twBEL></twPathDel><twLogDel>1.243</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>5.195</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.703</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_10</twDest><twTotPathDel>5.181</twTotPathDel><twClkSkew dest = "0.600" src = "0.723">0.123</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X35Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y1.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a&lt;1&gt;</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y1.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y1.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(11)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux</twBEL><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_10</twBEL></twPathDel><twLogDel>1.229</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>5.181</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.669</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_7</twDest><twTotPathDel>5.150</twTotPathDel><twClkSkew dest = "0.603" src = "0.723">0.120</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X35Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y1.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a&lt;1&gt;</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y1.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y1.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux</twBEL><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_7</twBEL></twPathDel><twLogDel>1.198</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>5.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.648</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_8</twDest><twTotPathDel>5.126</twTotPathDel><twClkSkew dest = "0.600" src = "0.723">0.123</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X35Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y1.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a&lt;1&gt;</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y1.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y1.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.051</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(11)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux</twBEL><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_8</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>5.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.610</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_5</twDest><twTotPathDel>5.091</twTotPathDel><twClkSkew dest = "0.603" src = "0.723">0.120</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X35Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y1.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a&lt;1&gt;</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y1.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y1.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux</twBEL><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_5</twBEL></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>5.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.596</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_6</twDest><twTotPathDel>5.077</twTotPathDel><twClkSkew dest = "0.603" src = "0.723">0.120</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X35Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y1.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a&lt;1&gt;</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y1.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y1.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux</twBEL><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_6</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>5.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.541</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_4</twDest><twTotPathDel>5.022</twTotPathDel><twClkSkew dest = "0.603" src = "0.723">0.120</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X35Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y1.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a&lt;1&gt;</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y1.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y1.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y2.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.051</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux</twBEL><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_4</twBEL></twPathDel><twLogDel>1.070</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>5.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.495</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_3</twDest><twTotPathDel>4.979</twTotPathDel><twClkSkew dest = "0.606" src = "0.723">0.117</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y1.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a&lt;1&gt;</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y1.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y1.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux</twBEL><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_3</twBEL></twPathDel><twLogDel>1.027</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>4.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.442</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_2</twDest><twTotPathDel>4.926</twTotPathDel><twClkSkew dest = "0.606" src = "0.723">0.117</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y1.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a&lt;1&gt;</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y1.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y1.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux</twBEL><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_2</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>4.926</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.326</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_1</twDest><twTotPathDel>4.810</twTotPathDel><twClkSkew dest = "0.606" src = "0.723">0.117</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y1.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a&lt;1&gt;</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y1.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y1.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux</twBEL><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_1</twBEL></twPathDel><twLogDel>0.858</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>4.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.249</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_0</twDest><twTotPathDel>4.733</twTotPathDel><twClkSkew dest = "0.606" src = "0.723">0.117</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twSrc><twDest BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y1.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.204</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y1.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a&lt;1&gt;</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y1.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y1.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux</twBEL><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_0</twBEL></twPathDel><twLogDel>0.781</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>4.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.490</twSlack><twSrc BELType="FF">chan_550_packet_startDAC/chan_550_packet_startDAC/user_data_out_reg_0</twSrc><twDest BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/dac_mkid_b1af3d66a9/pipeline10_941e97baa7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp</twDest><twTotPathDel>4.118</twTotPathDel><twClkSkew dest = "1.588" src = "1.561">-0.027</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_550_packet_startDAC/chan_550_packet_startDAC/user_data_out_reg_0</twSrc><twDest BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/dac_mkid_b1af3d66a9/pipeline10_941e97baa7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X83Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_550_packet_startDAC_user_data_out&lt;0&gt;</twComp><twBEL>chan_550_packet_startDAC/chan_550_packet_startDAC/user_data_out_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.680</twDelInfo><twComp>chan_550_packet_startDAC_user_data_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/dac_mkid_b1af3d66a9/pipeline10_941e97baa7/register0_q_net</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/dac_mkid_b1af3d66a9/pipeline10_941e97baa7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>3.680</twRouteDel><twTotDel>4.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.303</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.677</twTotPathDel><twClkSkew dest = "1.347" src = "1.574">0.227</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y14.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.582</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y14.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.582</twRouteDel><twTotDel>3.677</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.303</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.677</twTotPathDel><twClkSkew dest = "1.347" src = "1.574">0.227</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y14.WEAL1</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.582</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y14.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.582</twRouteDel><twTotDel>3.677</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.238</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.708</twTotPathDel><twClkSkew dest = "1.443" src = "1.574">0.131</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y9.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.613</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y9.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.613</twRouteDel><twTotDel>3.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.235</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.705</twTotPathDel><twClkSkew dest = "1.443" src = "1.574">0.131</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y9.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.610</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y9.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.610</twRouteDel><twTotDel>3.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.201</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.575</twTotPathDel><twClkSkew dest = "1.347" src = "1.574">0.227</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y14.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y14.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.480</twRouteDel><twTotDel>3.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.201</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.575</twTotPathDel><twClkSkew dest = "1.347" src = "1.574">0.227</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y14.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y14.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.480</twRouteDel><twTotDel>3.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.170</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.544</twTotPathDel><twClkSkew dest = "1.347" src = "1.574">0.227</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y14.WEBL1</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y14.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.449</twRouteDel><twTotDel>3.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.167</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.637</twTotPathDel><twClkSkew dest = "1.443" src = "1.574">0.131</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y9.WEBL0</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.542</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y9.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.542</twRouteDel><twTotDel>3.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.167</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.637</twTotPathDel><twClkSkew dest = "1.443" src = "1.574">0.131</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y9.WEBL3</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.542</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y9.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.542</twRouteDel><twTotDel>3.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.167</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.637</twTotPathDel><twClkSkew dest = "1.443" src = "1.574">0.131</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y9.WEBL2</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.542</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y9.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.542</twRouteDel><twTotDel>3.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.167</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.637</twTotPathDel><twClkSkew dest = "1.443" src = "1.574">0.131</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y9.WEBL1</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.542</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y9.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.542</twRouteDel><twTotDel>3.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.161</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.631</twTotPathDel><twClkSkew dest = "1.443" src = "1.574">0.131</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y9.WEAL1</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.536</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y9.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.536</twRouteDel><twTotDel>3.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.161</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.631</twTotPathDel><twClkSkew dest = "1.443" src = "1.574">0.131</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y9.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.536</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y9.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.536</twRouteDel><twTotDel>3.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.158</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.532</twTotPathDel><twClkSkew dest = "1.347" src = "1.574">0.227</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y14.WEBL2</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.437</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y14.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.437</twRouteDel><twTotDel>3.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.158</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.532</twTotPathDel><twClkSkew dest = "1.347" src = "1.574">0.227</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y14.WEBL0</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.437</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y14.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.437</twRouteDel><twTotDel>3.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.158</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.532</twTotPathDel><twClkSkew dest = "1.347" src = "1.574">0.227</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y14.WEBL3</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.437</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y14.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.437</twRouteDel><twTotDel>3.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.094</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram13/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.482</twTotPathDel><twClkSkew dest = "1.361" src = "1.574">0.213</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram13/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y13.WEAL1</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.387</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y13.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram13/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram13/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.387</twRouteDel><twTotDel>3.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.094</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram13/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.482</twTotPathDel><twClkSkew dest = "1.361" src = "1.574">0.213</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram13/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y13.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.387</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y13.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram13/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram13/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.387</twRouteDel><twTotDel>3.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.068</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3/comp21.core_instance21/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14</twSrc><twDest BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/accumulator_a553555008/delay3/Mshreg_op_mem_20_24_2</twDest><twTotPathDel>3.442</twTotPathDel><twClkSkew dest = "1.669" src = "1.896">0.227</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3/comp21.core_instance21/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14</twSrc><twDest BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/accumulator_a553555008/delay3/Mshreg_op_mem_20_24_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3_op_net(15)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3/comp21.core_instance21/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y120.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3_op_net(13)</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay18_q_net(11)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3/core_ce16</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y118.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3/core_ce16</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pfb_b1f2edeccc/fft1_a81ce58418/fft_biplex0_7c27351372/biplex_core_aea5ad94fc/fft_stage_3_60d9d1686f/butterfly_direct_a2ec26ea16/twiddle_general_4mult_cd81fa78ec/addsub1/op_mem_91_20_1_17</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3/core_ce57</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y103.DI</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y103.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/accumulator_a553555008/delay3/op_mem_20_24(2)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/accumulator_a553555008/delay3/Mshreg_op_mem_20_24_2</twBEL></twPathDel><twLogDel>0.973</twLogDel><twRouteDel>2.469</twRouteDel><twTotDel>3.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.056</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.514</twTotPathDel><twClkSkew dest = "1.431" src = "1.574">0.143</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y10.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.419</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y10.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.419</twRouteDel><twTotDel>3.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.049</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.507</twTotPathDel><twClkSkew dest = "1.431" src = "1.574">0.143</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y10.WEAL3</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.412</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y10.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.412</twRouteDel><twTotDel>3.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.045</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram4/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.514</twTotPathDel><twClkSkew dest = "1.442" src = "1.574">0.132</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram4/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y10.WEAU3</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.419</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y10.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram4/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.419</twRouteDel><twTotDel>3.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.031</twSlack><twSrc BELType="FF">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="RAM">chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram4/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twTotPathDel>3.500</twTotPathDel><twClkSkew dest = "1.442" src = "1.574">0.132</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='RAM'>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram4/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y10.WEAU2</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y10.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twComp><twBEL>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram4/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>2.405</twRouteDel><twTotDel>3.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.009</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_96</twDest><twTotPathDel>3.809</twTotPathDel><twClkSkew dest = "0.926" src = "0.727">-0.199</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_96</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;101&gt;</twComp><twBEL>async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM17_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y36.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.867</twDelInfo><twComp>async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;96&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y36.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;99&gt;</twComp><twBEL>async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_96</twBEL></twPathDel><twLogDel>0.679</twLogDel><twRouteDel>3.130</twRouteDel><twTotDel>3.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/dcm_clk&quot; derived from
 NET &quot;chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/drdy_clk&quot; PERIOD =        3.6364 ns HIGH 50%;
 duty cycle corrected to 3.636 nS  HIGH 1.818 nS 
</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="93" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_dly_clk_n = PERIOD TIMEGRP &quot;dly_clk_n&quot; 200 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.600</twMinPer></twConstHead><twPinLimitRpt anchorID="94"><twPinLimitBanner>Component Switching Limit Checks: TS_dly_clk_n = PERIOD TIMEGRP &quot;dly_clk_n&quot; 200 MHz HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="95" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_epb_clk = PERIOD TIMEGRP &quot;epb_clk&quot; 88 MHz HIGH 50%;</twConstName><twItemCnt>382709</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10701</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.332</twMinPer></twConstHead><twPinLimitRpt anchorID="96"><twPinLimitBanner>Component Switching Limit Checks: TS_epb_clk = PERIOD TIMEGRP &quot;epb_clk&quot; 88 MHz HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="97" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         10 ns;</twConstName><twItemCnt>402</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>402</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.898</twMaxDel></twConstHead></twConst><twConst anchorID="98" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;         10 ns;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>128</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.709</twMaxDel></twConstHead></twConst><twConst anchorID="99" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; 10 ns;</twConstName><twItemCnt>311</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>311</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>8.005</twMaxDel></twConstHead></twConst><twConst anchorID="100" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; 10 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="101" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot; 10 ns;</twConstName><twItemCnt>45</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>45</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.716</twMaxDel></twConstHead></twConst><twConst anchorID="102" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot; 10 ns;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.636</twMaxDel></twConstHead></twConst><twConst anchorID="103" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         10 ns;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.075</twMaxDel></twConstHead></twConst><twConst anchorID="104" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_adcmkid1_DRDY_I_p = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_p&quot; 3.636 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.000</twMinPer></twConstHead><twPinLimitRpt anchorID="105"><twPinLimitBanner>Component Switching Limit Checks: TS_adcmkid1_DRDY_I_p = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_p&quot; 3.636 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="106" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_adcmkid1_DRDY_I_n = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_n&quot; 3.636 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.000</twMinPer></twConstHead><twPinLimitRpt anchorID="107"><twPinLimitBanner>Component Switching Limit Checks: TS_adcmkid1_DRDY_I_n = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_n&quot; 3.636 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="108" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk = PERIOD TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_mem_clk&quot;         TS_dly_clk_n * 1.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.221</twMinPer></twConstHead><twPinLimitRpt anchorID="109"><twPinLimitBanner>Component Switching Limit Checks: TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk = PERIOD TIMEGRP
        &quot;dram_infrastructure_inst_dram_infrastructure_inst_mem_clk&quot;
        TS_dly_clk_n * 1.5 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="110" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk = PERIOD TIMEGRP         &quot;chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk&quot;         TS_adcmkid1_DRDY_I_p HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="111"><twPinLimitBanner>Component Switching Limit Checks: TS_chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk = PERIOD TIMEGRP
        &quot;chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk&quot;
        TS_adcmkid1_DRDY_I_p HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="112" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk_0 = PERIOD         TIMEGRP &quot;chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk_0&quot;         TS_adcmkid1_DRDY_I_n HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="113"><twPinLimitBanner>Component Switching Limit Checks: TS_chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk_0 = PERIOD
        TIMEGRP &quot;chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk_0&quot;
        TS_adcmkid1_DRDY_I_n HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="114" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk HIGH 50%;</twConstName><twItemCnt>11631</twItemCnt><twErrCntSetup>15</twErrCntSetup><twErrCntEndPt>15</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6254</twEndPtCnt><twPathErrCnt>24</twPathErrCnt><twMinPer>4.385</twMinPer></twConstHead><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.052</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r</twDest><twTotPathDel>4.501</twTotPathDel><twClkSkew dest = "1.784" src = "1.605">-0.179</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X82Y47.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.666">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X82Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y12.CX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.047</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y12.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>4.047</twRouteDel><twTotDel>4.501</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.999">dram_sys_dram_clk_0</twDestClk><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.044</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r</twDest><twTotPathDel>4.493</twTotPathDel><twClkSkew dest = "1.784" src = "1.605">-0.179</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X82Y47.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.666">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X82Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y12.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.041</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y12.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>4.041</twRouteDel><twTotDel>4.493</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.999">dram_sys_dram_clk_0</twDestClk><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.028</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r</twDest><twTotPathDel>4.477</twTotPathDel><twClkSkew dest = "1.784" src = "1.605">-0.179</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X82Y47.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.666">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X82Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y12.AX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">4.035</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y12.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>4.035</twRouteDel><twTotDel>4.477</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.999">dram_sys_dram_clk_0</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.722</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0</twDest><twTotPathDel>3.698</twTotPathDel><twClkSkew dest = "3.357" src = "3.525">0.168</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.118" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.189</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_div</twSrcClk><twPathDel><twSite>SLICE_X48Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done_r1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y49.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>chan_550_packet_DRAM_LUT_dram_phy_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_packet_FIR_b16b17_user_data_out&lt;11&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.ctrl_opb_attach_inst/Sl_DBus_reg&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>opb0_Sl_DBus&lt;95&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay35_q_net(15)</twComp><twBEL>opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y50.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000029</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay35_q_net(11)</twComp><twBEL>opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000104</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y50.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>opb0/OPB_rdDBus&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg&lt;1&gt;</twComp><twBEL>opb0/opb0/OPB_DBus_I/Y_31_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>chan_550_packet_avgIQ_bram_ramblk_portb_BRAM_Dout&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg&lt;3&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0</twBEL></twPathDel><twLogDel>0.839</twLogDel><twRouteDel>2.859</twRouteDel><twTotDel>3.698</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.332</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ddr_cs_n_r_0</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/cs_n_mux_0</twDest><twTotPathDel>3.793</twTotPathDel><twClkSkew dest = "1.730" src = "1.539">-0.191</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ddr_cs_n_r_0</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/cs_n_mux_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X68Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ddr_cs_n_r&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ddr_cs_n_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.296</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ddr_cs_n_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/cs_n_mux_0_mux00001</twBEL><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/cs_n_mux_0</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>3.296</twRouteDel><twTotDel>3.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.328</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twDest><twTotPathDel>3.485</twTotPathDel><twClkSkew dest = "0.644" src = "0.757">0.113</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X85Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y55.D6</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/addsub19_s_net(23)</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_af_rden1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y11.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/ctrl_af_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y11.REGCLKARDRCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>3.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.319</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twDest><twTotPathDel>3.485</twTotPathDel><twClkSkew dest = "0.653" src = "0.757">0.104</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X85Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y55.D6</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/addsub19_s_net(23)</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_af_rden1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y11.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/ctrl_af_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y11.REGCLKARDRCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>3.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.308</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twDest><twTotPathDel>3.485</twTotPathDel><twClkSkew dest = "0.664" src = "0.757">0.093</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X85Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y55.D6</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/addsub19_s_net(23)</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_af_rden1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y11.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/ctrl_af_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y11.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>3.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.304</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twDest><twTotPathDel>3.485</twTotPathDel><twClkSkew dest = "0.668" src = "0.757">0.089</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X85Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y55.D6</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/addsub19_s_net(23)</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_af_rden1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y11.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/ctrl_af_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y11.CLKARDCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>3.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.281</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_8</twDest><twTotPathDel>3.324</twTotPathDel><twClkSkew dest = "1.377" src = "1.604">0.227</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X46Y0.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/stg2a_out_fall</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_sys_dram_rst_90</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y21.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/rd_data_fall&lt;64&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y21.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;8&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_8</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.776</twRouteDel><twTotDel>3.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.249</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/ddr_cs_n_r_0</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/cs_n_mux_0</twDest><twTotPathDel>3.438</twTotPathDel><twClkSkew dest = "3.834" src = "3.789">-0.045</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.118" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.189</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/ddr_cs_n_r_0</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/cs_n_mux_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_div</twSrcClk><twPathDel><twSite>SLICE_X65Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/ddr_cs_n_r&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/ddr_cs_n_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.962</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/ddr_cs_n_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/cs_n_mux_0_mux00001</twBEL><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/cs_n_mux_0</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>2.962</twRouteDel><twTotDel>3.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.228</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twDest><twTotPathDel>3.385</twTotPathDel><twClkSkew dest = "0.644" src = "0.757">0.113</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X85Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/addsub19_s_net(23)</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_af_rden1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y11.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/ctrl_af_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y11.REGCLKARDRCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>2.363</twRouteDel><twTotDel>3.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.219</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twDest><twTotPathDel>3.385</twTotPathDel><twClkSkew dest = "0.653" src = "0.757">0.104</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X85Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/addsub19_s_net(23)</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_af_rden1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y11.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/ctrl_af_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y11.REGCLKARDRCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>2.363</twRouteDel><twTotDel>3.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.208</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twDest><twTotPathDel>3.385</twTotPathDel><twClkSkew dest = "0.664" src = "0.757">0.093</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X85Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/addsub19_s_net(23)</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_af_rden1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y11.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/ctrl_af_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y11.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>2.363</twRouteDel><twTotDel>3.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.204</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twDest><twTotPathDel>3.385</twTotPathDel><twClkSkew dest = "0.668" src = "0.757">0.089</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twSrc><twDest BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X85Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/addsub19_s_net(23)</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_af_rden1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y11.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/ctrl_af_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y11.CLKARDCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>2.363</twRouteDel><twTotDel>3.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.196</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_oddr_dqs</twDest><twTotPathDel>3.015</twTotPathDel><twClkSkew dest = "0.484" src = "0.935">0.451</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_oddr_dqs</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y12.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.666">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X5Y12.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y21.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y21.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_out</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_oddr_dqs</twBEL></twPathDel><twLogDel>0.879</twLogDel><twRouteDel>2.136</twRouteDel><twTotDel>3.015</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.999">dram_sys_dram_clk_0</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.196</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_oddr_dqs/N9</twDest><twTotPathDel>3.015</twTotPathDel><twClkSkew dest = "0.484" src = "0.935">0.451</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_oddr_dqs/N9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y12.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.666">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X5Y12.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y20.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_oddr_dqs/N9</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_oddr_dqs/N9</twBEL></twPathDel><twLogDel>0.879</twLogDel><twRouteDel>2.136</twRouteDel><twTotDel>3.015</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.999">dram_sys_dram_clk_0</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.157</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_8</twDest><twTotPathDel>3.200</twTotPathDel><twClkSkew dest = "1.377" src = "1.604">0.227</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X46Y0.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/stg2a_out_fall</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_sys_dram_rst_90</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y21.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/rd_data_fall&lt;64&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y21.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;8&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_8</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.652</twRouteDel><twTotDel>3.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.075</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_1</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/odt_0</twDest><twTotPathDel>3.334</twTotPathDel><twClkSkew dest = "1.540" src = "1.551">0.011</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_1</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/odt_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.339</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/odt&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/odt_0</twBEL></twPathDel><twLogDel>0.995</twLogDel><twRouteDel>2.339</twRouteDel><twTotDel>3.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.047</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10</twDest><twTotPathDel>3.277</twTotPathDel><twClkSkew dest = "0.476" src = "0.516">0.040</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X52Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X52Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;115&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y23.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y23.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg&lt;27&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/opt_has_pipe.first_q(0)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y25.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;36&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y26.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad&lt;10&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001&lt;0&gt;1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10</twBEL></twPathDel><twLogDel>1.491</twLogDel><twRouteDel>1.786</twRouteDel><twTotDel>3.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.025</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_7</twDest><twTotPathDel>3.264</twTotPathDel><twClkSkew dest = "0.485" src = "0.516">0.031</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X52Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;115&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y23.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y23.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg&lt;27&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y24.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/opt_has_pipe.first_q(0)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad&lt;8&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001&lt;3&gt;1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_7</twBEL></twPathDel><twLogDel>1.457</twLogDel><twRouteDel>1.807</twRouteDel><twTotDel>3.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.019</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9</twDest><twTotPathDel>3.249</twTotPathDel><twClkSkew dest = "0.476" src = "0.516">0.040</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X52Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X52Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;115&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y23.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y23.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg&lt;27&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/opt_has_pipe.first_q(0)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y25.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;36&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad&lt;10&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001&lt;1&gt;1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9</twBEL></twPathDel><twLogDel>1.495</twLogDel><twRouteDel>1.754</twRouteDel><twTotDel>3.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.017</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10</twDest><twTotPathDel>3.121</twTotPathDel><twClkSkew dest = "1.327" src = "1.493">0.166</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X53Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X53Y18.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y21.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;115&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y23.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y23.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg&lt;27&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/opt_has_pipe.first_q(0)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y25.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;36&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y26.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad&lt;10&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001&lt;0&gt;1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10</twBEL></twPathDel><twLogDel>1.470</twLogDel><twRouteDel>1.651</twRouteDel><twTotDel>3.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.014</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_5</twDest><twTotPathDel>3.253</twTotPathDel><twClkSkew dest = "0.485" src = "0.516">0.031</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X52Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y21.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data&lt;115&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y23.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y23.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg&lt;27&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y24.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/opt_has_pipe.first_q(0)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad&lt;8&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001&lt;5&gt;1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_5</twBEL></twPathDel><twLogDel>1.391</twLogDel><twRouteDel>1.862</twRouteDel><twTotDel>3.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="163"><twPinLimitBanner>Component Switching Limit Checks: TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int = PERIOD
        TIMEGRP
        &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int&quot;
        TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="164" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk PHASE         0.833 ns HIGH 50%;</twConstName><twItemCnt>729</twItemCnt><twErrCntSetup>35</twErrCntSetup><twErrCntEndPt>35</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>708</twEndPtCnt><twPathErrCnt>35</twPathErrCnt><twMinPer>4.820</twMinPer></twConstHead><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.487</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_3</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm</twDest><twTotPathDel>4.396</twTotPathDel><twClkSkew dest = "1.523" src = "1.884">0.361</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_3</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X15Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r&lt;3&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_3</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y80.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.512</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y80.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/dm_out</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>3.512</twRouteDel><twTotDel>4.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.725</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_86</twDest><twTotPathDel>4.143</twTotPathDel><twClkSkew dest = "1.624" src = "1.476">-0.148</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_86</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;87&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_86</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.052</twRouteDel><twTotDel>4.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.725</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_87</twDest><twTotPathDel>4.143</twTotPathDel><twClkSkew dest = "1.624" src = "1.476">-0.148</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_87</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;87&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_87</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.052</twRouteDel><twTotDel>4.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.723</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_85</twDest><twTotPathDel>4.141</twTotPathDel><twClkSkew dest = "1.624" src = "1.476">-0.148</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_85</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;87&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_85</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>3.052</twRouteDel><twTotDel>4.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.678</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_79</twDest><twTotPathDel>4.030</twTotPathDel><twClkSkew dest = "1.558" src = "1.476">-0.082</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_79</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;79&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_79</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.939</twRouteDel><twTotDel>4.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.678</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_78</twDest><twTotPathDel>4.030</twTotPathDel><twClkSkew dest = "1.558" src = "1.476">-0.082</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_78</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;79&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_78</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.939</twRouteDel><twTotDel>4.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.676</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_77</twDest><twTotPathDel>4.028</twTotPathDel><twClkSkew dest = "1.558" src = "1.476">-0.082</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_77</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y16.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;79&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_77</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.939</twRouteDel><twTotDel>4.028</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.644</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_75</twDest><twTotPathDel>3.999</twTotPathDel><twClkSkew dest = "1.561" src = "1.476">-0.085</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_75</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.824</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;75&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_75</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.908</twRouteDel><twTotDel>3.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.644</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_74</twDest><twTotPathDel>3.999</twTotPathDel><twClkSkew dest = "1.561" src = "1.476">-0.085</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_74</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.824</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;75&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_74</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.908</twRouteDel><twTotDel>3.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.642</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_73</twDest><twTotPathDel>3.997</twTotPathDel><twClkSkew dest = "1.561" src = "1.476">-0.085</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_73</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.824</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;75&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_73</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.908</twRouteDel><twTotDel>3.997</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.590</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_82</twDest><twTotPathDel>4.010</twTotPathDel><twClkSkew dest = "1.626" src = "1.476">-0.150</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_82</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.835</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;83&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_82</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.919</twRouteDel><twTotDel>4.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.590</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_83</twDest><twTotPathDel>4.010</twTotPathDel><twClkSkew dest = "1.626" src = "1.476">-0.150</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_83</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.835</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;83&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_83</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.919</twRouteDel><twTotDel>4.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.588</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_81</twDest><twTotPathDel>4.008</twTotPathDel><twClkSkew dest = "1.626" src = "1.476">-0.150</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_81</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.835</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;83&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_81</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.919</twRouteDel><twTotDel>4.008</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.569</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_3</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r</twDest><twTotPathDel>2.544</twTotPathDel><twClkSkew dest = "3.472" src = "3.813">0.341</twClkSkew><twDelConst>2.499</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.183</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_3</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>1.542</twRouteDel><twTotDel>2.544</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.499">dram_sys_dram_clk_90</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.567</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_3</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_270</twDest><twTotPathDel>2.542</twTotPathDel><twClkSkew dest = "3.472" src = "3.813">0.341</twClkSkew><twDelConst>2.499</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.183</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_3</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_270</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y18.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_270</twBEL></twPathDel><twLogDel>1.000</twLogDel><twRouteDel>1.542</twRouteDel><twTotDel>2.542</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.499">dram_sys_dram_clk_90</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.495</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_102</twDest><twTotPathDel>3.722</twTotPathDel><twClkSkew dest = "1.433" src = "1.476">0.043</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_102</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;103&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_102</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.631</twRouteDel><twTotDel>3.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.495</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_103</twDest><twTotPathDel>3.722</twTotPathDel><twClkSkew dest = "1.433" src = "1.476">0.043</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_103</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;103&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_103</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.631</twRouteDel><twTotDel>3.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.493</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_101</twDest><twTotPathDel>3.720</twTotPathDel><twClkSkew dest = "1.433" src = "1.476">0.043</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_101</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;103&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_101</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.631</twRouteDel><twTotDel>3.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.443</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1</twDest><twTotPathDel>2.444</twTotPathDel><twClkSkew dest = "3.498" src = "3.813">0.315</twClkSkew><twDelConst>2.499</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.183</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y6.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>1.442</twRouteDel><twTotDel>2.444</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.499">dram_sys_dram_clk_90</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.443</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0</twDest><twTotPathDel>2.444</twTotPathDel><twClkSkew dest = "3.498" src = "3.813">0.315</twClkSkew><twDelConst>2.499</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.183</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y6.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0</twBEL></twPathDel><twLogDel>1.002</twLogDel><twRouteDel>1.442</twRouteDel><twTotDel>2.444</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.499">dram_sys_dram_clk_90</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.341</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_90</twDest><twTotPathDel>3.569</twTotPathDel><twClkSkew dest = "1.434" src = "1.476">0.042</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_90</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y16.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;91&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_90</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.478</twRouteDel><twTotDel>3.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.341</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_91</twDest><twTotPathDel>3.569</twTotPathDel><twClkSkew dest = "1.434" src = "1.476">0.042</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_91</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y16.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;91&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_91</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.478</twRouteDel><twTotDel>3.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.339</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_89</twDest><twTotPathDel>3.567</twTotPathDel><twClkSkew dest = "1.434" src = "1.476">0.042</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_89</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y16.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;91&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_89</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.478</twRouteDel><twTotDel>3.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.297</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_99</twDest><twTotPathDel>3.522</twTotPathDel><twClkSkew dest = "1.431" src = "1.476">0.045</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_99</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;99&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_99</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.431</twRouteDel><twTotDel>3.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.297</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_98</twDest><twTotPathDel>3.522</twTotPathDel><twClkSkew dest = "1.431" src = "1.476">0.045</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_98</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;99&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_98</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.431</twRouteDel><twTotDel>3.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.295</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_97</twDest><twTotPathDel>3.520</twTotPathDel><twClkSkew dest = "1.431" src = "1.476">0.045</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_97</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;99&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_97</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.431</twRouteDel><twTotDel>3.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.250</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_94</twDest><twTotPathDel>3.481</twTotPathDel><twClkSkew dest = "1.437" src = "1.476">0.039</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_94</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y17.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;95&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_94</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.390</twRouteDel><twTotDel>3.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.250</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_95</twDest><twTotPathDel>3.481</twTotPathDel><twClkSkew dest = "1.437" src = "1.476">0.039</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_95</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y17.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;95&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_95</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.390</twRouteDel><twTotDel>3.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.248</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_93</twDest><twTotPathDel>3.479</twTotPathDel><twClkSkew dest = "1.437" src = "1.476">0.039</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_93</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.833">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X47Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg&lt;22&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;101&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y17.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;95&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_93</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.390</twRouteDel><twTotDel>3.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.181</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_oddr_dm</twDest><twTotPathDel>1.804</twTotPathDel><twClkSkew dest = "0.743" src = "0.724">-0.019</twClkSkew><twDelConst>1.667</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_oddr_dm</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y35.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.499">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X83Y35.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/dm_ce_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y41.OCE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/dm_ce_r</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y41.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/dm_out</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_oddr_dm</twBEL></twPathDel><twLogDel>0.668</twLogDel><twRouteDel>1.136</twRouteDel><twTotDel>1.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.113</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twDest><twTotPathDel>1.751</twTotPathDel><twClkSkew dest = "0.554" src = "0.520">-0.034</twClkSkew><twDelConst>1.667</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y6.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.499">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X59Y6.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twBEL></twPathDel><twLogDel>0.992</twLogDel><twRouteDel>0.759</twRouteDel><twTotDel>1.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>56.7</twPctLog><twPctRoute>43.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.101</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r</twDest><twTotPathDel>2.076</twTotPathDel><twClkSkew dest = "3.472" src = "3.813">0.341</twClkSkew><twDelConst>2.499</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.183</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;4&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y18.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.593</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_011</twBEL><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r</twBEL></twPathDel><twLogDel>0.483</twLogDel><twRouteDel>1.593</twRouteDel><twTotDel>2.076</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.499">dram_sys_dram_clk_90</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.041</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twDest><twTotPathDel>1.589</twTotPathDel><twClkSkew dest = "0.464" src = "0.520">0.056</twClkSkew><twDelConst>1.667</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y6.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.499">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X59Y6.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y4.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>0.599</twRouteDel><twTotDel>1.589</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">dram_sys_dram_clk_90</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.010</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce</twDest><twTotPathDel>3.188</twTotPathDel><twClkSkew dest = "1.524" src = "1.616">0.092</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y14.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.499">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X39Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y35.AX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.746</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/dm_ce_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>2.746</twRouteDel><twTotDel>3.188</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.832">dram_sys_dram_clk_90</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.007</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce</twDest><twTotPathDel>3.185</twTotPathDel><twClkSkew dest = "1.524" src = "1.616">0.092</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y14.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="2.499">dram_sys_dram_clk_90</twSrcClk><twPathDel><twSite>SLICE_X39Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y35.BX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.746</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/dm_ce_r</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>2.746</twRouteDel><twTotDel>3.185</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.832">dram_sys_dram_clk_90</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="235"><twPinLimitBanner>Component Switching Limit Checks: TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int = PERIOD
        TIMEGRP
        &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int&quot;
        TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk PHASE
        0.833 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="236" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk * 0.5         HIGH 50%;</twConstName><twItemCnt>13489</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4257</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.623</twMinPer></twConstHead><twPinLimitRpt anchorID="237"><twPinLimitBanner>Component Switching Limit Checks: TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int = PERIOD
        TIMEGRP
        &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int&quot;
        TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk * 0.5
        HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConstRollupTable uID="3" anchorID="238"><twConstRollup name="chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/drdy_clk" fullName="NET &quot;chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/drdy_clk&quot; PERIOD =         3.6364 ns HIGH 50%;" type="origin" depth="0" requirement="3.636" prefType="period" actual="3.000" actualRollup="5.461" errors="0" errorRollup="40" items="0" itemsRollup="147779"/><twConstRollup name="chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/dcm_clk" fullName="PERIOD analysis for net &quot;chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/dcm_clk&quot; derived from  NET &quot;chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/drdy_clk&quot; PERIOD =        3.6364 ns HIGH 50%;  duty cycle corrected to 3.636 nS  HIGH 1.818 nS  " type="child" depth="1" requirement="3.636" prefType="period" actual="5.461" actualRollup="N/A" errors="40" errorRollup="0" items="147779" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="239"><twConstRollup name="TS_dly_clk_n" fullName="TS_dly_clk_n = PERIOD TIMEGRP &quot;dly_clk_n&quot; 200 MHz HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="3.600" actualRollup="7.230" errors="0" errorRollup="50" items="0" itemsRollup="25849"/><twConstRollup name="TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk" fullName="TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk = PERIOD TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_mem_clk&quot;         TS_dly_clk_n * 1.5 HIGH 50%;" type="child" depth="1" requirement="3.333" prefType="period" actual="2.221" actualRollup="4.820" errors="0" errorRollup="50" items="0" itemsRollup="25849"/><twConstRollup name="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int" fullName="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk HIGH 50%;" type="child" depth="2" requirement="3.333" prefType="period" actual="4.385" actualRollup="N/A" errors="15" errorRollup="0" items="11631" itemsRollup="0"/><twConstRollup name="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int" fullName="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk PHASE         0.833 ns HIGH 50%;" type="child" depth="2" requirement="3.333" prefType="period" actual="4.820" actualRollup="N/A" errors="35" errorRollup="0" items="729" itemsRollup="0"/><twConstRollup name="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int" fullName="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk * 0.5         HIGH 50%;" type="child" depth="2" requirement="6.667" prefType="period" actual="6.623" actualRollup="N/A" errors="0" errorRollup="0" items="13489" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="13" anchorID="240"><twConstRollup name="TS_adcmkid1_DRDY_I_p" fullName="TS_adcmkid1_DRDY_I_p = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_p&quot; 3.636 ns HIGH 50%;" type="origin" depth="0" requirement="3.636" prefType="period" actual="3.000" actualRollup="2.222" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk" fullName="TS_chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk = PERIOD TIMEGRP         &quot;chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk&quot;         TS_adcmkid1_DRDY_I_p HIGH 50%;" type="child" depth="1" requirement="3.636" prefType="period" actual="2.222" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="14" anchorID="241"><twConstRollup name="TS_adcmkid1_DRDY_I_n" fullName="TS_adcmkid1_DRDY_I_n = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_n&quot; 3.636 ns HIGH 50%;" type="origin" depth="0" requirement="3.636" prefType="period" actual="3.000" actualRollup="2.222" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk_0" fullName="TS_chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk_0 = PERIOD         TIMEGRP &quot;chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk_0&quot;         TS_adcmkid1_DRDY_I_n HIGH 50%;" type="child" depth="1" requirement="3.636" prefType="period" actual="2.222" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="242">3</twUnmetConstCnt><twWarn anchorID="243">WARNING:Timing - DCM chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/CLK_DCM does not have a CLKIN_PERIOD attribute (the period of the DCM input clock).DCM jitter will not be included in timing analysis when this attribute is not defined. For more information, please refer to the appropriate architectural handbook</twWarn><twDataSheet anchorID="244" twNameLen="17"><twClk2SUList anchorID="245" twDestWidth="17"><twDest>adcmkid1_DRDY_I_n</twDest><twClk2SU><twSrc>adcmkid1_DRDY_I_n</twSrc><twRiseRise>5.461</twRiseRise></twClk2SU><twClk2SU><twSrc>adcmkid1_DRDY_I_p</twSrc><twRiseRise>5.461</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="246" twDestWidth="17"><twDest>adcmkid1_DRDY_I_p</twDest><twClk2SU><twSrc>adcmkid1_DRDY_I_n</twSrc><twRiseRise>5.461</twRiseRise></twClk2SU><twClk2SU><twSrc>adcmkid1_DRDY_I_p</twSrc><twRiseRise>5.461</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="247" twDestWidth="9"><twDest>dly_clk_n</twDest><twClk2SU><twSrc>dly_clk_n</twSrc><twRiseRise>8.005</twRiseRise><twFallRise>1.848</twFallRise><twRiseFall>3.068</twRiseFall><twFallFall>4.385</twFallFall></twClk2SU><twClk2SU><twSrc>dly_clk_p</twSrc><twRiseRise>8.005</twRiseRise><twFallRise>1.848</twFallRise><twRiseFall>3.068</twRiseFall><twFallFall>4.385</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="248" twDestWidth="9"><twDest>dly_clk_p</twDest><twClk2SU><twSrc>dly_clk_n</twSrc><twRiseRise>8.005</twRiseRise><twFallRise>1.848</twFallRise><twRiseFall>3.068</twRiseFall><twFallFall>4.385</twFallFall></twClk2SU><twClk2SU><twSrc>dly_clk_p</twSrc><twRiseRise>8.005</twRiseRise><twFallRise>1.848</twFallRise><twRiseFall>3.068</twRiseFall><twFallFall>4.385</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="249" twDestWidth="10"><twDest>epb_clk_in</twDest><twClk2SU><twSrc>epb_clk_in</twSrc><twRiseRise>11.332</twRiseRise><twRiseFall>3.994</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twErrRpt></twBody><twSum anchorID="250"><twErrCnt>90</twErrCnt><twScore>49829</twScore><twSetupScore>49829</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>557233</twPathCnt><twNetCnt>1</twNetCnt><twConnCnt>129535</twConnCnt></twConstCov><twStats anchorID="251"><twMinPer>11.332</twMinPer><twMaxFreq>88.246</twMaxFreq><twMaxFromToDel>8.005</twMaxFromToDel><twMaxNetDel>2.439</twMaxNetDel></twStats></twSum><twFoot><twTimestamp>Mon Jul 23 17:05:20 2012 </twTimestamp></twFoot><twClientInfo anchorID="252"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1799 MB

Total REAL time to Trace completion: 2 mins 4 secs 
Total CPU time to Trace completion: 2 mins 4 secs 
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
