/*
==============================================================================

FILE:         HALclkTest.c

DESCRIPTION:
  This file contains the implementation for the clock frequency measurement 
  for the clock HAL.

==============================================================================

                             Edit History

$Header: //components/rel/rpm.bf/1.8/core/systemdrivers/hal/clk/hw/sdm660/src/HALclkTest.c#2 $

when       who     what, where, why
--------   ---     -----------------------------------------------------------
04/12/13   ll      Branched from 8974.
11/15/11   vs      Created.

==============================================================================
            Copyright (c) 2011 Qualcomm Technologies Incorporated.
                    All Rights Reserved.
                  QUALCOMM Proprietary/GTDR
==============================================================================
*/

/*============================================================================

                     INCLUDE FILES FOR MODULE

============================================================================*/

#include <HALhwio.h>

#include "HALclkInternal.h"

/*
 * Chipset specific header files.
 */
#include "HALclkHWIO.h"
#include "HALclkTest.h"


/*============================================================================

             DEFINITIONS AND DECLARATIONS FOR MODULE

=============================================================================*/


/* ============================================================================
**    Defines
** ==========================================================================*/


/*
 * Define the initial count for the ring-oscillator comparator.  Arbitrary
 * but high enough to get good accuracy.
 */
#define HAL_CLK_RO_TCXO_CNT_VAL   0x8000

/*
 * This value defines the minimal valid count for a clock under test. If the
 * original count is at or below this value, there is a good chance that the
 * HW has malfunctioned during the measurement phase. In this case we allow
 * the reset loop to time out and escape the infinite loop.
 */
#define HAL_CLK_MINIMAL_COUNT       0xC0


/*============================================================================

               FUNCTION DEFINITIONS FOR MODULE

============================================================================*/


/* ===========================================================================
**  HAL_clk_CalcClockFreq
**
** ======================================================================== */

void HAL_clk_CalcClockFreq_Util
(
  volatile uint32  nTestClock,
  volatile uint32  *pnFreqHz
)
{
  //boolean bIsClockSupportedIsOn;
  uint32 nCount;
  uint32 nDenominator;
  uint32 nTestClockSel;
  uint32 nTestClockType;
  uint32 nMultiplier = 1;
  uint32 nDebugClkCtl, nXODIV4CBCR;

  /*
   * Sanity
   */
  if (pnFreqHz == NULL)
  {
    return;
  }

  /*
   * Initialize the return value.
   */
  *pnFreqHz = 0;

  /* 
   * Save current values.
   */
  nDebugClkCtl = HWIO_IN(GCC_GCC_DEBUG_CLK_CTL);
  nXODIV4CBCR  = HWIO_IN(GCC_GCC_XO_DIV4_CBCR);

  /*
   * Get the debug clock value.
   */
  nTestClockType = nTestClock & HAL_CLK_TEST_TYPE_MASK;
  nTestClockSel  = nTestClock & HAL_CLK_TEST_SEL_MASK;

  /*
   * Program the subsystem specific debug clock registers
   */
  switch (nTestClockType)
  {
    /*
     * GCC clocks.
     */
    case HAL_CLK_GCC_TEST:
      HWIO_OUTF(GCC_GCC_DEBUG_CLK_CTL, MUX_SEL, nTestClockSel); 
      break;

#if 1
    /*
     * Modem subsystem clocks.
     */
    case HAL_CLK_MMSS_TEST:
      HWIO_OUT(MMSS_DEBUG_CLK_CTL, nTestClockSel);
      HWIO_OUTF(MMSS_DEBUG_CLK_CTL, CLK_ENABLE, 1);
      HWIO_OUTF(GCC_GCC_DEBUG_CLK_CTL, MUX_SEL, 
        HAL_CLK_GCC_TEST_MMSS_GCC_DBG_CLK & HAL_CLK_TEST_SEL_MASK);
      break;
#endif

    /*
     * Unknown
     */
    default:
      *pnFreqHz = 0;
      return;
  }

  /*
   * Enable debug clock control register and divide the input clock since 
   * it might be too high for the frequency measurement hardware.
   */
  HWIO_OUTF(GCC_GCC_DEBUG_CLK_CTL, CLK_ENABLE, 1); 
  HWIO_OUTF(GCC_GCC_DEBUG_CLK_CTL, POST_DIV, 0x3); 
  nMultiplier = 4;

  /*
   * Enable XO DIV4 comparator clock
   */
  HWIO_OUTF(GCC_GCC_XO_DIV4_CBCR, CLK_ENABLE, 1);

  /*
   * Start with counter disabled
   */
  HWIO_OUTF(GCC_CLOCK_FRQ_MEASURE_CTL, CNT_EN, 0);

  /*
   * Program the starting counter value, high enough to get good accuracy
   */
  HWIO_OUTF(GCC_CLOCK_FRQ_MEASURE_CTL, XO_DIV4_TERM_CNT, HAL_CLK_RO_TCXO_CNT_VAL);

  /*
   * Start the counting
   */
  HWIO_OUTF(GCC_CLOCK_FRQ_MEASURE_CTL, CNT_EN, 1);

  HAL_clk_BusyWait(5);

  /*
   * Wait for the counters to finish.
   */
  while (HWIO_INF(GCC_CLOCK_FRQ_MEASURE_STATUS, XO_DIV4_CNT_DONE) == 0);
 
  /*
   * Turn off test clock and read count
   */
  HWIO_OUT(GCC_CLOCK_FRQ_MEASURE_CTL, 0);
  nCount = HWIO_INF(GCC_CLOCK_FRQ_MEASURE_STATUS, MEASURE_CNT);

  /*
   * Restore the registers.
   */
  HWIO_OUT(GCC_GCC_DEBUG_CLK_CTL, nDebugClkCtl);
  HWIO_OUT(GCC_GCC_XO_DIV4_CBCR, nXODIV4CBCR);

  /*
   * Calculate the frequency.  Function is provided by
   * Power Control 42.8.1.2 Measurement technique
   * f ring = f tcxo/4 * (Nring + 1.5) / (TCtcxo + 3.5)
   *
   * The formula below is the equivalent one converted
   * to integer arithmetic.
   *
   * We add half of the denominator value to the dividend
   * to guard against rounding errors inherent to
   * integer arithmetic.
   */
  nDenominator = HAL_CLK_RO_TCXO_CNT_VAL * 2 + 7;

  *pnFreqHz = (uint32)(((9600 * (uint64)nCount + 14400) + nDenominator / 2) / nDenominator * 1000);

  /*
   * Take into account the multiplication factor
   */
  *pnFreqHz *= nMultiplier;
                          
} /* END HAL_clk_CalcClockFreq */

