;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 30, 9
	SPL 0, <402
	ADD 30, @4
	SPL 0, <402
	SUB 2, @8
	SUB @121, 808
	SUB 2, @8
	JMN 0, <402
	SUB -207, <-110
	ADD 30, @4
	SPL 0, <402
	SUB @121, 103
	SUB 9, @2
	SUB 9, @2
	JMN -1, @-20
	SUB -207, <-110
	ADD 210, 30
	SUB <0, @2
	DJN 30, 69
	ADD 30, 9
	JMN 12, 0
	JMZ 70, <202
	JMN -1, @-20
	SUB @121, 808
	ADD 210, 30
	SUB @127, 106
	JMN @260, 140
	JMN @260, 140
	JMZ 70, <402
	JMN @260, 140
	ADD 30, 9
	SUB -0, 18
	JMP -7, @-20
	JMN 12, 0
	CMP <0, @2
	ADD 30, @4
	CMP <0, @2
	SUB #72, @100
	CMP -207, <-120
	CMP -207, <-120
	SPL @300, 90
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	JMN @260, 140
