# My_Verilog_Exploits
Projects I made in verilog as part of assignments or simple experimentations.
