`timescale 1ns / 1ps

module tb_adder ();

    // tb_adder local veriable
    reg [3:0] a, b;
    wire [3:0] sum;
    wire carry;

    integer i = 0, j = 0;  // data type : 2 type, 32bit

    adder dut (
        .a  (a),
        .b  (b),
        .sum(sum),
        .c  (c)
    );

    // init
    initial begin
        #0;
        a = 4'b0000;
        b = 4'b0000;
        #10;

        for (i = 0; i < 16; i = i + 1) begin
          for (j = 0; j < 16; j = j + 1) begin
            a = i;
            b = j;
            #10;
            
          end
    end

    $stop;
    end


endmodule
