$date
	Sat Feb  3 00:05:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_alu_4_bit $end
$var wire 8 ! y [7:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 1 $ clk $end
$var reg 3 % mode [2:0] $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 4 ' A [3:0] $end
$var wire 4 ( B [3:0] $end
$var wire 1 $ clk $end
$var wire 3 ) mode [2:0] $end
$var wire 1 & rst $end
$var reg 8 * y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b0 )
b0 (
b0 '
1&
b0 %
0$
b0 #
b0 "
bx !
$end
#5000
b0 !
b0 *
1$
#10000
0$
0&
#15000
1$
#20000
0$
#25000
1$
#30000
0$
#35000
1$
#40000
0$
b1000 #
b1000 (
b1010 "
b1010 '
#45000
b10010 !
b10010 *
1$
#50000
0$
#55000
1$
#60000
0$
#65000
1$
#70000
0$
b10 #
b10 (
b1 %
b1 )
#75000
b1000 !
b1000 *
1$
#80000
0$
#85000
1$
#90000
0$
#95000
1$
#100000
0$
b10 %
b10 )
#105000
b10100 !
b10100 *
1$
#110000
0$
#115000
1$
#120000
0$
#125000
1$
#130000
0$
b11 %
b11 )
#135000
b101 !
b101 *
1$
#140000
0$
#145000
1$
#150000
0$
#155000
1$
#160000
0$
b100 %
b100 )
#165000
b10 !
b10 *
1$
#170000
0$
#175000
1$
#180000
0$
#185000
1$
#190000
0$
b1011 "
b1011 '
b101 %
b101 )
#195000
b1011 !
b1011 *
1$
#200000
0$
#205000
1$
#210000
0$
#215000
1$
#220000
0$
b101 #
b101 (
b1110 "
b1110 '
b110 %
b110 )
#225000
1$
#230000
0$
#235000
1$
#240000
0$
#245000
1$
#250000
0$
b11 #
b11 (
b1100 "
b1100 '
b111 %
b111 )
#255000
b11110011 !
b11110011 *
1$
#260000
0$
#265000
1$
#270000
0$
#275000
1$
#280000
0$
b1111 "
b1111 '
b101 %
b101 )
#285000
b1111 !
b1111 *
1$
#290000
0$
#295000
1$
#300000
0$
#305000
1$
#310000
0$
b1111 #
b1111 (
b101 "
b101 '
b1 %
b1 )
#315000
b11110110 !
b11110110 *
1$
#320000
0$
#325000
1$
#330000
0$
#335000
1$
#340000
0$
b10 #
b10 (
b1010 "
b1010 '
b11 %
b11 )
#345000
b101 !
b101 *
1$
#350000
0$
#355000
1$
#360000
0$
#365000
1$
#370000
0$
b11 #
b11 (
b1100 "
b1100 '
b111 %
b111 )
#375000
b11110011 !
b11110011 *
1$
#380000
0$
#385000
1$
#390000
0$
#395000
1$
#400000
0$
