Clocking_Wizard_1_sim_netlist.v,verilog,xil_defaultlib,../../../../Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_1/Clocking_Wizard_1_sim_netlist.v,incdir="../../../../Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
