$comment
	File created using the following command:
		vcd file FourWayFourBitMultiplexer.msim.vcd -direction
$end
$date
	Fri Sep 23 21:39:26 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module FourWayFourBitMultiplexer_vlg_vec_tst $end
$var reg 4 ! A [0:3] $end
$var reg 4 " B [0:3] $end
$var reg 4 # C [0:3] $end
$var reg 4 $ D [0:3] $end
$var reg 2 % S [0:1] $end
$var wire 1 & F [0] $end
$var wire 1 ' F [1] $end
$var wire 1 ( F [2] $end
$var wire 1 ) F [3] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 F[0]~output_o $end
$var wire 1 1 F[1]~output_o $end
$var wire 1 2 F[2]~output_o $end
$var wire 1 3 F[3]~output_o $end
$var wire 1 4 A[0]~input_o $end
$var wire 1 5 B[0]~input_o $end
$var wire 1 6 C[0]~input_o $end
$var wire 1 7 D[0]~input_o $end
$var wire 1 8 S[1]~input_o $end
$var wire 1 9 S[0]~input_o $end
$var wire 1 : inst3|inst4~0_combout $end
$var wire 1 ; A[1]~input_o $end
$var wire 1 < B[1]~input_o $end
$var wire 1 = C[1]~input_o $end
$var wire 1 > D[1]~input_o $end
$var wire 1 ? inst2|inst4~0_combout $end
$var wire 1 @ A[2]~input_o $end
$var wire 1 A B[2]~input_o $end
$var wire 1 B C[2]~input_o $end
$var wire 1 C D[2]~input_o $end
$var wire 1 D inst|inst4~0_combout $end
$var wire 1 E A[3]~input_o $end
$var wire 1 F B[3]~input_o $end
$var wire 1 G C[3]~input_o $end
$var wire 1 H D[3]~input_o $end
$var wire 1 I inst1|inst4~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b10 "
b100 #
b1000 $
b0 %
1)
0(
0'
0&
0*
1+
x,
1-
1.
1/
00
01
02
13
04
05
06
17
08
09
0:
0;
0<
1=
0>
0?
0@
1A
0B
0C
0D
1E
0F
0G
0H
1I
$end
#250000
b1 %
18
0I
1D
12
03
0)
1(
#500000
b11 %
b10 %
08
19
0D
1?
11
02
0(
1'
#750000
b11 %
18
0?
1:
10
01
0'
1&
#1000000
