Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Thu Nov  6 21:02:03 2025
| Host              : chenxun-Z790-UD-AC running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
| Design            : fpga
| Device            : xcku035-fbva676
| Speed File        : -2  PRODUCTION 1.25 10-29-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   72        [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              6.206       0.649      5.557
2   74        [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.809      3.191
3   78        [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              6.206       0.890      5.316
4   80        [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.709      3.291
5   82        [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.625      3.375
6   84        [get_cells -quiet {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.842      5.364
7   92        [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              6.206       0.599      5.607
8   94        [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.538      3.462
9   98        [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              6.206       0.584      5.622
10  100       [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.759      3.241
11  102       [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              4.000       0.653      3.347
12  104       [get_cells -quiet {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.505      5.701
13  196       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}]
                                                                              Slow              6.206       0.951      5.255
14  198       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}]
                                                                              Slow              6.206       0.651      5.555
15  201       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.733      5.473
16  206       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.621      5.585
17  210       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}]
                                                                              Slow              6.206       0.832      5.374
18  212       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}]
                                                                              Slow              6.206       0.597      5.609
19  215       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.641      5.565
20  220       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.726      5.480
21  224       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}]
                                                                              Slow              6.206       0.873      5.333
22  226       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}]
                                                                              Slow              6.206       0.603      5.603
23  229       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.728      5.478
24  234       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              6.206       1.416      4.790
25  238       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}]
                                                                              Slow              6.206       0.969      5.237
26  240       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}]
                                                                              Slow              6.206       0.680      5.526
27  243       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.760      5.446
28  248       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.561      5.645
29  252       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}]
                                                                              Slow              6.206       0.937      5.269
30  254       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}]
                                                                              Slow              6.206       0.739      5.467
31  257       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}]
                                                                              Slow              6.206       0.706      5.500
32  262       [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}]
                                              [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}]
                                                                              Slow              4.000       0.735      3.265
33  268       [get_cells -quiet -hier -regexp {.*/rb_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/sfp_rb_drp_inst}]
                                              [get_cells -quiet -hier -regexp {.*/drp_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/sfp_rb_drp_inst}]
                                                                              Slow              4.000       1.691      2.309
34  270       [get_cells -quiet -hier -regexp {.*/drp_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/sfp_rb_drp_inst}]
                                              [get_cells -quiet -hier -regexp {.*/rb_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/sfp_rb_drp_inst}]
                                                                              Slow              8.000       1.061      6.939


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         sfp_1_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                                                                                                            Slow         0.649      5.557


Slack (MET) :             5.557ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.045ns
  Reference Relative Delay:  -0.052ns
  Relative CRPR:              0.483ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.649ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.034     2.431    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X76Y107        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y107        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.548 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.605     3.153    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X76Y107        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.719     2.048    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X76Y107        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     2.048    
    SLICE_X76Y107        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     2.108    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.153    
                         clock arrival                          2.108    
  -------------------------------------------------------------------
                         relative delay                         1.045    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.797     2.126    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X76Y109        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y109        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104     2.230 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.191     2.421    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X76Y108        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.968     2.365    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X76Y108        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     2.365    
    SLICE_X76Y108        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.108     2.473    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.421    
                         clock arrival                          2.473    
  -------------------------------------------------------------------
                         relative delay                        -0.052    



Id: 2
set_bus_skew -from [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_1_rx_clk_int      pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                                                                                                            Slow         0.809      3.191


Slack (MET) :             3.191ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.112ns
  Reference Relative Delay:  -0.010ns
  Relative CRPR:              0.349ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.809ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.025     2.422    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X75Y110        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.536 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.685     3.221    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[3]
    SLICE_X75Y109        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.720     2.049    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X75Y109        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     2.049    
    SLICE_X75Y109        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     2.109    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.221    
                         clock arrival                          2.109    
  -------------------------------------------------------------------
                         relative delay                         1.112    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.729     2.058    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X77Y110        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     2.161 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.369     2.530    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[2]
    SLICE_X76Y106        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.034     2.431    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X76Y106        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     2.431    
    SLICE_X76Y106        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.109     2.540    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.530    
                         clock arrival                          2.540    
  -------------------------------------------------------------------
                         relative delay                        -0.010    



Id: 3
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         sfp_1_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                                                                                                            Slow         0.890      5.316


Slack (MET) :             5.316ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.124ns
  Reference Relative Delay:  -0.212ns
  Relative CRPR:              0.481ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.890ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.327     2.724    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X34Y109        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.838 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.805     3.643    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X35Y109        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.128     2.457    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/CLK
    SLICE_X35Y109        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     2.457    
    SLICE_X35Y109        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     2.519    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.643    
                         clock arrival                          2.519    
  -------------------------------------------------------------------
                         relative delay                         1.124    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.065     2.394    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X34Y108        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y108        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     2.498 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.207     2.705    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X34Y110        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.411     2.808    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/CLK
    SLICE_X34Y110        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     2.808    
    SLICE_X34Y110        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.109     2.917    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.705    
                         clock arrival                          2.917    
  -------------------------------------------------------------------
                         relative delay                        -0.212    



Id: 4
set_bus_skew -from [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_1_tx_clk_int      pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                                                                                                            Slow         0.709      3.291


Slack (MET) :             3.291ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.266ns
  Reference Relative Delay:   0.178ns
  Relative CRPR:              0.414ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.709ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.441     2.838    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/CLK
    SLICE_X33Y109        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.952 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.760     3.712    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[5]
    SLICE_X35Y110        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.055     2.384    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X35Y110        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     2.384    
    SLICE_X35Y110        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     2.446    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.712    
                         clock arrival                          2.446    
  -------------------------------------------------------------------
                         relative delay                         1.266    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.130     2.459    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/CLK
    SLICE_X34Y109        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.106     2.565 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.460     3.025    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X34Y111        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.341     2.738    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X34Y111        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     2.738    
    SLICE_X34Y111        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.109     2.847    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.025    
                         clock arrival                          2.847    
  -------------------------------------------------------------------
                         relative delay                         0.178    



Id: 5
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_1_tx_clk_int      pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                                                                                                            Slow         0.625      3.375


Slack (MET) :             3.375ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.149ns
  Reference Relative Delay:   0.168ns
  Relative CRPR:              0.392ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.625ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.410     2.807    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/CLK
    SLICE_X42Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.922 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.672     3.594    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X45Y118        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.054     2.383    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X45Y118        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     2.383    
    SLICE_X45Y118        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     2.445    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           3.594    
                         clock arrival                          2.445    
  -------------------------------------------------------------------
                         relative delay                         1.149    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.135     2.464    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/CLK
    SLICE_X42Y121        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.107     2.571 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.415     2.986    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X47Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.313     2.710    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X47Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     2.710    
    SLICE_X47Y120        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.108     2.818    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.986    
                         clock arrival                          2.818    
  -------------------------------------------------------------------
                         relative delay                         0.168    



Id: 6
set_bus_skew -from [get_cells -quiet {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         sfp_1_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                                                                                                            Slow         0.842      5.364


Slack (MET) :             5.364ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.120ns
  Reference Relative Delay:  -0.147ns
  Relative CRPR:              0.460ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.842ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.333     2.730    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X44Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.844 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.810     3.654    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X41Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.147     2.476    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/CLK
    SLICE_X41Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C
                         clock pessimism              0.000     2.476    
    SLICE_X41Y120        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     2.534    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.654    
                         clock arrival                          2.534    
  -------------------------------------------------------------------
                         relative delay                         1.120    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.038     2.367    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X44Y119        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     2.471 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.311     2.782    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X41Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.425     2.822    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/CLK
    SLICE_X41Y120        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C
                         clock pessimism              0.000     2.822    
    SLICE_X41Y120        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.107     2.929    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.782    
                         clock arrival                          2.929    
  -------------------------------------------------------------------
                         relative delay                        -0.147    



Id: 7
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         sfp_2_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                                                                                                            Slow         0.599      5.607


Slack (MET) :             5.607ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.200ns
  Reference Relative Delay:   0.228ns
  Relative CRPR:              0.409ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.599ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.038     2.435    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X61Y135        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.549 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.731     3.280    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X59Y123        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.688     2.017    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X59Y123        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     2.017    
    SLICE_X59Y123        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     2.080    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.280    
                         clock arrival                          2.080    
  -------------------------------------------------------------------
                         relative delay                         1.200    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.805     2.134    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X60Y134        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     2.238 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.438     2.676    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X59Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.943     2.340    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X59Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     2.340    
    SLICE_X59Y126        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.108     2.448    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.676    
                         clock arrival                          2.448    
  -------------------------------------------------------------------
                         relative delay                         0.228    



Id: 8
set_bus_skew -from [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_2_rx_clk_int      pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                                                                                                            Slow         0.538      3.462


Slack (MET) :             3.462ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.886ns
  Reference Relative Delay:  -0.094ns
  Relative CRPR:              0.478ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.538ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.908     2.305    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X59Y127        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.422 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.656     3.078    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X59Y127        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.803     2.132    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X59Y127        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     2.132    
    SLICE_X59Y127        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     2.192    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.078    
                         clock arrival                          2.192    
  -------------------------------------------------------------------
                         relative delay                         0.886    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.686     2.015    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0_0
    SLICE_X59Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     2.119 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.352     2.471    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_reg_reg_n_0_[3]
    SLICE_X59Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.060     2.457    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X59Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     2.457    
    SLICE_X59Y124        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.108     2.565    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.471    
                         clock arrival                          2.565    
  -------------------------------------------------------------------
                         relative delay                        -0.094    



Id: 9
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         sfp_2_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                                                                                                            Slow         0.584      5.622


Slack (MET) :             5.622ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.123ns
  Reference Relative Delay:   0.105ns
  Relative CRPR:              0.470ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.584ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.352     2.749    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X27Y138        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y138        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.863 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.644     3.507    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X26Y139        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.995     2.324    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[0]_0
    SLICE_X26Y139        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     2.324    
    SLICE_X26Y139        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     2.384    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.507    
                         clock arrival                          2.384    
  -------------------------------------------------------------------
                         relative delay                         1.123    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.096     2.425    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X27Y141        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y141        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     2.529 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.330     2.859    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X25Y140        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.248     2.645    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[0]_0
    SLICE_X25Y140        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     2.645    
    SLICE_X25Y140        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.109     2.754    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.859    
                         clock arrival                          2.754    
  -------------------------------------------------------------------
                         relative delay                         0.105    



Id: 10
set_bus_skew -from [get_cells -quiet {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_2_tx_clk_int      pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                                                                                                            Slow         0.759      3.241


Slack (MET) :             3.241ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.082ns
  Reference Relative Delay:  -0.109ns
  Relative CRPR:              0.468ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.759ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.235     2.632    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[0]_0
    SLICE_X27Y140        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.749 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.815     3.564    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X26Y140        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.093     2.422    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X26Y140        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     2.422    
    SLICE_X26Y140        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     2.482    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.564    
                         clock arrival                          2.482    
  -------------------------------------------------------------------
                         relative delay                         1.082    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.997     2.326    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_reg_reg[0]_0
    SLICE_X27Y139        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y139        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     2.429 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.317     2.746    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_reg_reg_n_0_[3]
    SLICE_X25Y140        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.350     2.747    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/user_clk
    SLICE_X25Y140        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     2.747    
    SLICE_X25Y140        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.108     2.855    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.746    
                         clock arrival                          2.855    
  -------------------------------------------------------------------
                         relative delay                        -0.109    



Id: 11
set_bus_skew -from [get_cells {{core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_2_tx_clk_int      pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                                                            Slow         0.653      3.347


Slack (MET) :             3.347ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.023ns
  Reference Relative Delay:  -0.125ns
  Relative CRPR:              0.531ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.653ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.227     2.624    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0_1
    SLICE_X40Y145        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y145        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.738 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.738     3.476    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X40Y145        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.064     2.393    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X40Y145        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     2.393    
    SLICE_X40Y145        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     2.453    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.476    
                         clock arrival                          2.453    
  -------------------------------------------------------------------
                         relative delay                         1.023    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.972     2.301    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0_1
    SLICE_X41Y144        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     2.405 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.317     2.722    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X41Y146        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.341     2.738    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X41Y146        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     2.738    
    SLICE_X41Y146        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.109     2.847    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.722    
                         clock arrival                          2.847    
  -------------------------------------------------------------------
                         relative delay                        -0.125    



Id: 12
set_bus_skew -from [get_cells -quiet {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         sfp_2_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                                                                                                            Slow         0.505      5.701


Slack (MET) :             5.701ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.057ns
  Reference Relative Delay:   0.065ns
  Relative CRPR:              0.522ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.505ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.337     2.734    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X41Y146        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y146        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.848 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.568     3.416    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X41Y144        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.970     2.299    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0_1
    SLICE_X41Y144        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C
                         clock pessimism              0.000     2.299    
    SLICE_X41Y144        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     2.359    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.416    
                         clock arrival                          2.359    
  -------------------------------------------------------------------
                         relative delay                         1.057    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.060     2.389    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/user_clk
    SLICE_X42Y145        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.104     2.493 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.297     2.790    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X41Y144        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.221     2.618    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0_1
    SLICE_X41Y144        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C
                         clock pessimism              0.000     2.618    
    SLICE_X41Y144        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.107     2.725    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.790    
                         clock arrival                          2.725    
  -------------------------------------------------------------------
                         relative delay                         0.065    



Id: 13
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_1_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[4]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]/D
                                                                                                            Slow         0.951      5.255


Slack (MET) :             5.255ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.792ns
  Reference Relative Delay:   1.335ns
  Relative CRPR:              0.542ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.951ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        3.192     3.960    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X74Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y124        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.074 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[4]/Q
                         net (fo=5, routed)           0.938     5.012    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[4]
    SLICE_X73Y119        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.831     2.160    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X73Y119        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[4]/C
                         clock pessimism              0.000     2.160    
    SLICE_X73Y119        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     2.220    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           5.012    
                         clock arrival                          2.220    
  -------------------------------------------------------------------
                         relative delay                         2.792    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.862     3.407    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X72Y123        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106     3.513 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[13]/Q
                         net (fo=3, routed)           0.403     3.916    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[13]
    SLICE_X72Y121        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.075     2.472    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X72Y121        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]/C
                         clock pessimism              0.000     2.472    
    SLICE_X72Y121        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.109     2.581    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[13]
  -------------------------------------------------------------------
                         data arrival                           3.916    
                         clock arrival                          2.581    
  -------------------------------------------------------------------
                         relative delay                         1.335    



Id: 14
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_1_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[3]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/D
                                                                                                            Slow         0.651      5.555


Slack (MET) :             5.555ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.571ns
  Reference Relative Delay:   1.277ns
  Relative CRPR:              0.678ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.651ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        3.183     3.951    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X74Y121        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y121        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     4.068 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[3]/Q
                         net (fo=5, routed)           0.698     4.766    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[3]
    SLICE_X74Y121        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.807     2.136    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X74Y121        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[3]/C
                         clock pessimism              0.000     2.136    
    SLICE_X74Y121        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     2.195    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           4.766    
                         clock arrival                          2.195    
  -------------------------------------------------------------------
                         relative delay                         2.571    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.856     3.401    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X74Y122        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.504 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[4]/Q
                         net (fo=1, routed)           0.347     3.851    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[4]
    SLICE_X73Y121        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        2.071     2.468    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X73Y121        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/C
                         clock pessimism              0.000     2.468    
    SLICE_X73Y121        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.106     2.574    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           3.851    
                         clock arrival                          2.574    
  -------------------------------------------------------------------
                         relative delay                         1.277    



Id: 15
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_1_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]/D
                                                                                                            Slow         0.733      5.473


Slack (MET) :             5.473ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.874ns
  Reference Relative Delay:   1.500ns
  Relative CRPR:              0.676ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.733ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        3.298     4.066    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X76Y122        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y122        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.180 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]/Q
                         net (fo=2, routed)           0.878     5.058    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[13]
    SLICE_X75Y115        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.796     2.125    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X75Y115        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/C
                         clock pessimism              0.000     2.125    
    SLICE_X75Y115        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     2.184    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           5.058    
                         clock arrival                          2.184    
  -------------------------------------------------------------------
                         relative delay                         2.874    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.931     3.476    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X76Y123        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y123        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.103     3.579 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[20]/Q
                         net (fo=2, routed)           0.408     3.987    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[20]
    SLICE_X76Y117        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.983     2.380    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X76Y117        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]/C
                         clock pessimism              0.000     2.380    
    SLICE_X76Y117        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.107     2.487    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[12]
  -------------------------------------------------------------------
                         data arrival                           3.987    
                         clock arrival                          2.487    
  -------------------------------------------------------------------
                         relative delay                         1.500    



Id: 16
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   sfp_1_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
                                                                                                            Slow         0.621      5.585


Slack (MET) :             5.585ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    3.080ns
  Reference Relative Delay:   2.346ns
  Relative CRPR:              0.283ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            0.621ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.586     4.336    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_cnt_reg_reg[3]_0
    SLICE_X77Y115        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.450 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/Q
                         net (fo=1, routed)           0.741     5.191    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[5]
    SLICE_X76Y115        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.723     2.052    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X76Y115        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/C
                         clock pessimism              0.000     2.052    
    SLICE_X76Y115        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     2.111    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           5.191    
                         clock arrival                          2.111    
  -------------------------------------------------------------------
                         relative delay                         3.080    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.920 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.314     4.234    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_cnt_reg_reg[3]_0
    SLICE_X77Y116        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107     4.341 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/Q
                         net (fo=1, routed)           0.454     4.795    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[0]
    SLICE_X76Y116        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.944     2.341    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X76Y116        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/C
                         clock pessimism              0.000     2.341    
    SLICE_X76Y116        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.108     2.449    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.795    
                         clock arrival                          2.449    
  -------------------------------------------------------------------
                         relative delay                         2.346    



Id: 17
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_1_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
                                                                                                            Slow         0.832      5.374


Slack (MET) :             5.374ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.002ns
  Reference Relative Delay:   0.589ns
  Relative CRPR:              0.616ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.832ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.822     3.590    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X27Y129        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.707 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/Q
                         net (fo=4, routed)           0.839     4.546    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[1]
    SLICE_X26Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.155     2.484    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X26Y124        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/C
                         clock pessimism              0.000     2.484    
    SLICE_X26Y124        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     2.544    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.546    
                         clock arrival                          2.544    
  -------------------------------------------------------------------
                         relative delay                         2.002    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.516     3.061    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X28Y127        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106     3.167 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[2]/Q
                         net (fo=4, routed)           0.344     3.511    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[2]
    SLICE_X29Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.419     2.816    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X29Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]/C
                         clock pessimism              0.000     2.816    
    SLICE_X29Y126        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.106     2.922    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.511    
                         clock arrival                          2.922    
  -------------------------------------------------------------------
                         relative delay                         0.589    



Id: 18
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_1_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[7]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                                                                                                            Slow         0.597      5.609


Slack (MET) :             5.609ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.924ns
  Reference Relative Delay:   0.620ns
  Relative CRPR:              0.742ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.597ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.837     3.605    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X30Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     3.718 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[7]/Q
                         net (fo=1, routed)           0.751     4.469    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[7]
    SLICE_X31Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.156     2.485    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X31Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[7]/C
                         clock pessimism              0.000     2.485    
    SLICE_X31Y128        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     2.545    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[7]
  -------------------------------------------------------------------
                         data arrival                           4.469    
                         clock arrival                          2.545    
  -------------------------------------------------------------------
                         relative delay                         1.924    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.531     3.076    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X30Y127        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y127        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.104     3.180 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[1]/Q
                         net (fo=5, routed)           0.376     3.556    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[1]
    SLICE_X31Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.432     2.829    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X31Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/C
                         clock pessimism              0.000     2.829    
    SLICE_X31Y126        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.107     2.936    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.556    
                         clock arrival                          2.936    
  -------------------------------------------------------------------
                         relative delay                         0.620    



Id: 19
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_1_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[1]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[9]/D
                                                                                                            Slow         0.641      5.565


Slack (MET) :             5.565ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.952ns
  Reference Relative Delay:   0.589ns
  Relative CRPR:              0.757ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.641ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.840     3.608    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X27Y127        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.721 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[9]/Q
                         net (fo=2, routed)           0.781     4.502    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[9]
    SLICE_X26Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.161     2.490    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X26Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[1]/C
                         clock pessimism              0.000     2.490    
    SLICE_X26Y125        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     2.550    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.502    
                         clock arrival                          2.550    
  -------------------------------------------------------------------
                         relative delay                         1.952    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.517     3.062    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X27Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     3.166 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[17]/Q
                         net (fo=2, routed)           0.365     3.531    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[17]
    SLICE_X26Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.438     2.835    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X26Y125        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[9]/C
                         clock pessimism              0.000     2.835    
    SLICE_X26Y125        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.107     2.942    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[9]
  -------------------------------------------------------------------
                         data arrival                           3.531    
                         clock arrival                          2.942    
  -------------------------------------------------------------------
                         relative delay                         0.589    



Id: 20
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   sfp_1_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                                                                                                            Slow         0.726      5.480


Slack (MET) :             5.480ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.070ns
  Reference Relative Delay:   1.341ns
  Relative CRPR:              0.173ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            0.726ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.261     4.011    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync2_reg_reg_0
    SLICE_X13Y122        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.128 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[0]/Q
                         net (fo=1, routed)           0.593     4.721    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[0]
    SLICE_X13Y122        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.262     2.591    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X13Y122        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]/C
                         clock pessimism              0.000     2.591    
    SLICE_X13Y122        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     2.651    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.721    
                         clock arrival                          2.651    
  -------------------------------------------------------------------
                         relative delay                         2.070    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.920 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.029     3.949    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync2_reg_reg_0
    SLICE_X12Y122        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     4.053 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[1]/Q
                         net (fo=1, routed)           0.350     4.403    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[1]
    SLICE_X12Y123        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.557     2.954    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/CLK
    SLICE_X12Y123        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]/C
                         clock pessimism              0.000     2.954    
    SLICE_X12Y123        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.108     3.062    core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.403    
                         clock arrival                          3.062    
  -------------------------------------------------------------------
                         relative delay                         1.341    



Id: 21
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_2_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/D
                                                                                                            Slow         0.873      5.333


Slack (MET) :             5.333ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.908ns
  Reference Relative Delay:   1.477ns
  Relative CRPR:              0.593ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.873ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        3.186     3.954    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X75Y130        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y130        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.071 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[9]/Q
                         net (fo=3, routed)           0.848     4.919    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[9]
    SLICE_X75Y130        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.621     1.950    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X75Y130        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]/C
                         clock pessimism              0.000     1.950    
    SLICE_X75Y130        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     2.011    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[9]
  -------------------------------------------------------------------
                         data arrival                           4.919    
                         clock arrival                          2.011    
  -------------------------------------------------------------------
                         relative delay                         2.908    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.857     3.402    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X73Y127        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     3.505 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg[7]/Q
                         net (fo=4, routed)           0.348     3.853    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[7]
    SLICE_X73Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.872     2.269    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X73Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]/C
                         clock pessimism              0.000     2.269    
    SLICE_X73Y128        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.107     2.376    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[7]
  -------------------------------------------------------------------
                         data arrival                           3.853    
                         clock arrival                          2.376    
  -------------------------------------------------------------------
                         relative delay                         1.477    



Id: 22
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_2_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[3]/D
                                                                                                            Slow         0.603      5.603


Slack (MET) :             5.603ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.795ns
  Reference Relative Delay:   1.486ns
  Relative CRPR:              0.741ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.603ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        3.189     3.957    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X73Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y128        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.071 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[1]/Q
                         net (fo=5, routed)           0.753     4.824    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[1]
    SLICE_X73Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.642     1.971    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X73Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/C
                         clock pessimism              0.000     1.971    
    SLICE_X73Y128        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     2.029    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.824    
                         clock arrival                          2.029    
  -------------------------------------------------------------------
                         relative delay                         2.795    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.855     3.400    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X72Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.103     3.503 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg[3]/Q
                         net (fo=5, routed)           0.352     3.855    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[3]
    SLICE_X72Y129        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.866     2.263    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X72Y129        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[3]/C
                         clock pessimism              0.000     2.263    
    SLICE_X72Y129        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.106     2.369    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_td_tid_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.855    
                         clock arrival                          2.369    
  -------------------------------------------------------------------
                         relative delay                         1.486    



Id: 23
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_2_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/D
                                                                                                            Slow         0.728      5.478


Slack (MET) :             5.478ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.957ns
  Reference Relative Delay:   1.594ns
  Relative CRPR:              0.670ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.728ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        3.297     4.065    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X76Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.179 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]/Q
                         net (fo=2, routed)           0.811     4.990    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[14]
    SLICE_X72Y127        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.641     1.970    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X72Y127        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/C
                         clock pessimism              0.000     1.970    
    SLICE_X72Y127        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     2.033    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[6]
  -------------------------------------------------------------------
                         data arrival                           4.990    
                         clock arrival                          2.033    
  -------------------------------------------------------------------
                         relative delay                         2.957    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.943     3.488    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X76Y129        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y129        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104     3.592 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[19]/Q
                         net (fo=2, routed)           0.345     3.937    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_reg_reg[19]
    SLICE_X75Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.840     2.237    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X75Y126        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/C
                         clock pessimism              0.000     2.237    
    SLICE_X75Y126        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.106     2.343    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]
  -------------------------------------------------------------------
                         data arrival                           3.937    
                         clock arrival                          2.343    
  -------------------------------------------------------------------
                         relative delay                         1.594    



Id: 24
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   sfp_2_rx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                                                                                                            Slow         1.416      4.790


Slack (MET) :             4.790ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_rx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    3.757ns
  Reference Relative Delay:   2.186ns
  Relative CRPR:              0.325ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            1.416ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.448     4.198    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_cnt_reg_reg[3]_0
    SLICE_X50Y127        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     4.315 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/Q
                         net (fo=1, routed)           1.523     5.838    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[5]
    SLICE_X50Y129        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.691     2.020    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X50Y129        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/C
                         clock pessimism              0.000     2.020    
    SLICE_X50Y129        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     2.081    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           5.838    
                         clock arrival                          2.081    
  -------------------------------------------------------------------
                         relative delay                         3.757    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.920 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.175     4.095    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_cnt_reg_reg[3]_0
    SLICE_X50Y128        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y128        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.107     4.202 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.403     4.605    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_out_reg[3]
    SLICE_X50Y129        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_rx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1905, routed)        1.916     2.313    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X50Y129        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]/C
                         clock pessimism              0.000     2.313    
    SLICE_X50Y129        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.106     2.419    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           4.605    
                         clock arrival                          2.419    
  -------------------------------------------------------------------
                         relative delay                         2.186    



Id: 25
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_2_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[10]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
                                                                                                            Slow         0.969      5.237


Slack (MET) :             5.237ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.442ns
  Reference Relative Delay:   0.846ns
  Relative CRPR:              0.662ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.969ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.835     3.603    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X31Y137        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.720 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[10]/Q
                         net (fo=3, routed)           1.113     4.833    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[10]
    SLICE_X32Y137        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.002     2.331    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X32Y137        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[10]/C
                         clock pessimism              0.000     2.331    
    SLICE_X32Y137        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     2.391    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[10]
  -------------------------------------------------------------------
                         data arrival                           4.833    
                         clock arrival                          2.391    
  -------------------------------------------------------------------
                         relative delay                         2.442    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.518     3.063    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X31Y133        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y133        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104     3.167 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg[1]/Q
                         net (fo=4, routed)           0.430     3.597    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[1]
    SLICE_X31Y137        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.245     2.642    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X31Y137        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]/C
                         clock pessimism              0.000     2.642    
    SLICE_X31Y137        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.109     2.751    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tdata_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.597    
                         clock arrival                          2.751    
  -------------------------------------------------------------------
                         relative delay                         0.846    



Id: 26
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_2_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                                                                                                            Slow         0.680      5.526


Slack (MET) :             5.526ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.087ns
  Reference Relative Delay:   0.780ns
  Relative CRPR:              0.662ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.680ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.811     3.579    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X28Y135        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.693 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[5]/Q
                         net (fo=1, routed)           0.777     4.470    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[5]
    SLICE_X29Y137        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.994     2.323    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X29Y137        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]/C
                         clock pessimism              0.000     2.323    
    SLICE_X29Y137        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     2.383    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           4.470    
                         clock arrival                          2.383    
  -------------------------------------------------------------------
                         relative delay                         2.087    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.505     3.050    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X28Y137        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y137        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104     3.154 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg[1]/Q
                         net (fo=5, routed)           0.380     3.534    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/td_tid_reg_reg_n_0_[1]
    SLICE_X28Y136        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.250     2.647    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X28Y136        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]/C
                         clock pessimism              0.000     2.647    
    SLICE_X28Y136        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.107     2.754    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_td_tid_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.534    
                         clock arrival                          2.754    
  -------------------------------------------------------------------
                         relative delay                         0.780    



Id: 27
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        sfp_2_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
                                                                                                            Slow         0.760      5.446


Slack (MET) :             5.446ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.134ns
  Reference Relative Delay:   0.751ns
  Relative CRPR:              0.658ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.760ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.834     3.602    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X26Y135        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.716 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[19]/Q
                         net (fo=2, routed)           0.798     4.514    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[19]
    SLICE_X27Y134        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        1.992     2.321    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X27Y134        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]/C
                         clock pessimism              0.000     2.321    
    SLICE_X27Y134        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     2.380    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[11]
  -------------------------------------------------------------------
                         data arrival                           4.514    
                         clock arrival                          2.380    
  -------------------------------------------------------------------
                         relative delay                         2.134    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.511     3.056    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X26Y134        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.104     3.160 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[13]/Q
                         net (fo=2, routed)           0.352     3.512    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_reg_reg[13]
    SLICE_X28Y134        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.256     2.653    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X28Y134        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]/C
                         clock pessimism              0.000     2.653    
    SLICE_X28Y134        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.108     2.761    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/src_ns_sync_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.512    
                         clock arrival                          2.761    
  -------------------------------------------------------------------
                         relative delay                         0.751    



Id: 28
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   sfp_2_tx_clk_int      core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                                                                                                            Slow         0.561      5.645


Slack (MET) :             5.645ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_tx_clk_int)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.341ns
  Reference Relative Delay:   1.627ns
  Relative CRPR:              0.324ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            0.561ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.252     4.002    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync2_reg_reg_0
    SLICE_X18Y131        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.115 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.715     4.830    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[2]
    SLICE_X18Y131        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.101     2.430    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X18Y131        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]/C
                         clock pessimism              0.000     2.430    
    SLICE_X18Y131        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     2.489    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.830    
                         clock arrival                          2.489    
  -------------------------------------------------------------------
                         relative delay                         2.341    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.920 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.000     3.920    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_sync_sample_sync2_reg_reg_0
    SLICE_X19Y131        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y131        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107     4.027 r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/Q
                         net (fo=1, routed)           0.469     4.496    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_out_reg[5]
    SLICE_X19Y131        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_tx_clk_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y90        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1350, routed)        2.363     2.760    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/dst_tod_step_shadow_reg_reg_0
    SLICE_X19Y131        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/C
                         clock pessimism              0.000     2.760    
    SLICE_X19Y131        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.109     2.869    core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           4.496    
                         clock arrival                          2.869    
  -------------------------------------------------------------------
                         relative delay                         1.627    



Id: 29
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/D
                                                                                                            Slow         0.937      5.269


Slack (MET) :             5.269ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.255ns
  Reference Relative Delay:   0.681ns
  Relative CRPR:              0.672ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.937ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.845     3.613    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X30Y171        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.727 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[3]/Q
                         net (fo=4, routed)           1.027     4.754    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[3]
    SLICE_X30Y176        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.112     2.441    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X30Y176        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]/C
                         clock pessimism              0.000     2.441    
    SLICE_X30Y176        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     2.499    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           4.754    
                         clock arrival                          2.499    
  -------------------------------------------------------------------
                         relative delay                         2.255    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.521     3.066    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X29Y174        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y174        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.106     3.172 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg[0]/Q
                         net (fo=3, routed)           0.365     3.537    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tdata_reg_reg_n_0_[0]
    SLICE_X30Y174        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.351     2.748    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X30Y174        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]/C
                         clock pessimism              0.000     2.748    
    SLICE_X30Y174        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.108     2.856    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.537    
                         clock arrival                          2.856    
  -------------------------------------------------------------------
                         relative delay                         0.681    



Id: 30
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[0]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/D
                                                                                                            Slow         0.739      5.467


Slack (MET) :             5.467ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    2.027ns
  Reference Relative Delay:   0.718ns
  Relative CRPR:              0.606ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.739ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.811     3.579    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X29Y175        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y175        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.693 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[0]/Q
                         net (fo=5, routed)           0.833     4.526    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg_n_0_[0]
    SLICE_X30Y175        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.110     2.439    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X30Y175        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[0]/C
                         clock pessimism              0.000     2.439    
    SLICE_X30Y175        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     2.499    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.526    
                         clock arrival                          2.499    
  -------------------------------------------------------------------
                         relative delay                         2.027    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.516     3.061    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X28Y173        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y173        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     3.165 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg[4]/Q
                         net (fo=1, routed)           0.410     3.575    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_tid_reg_reg_n_0_[4]
    SLICE_X28Y175        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.353     2.750    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X28Y175        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[4]/C
                         clock pessimism              0.000     2.750    
    SLICE_X28Y175        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.107     2.857    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           3.575    
                         clock arrival                          2.857    
  -------------------------------------------------------------------
                         relative delay                         0.718    



Id: 31
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[*]}] 6.206
Requirement: 6.206ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sfp_mgt_refclk        pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[0]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
                                                                                                            Slow         0.706      5.500


Slack (MET) :             5.500ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.206ns
  Endpoint Relative Delay:    1.993ns
  Reference Relative Delay:   0.570ns
  Relative CRPR:              0.752ns
  Uncertainty:                0.035ns
  Actual Bus Skew:            0.706ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.371     0.371 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.082     0.453    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.768 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.852     3.620    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X31Y173        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y173        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.735 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[8]/Q
                         net (fo=2, routed)           0.753     4.488    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[8]
    SLICE_X31Y176        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.106     2.435    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X31Y176        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[0]/C
                         clock pessimism              0.000     2.435    
    SLICE_X31Y176        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     2.495    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.488    
                         clock arrival                          2.495    
  -------------------------------------------------------------------
                         relative delay                         1.993    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_mgt_refclk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.216     0.216 r  ibufds_gte3_sfp_mgt_refclk_inst/ODIV2
                         net (fo=2, routed)           0.046     0.262    sfp_mgt_refclk_int
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.545 r  bufg_gt_sfp_mgt_refclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1623, routed)        2.531     3.076    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sfp_mgt_refclk_bufg
    SLICE_X31Y173        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y173        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     3.179 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[14]/Q
                         net (fo=2, routed)           0.287     3.466    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_reg_reg[14]
    SLICE_X31Y175        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.392     2.789    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X31Y175        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[6]/C
                         clock pessimism              0.000     2.789    
    SLICE_X31Y175        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.107     2.896    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg[6]
  -------------------------------------------------------------------
                         data arrival                           3.466    
                         clock arrival                          2.896    
  -------------------------------------------------------------------
                         relative delay                         0.570    



Id: 32
set_bus_skew -from [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[*]}] -to [get_cells {core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[*]}] 4.000
Requirement: 4.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   pcie_user_clk         core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                                                                            core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
                                                                                                            Slow         0.735      3.265


Slack (MET) :             3.265ns  (requirement - actual skew)
  Endpoint Source:        core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    2.275ns
  Reference Relative Delay:   1.501ns
  Relative CRPR:              0.210ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            0.735ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.123     3.873    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_sample_sync3_reg_reg_0
    SLICE_X27Y166        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.989 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[5]/Q
                         net (fo=1, routed)           0.764     4.753    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg[5]
    SLICE_X28Y166        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.088     2.417    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X28Y166        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]/C
                         clock pessimism              0.000     2.417    
    SLICE_X28Y166        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     2.478    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           4.753    
                         clock arrival                          2.478    
  -------------------------------------------------------------------
                         relative delay                         2.275    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.920 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         1.882     3.802    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_sample_sync3_reg_reg_0
    SLICE_X27Y167        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y167        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.107     3.909 r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg_reg[4]/Q
                         net (fo=1, routed)           0.448     4.357    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_out_reg[4]
    SLICE_X27Y168        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.353     2.750    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/user_clk
    SLICE_X27Y168        FDRE                                         r  core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]/C
                         clock pessimism              0.000     2.750    
    SLICE_X27Y168        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.106     2.856    core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_acc_sync_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           4.357    
                         clock arrival                          2.856    
  -------------------------------------------------------------------
                         relative delay                         1.501    



Id: 33
set_bus_skew -from [get_cells -quiet -hier -regexp {.*/rb_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/sfp_rb_drp_inst}] -to [get_cells -quiet -hier -regexp {.*/drp_(addr|di|we)_reg_reg(\[\d+\])?} -filter {PARENT == core_inst/sfp_rb_drp_inst}] 4.000
Requirement: 4.000ns
Endpoints: 37

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pcie_user_clk         clk_125mhz_mmcm_out   core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[17]/D
                                                                            core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[18]/D
                                                                                                            Slow         1.691      2.309


Slack (MET) :             2.309ns  (requirement - actual skew)
  Endpoint Source:        core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Endpoint Destination:   core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Destination:  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.203ns
  Reference Relative Delay:  -1.465ns
  Relative CRPR:              0.147ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            1.691ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.045     2.442    core_inst/sfp_rb_drp_inst/user_clk
    SLICE_X51Y187        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y187        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.558 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[17]/Q
                         net (fo=1, routed)           1.891     4.449    core_inst/sfp_rb_drp_inst/rb_addr_reg[17]
    SLICE_X71Y190        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.920 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.267     4.187    core_inst/sfp_rb_drp_inst/drp_we_reg_reg_0
    SLICE_X71Y190        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[17]/C
                         clock pessimism              0.000     4.187    
    SLICE_X71Y190        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     4.246    core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[17]
  -------------------------------------------------------------------
                         data arrival                           4.449    
                         clock arrival                          4.246    
  -------------------------------------------------------------------
                         relative delay                         0.203    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.804     2.133    core_inst/sfp_rb_drp_inst/user_clk
    SLICE_X52Y188        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y188        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106     2.239 r  core_inst/sfp_rb_drp_inst/rb_addr_reg_reg[18]/Q
                         net (fo=1, routed)           0.712     2.951    core_inst/sfp_rb_drp_inst/rb_addr_reg[18]
    SLICE_X73Y189        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.560     4.310    core_inst/sfp_rb_drp_inst/drp_we_reg_reg_0
    SLICE_X73Y189        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[18]/C
                         clock pessimism              0.000     4.310    
    SLICE_X73Y189        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.106     4.416    core_inst/sfp_rb_drp_inst/drp_addr_reg_reg[18]
  -------------------------------------------------------------------
                         data arrival                           2.951    
                         clock arrival                          4.416    
  -------------------------------------------------------------------
                         relative delay                        -1.465    



Id: 34
set_bus_skew -from [get_cells -quiet -hier -regexp {.*/drp_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/sfp_rb_drp_inst}] -to [get_cells -quiet -hier -regexp {.*/rb_do_reg_reg\[\d+\]} -filter {PARENT == core_inst/sfp_rb_drp_inst}] 8.000
Requirement: 8.000ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   pcie_user_clk         core_inst/sfp_rb_drp_inst/rb_do_reg_reg[14]/D
                                                                            core_inst/sfp_rb_drp_inst/rb_do_reg_reg[11]/D
                                                                                                            Slow         1.061      6.939


Slack (MET) :             6.939ns  (requirement - actual skew)
  Endpoint Source:        core_inst/sfp_rb_drp_inst/drp_do_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/sfp_rb_drp_inst/rb_do_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Reference Source:       core_inst/sfp_rb_drp_inst/drp_do_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    3.549ns
  Reference Relative Delay:   2.512ns
  Relative CRPR:              0.147ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            1.061ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.461    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.230 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.667    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.750 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.624     4.374    core_inst/sfp_rb_drp_inst/drp_we_reg_reg_0
    SLICE_X78Y192        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y192        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.490 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[14]/Q
                         net (fo=1, routed)           1.256     5.746    core_inst/sfp_rb_drp_inst/drp_do_reg[14]
    SLICE_X52Y191        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     0.046    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       1.809     2.138    core_inst/sfp_rb_drp_inst/user_clk
    SLICE_X52Y191        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[14]/C
                         clock pessimism              0.000     2.138    
    SLICE_X52Y191        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     2.197    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[14]
  -------------------------------------------------------------------
                         data arrival                           5.746    
                         clock arrival                          2.197    
  -------------------------------------------------------------------
                         relative delay                         3.549    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     0.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.138    clk_100mhz_ibufg
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.473 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.845    clk_125mhz_mmcm_out
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.920 r  clk_125mhz_bufg_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=844, routed)         2.278     4.198    core_inst/sfp_rb_drp_inst/drp_we_reg_reg_0
    SLICE_X75Y190        FDRE                                         r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y190        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.103     4.301 r  core_inst/sfp_rb_drp_inst/drp_do_reg_reg[11]/Q
                         net (fo=1, routed)           0.750     5.051    core_inst/sfp_rb_drp_inst/drp_do_reg[11]
    SLICE_X53Y190        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=54969, routed)       2.033     2.430    core_inst/sfp_rb_drp_inst/user_clk
    SLICE_X53Y190        FDRE                                         r  core_inst/sfp_rb_drp_inst/rb_do_reg_reg[11]/C
                         clock pessimism              0.000     2.430    
    SLICE_X53Y190        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.109     2.539    core_inst/sfp_rb_drp_inst/rb_do_reg_reg[11]
  -------------------------------------------------------------------
                         data arrival                           5.051    
                         clock arrival                          2.539    
  -------------------------------------------------------------------
                         relative delay                         2.512    



