//
// Book, "RTL Modeling with SystemVerilog for ASIC and FPGA Design"
// by Stuart Sutherland
//
// Simulation command file
//
// Copyright 2016, Stuart Sutherland. All rights reserved.
//
// Version 1.0
//

6-10_loop_disable.sv
6-10_testbench.sv

