{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740532383527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740532383544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 21:13:03 2025 " "Processing started: Tue Feb 25 21:13:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740532383544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740532383544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador8bits -c Processador8bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador8bits -c Processador8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740532383544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740532384474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740532384474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Flavileudo/Desktop/VHDL/AOC_Andersson_SilvaAndreza_GoncalvesArthur_Ramos_UFRR_2024/processador8bits/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740532399394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740532399394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavioral " "Found design unit 1: ULA-Behavioral" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Flavileudo/Desktop/VHDL/AOC_Andersson_SilvaAndreza_GoncalvesArthur_Ramos_UFRR_2024/processador8bits/ULA8bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740532399997 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA8bits.vhd" "" { Text "C:/Users/Flavileudo/Desktop/VHDL/AOC_Andersson_SilvaAndreza_GoncalvesArthur_Ramos_UFRR_2024/processador8bits/ULA8bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740532399997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740532399997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-Behavioral " "Found design unit 1: BancoRegistradores-Behavioral" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Users/Flavileudo/Desktop/VHDL/AOC_Andersson_SilvaAndreza_GoncalvesArthur_Ramos_UFRR_2024/processador8bits/BancoRegistradores.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740532400006 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Users/Flavileudo/Desktop/VHDL/AOC_Andersson_SilvaAndreza_GoncalvesArthur_Ramos_UFRR_2024/processador8bits/BancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740532400006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740532400006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-Behavioral " "Found design unit 1: UnidadeControle-Behavioral" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Flavileudo/Desktop/VHDL/AOC_Andersson_SilvaAndreza_GoncalvesArthur_Ramos_UFRR_2024/processador8bits/UnidadeControle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740532400016 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Flavileudo/Desktop/VHDL/AOC_Andersson_SilvaAndreza_GoncalvesArthur_Ramos_UFRR_2024/processador8bits/UnidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740532400016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740532400016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "RAM.vhd" "" { Text "C:/Users/Flavileudo/Desktop/VHDL/AOC_Andersson_SilvaAndreza_GoncalvesArthur_Ramos_UFRR_2024/processador8bits/RAM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740532400024 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Flavileudo/Desktop/VHDL/AOC_Andersson_SilvaAndreza_GoncalvesArthur_Ramos_UFRR_2024/processador8bits/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740532400024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740532400024 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MUX.vhd" "" { Text "C:/Users/Flavileudo/Desktop/VHDL/AOC_Andersson_SilvaAndreza_GoncalvesArthur_Ramos_UFRR_2024/processador8bits/MUX.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1740532400032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-Behavioral " "Found design unit 1: MUX-Behavioral" {  } { { "MUX.vhd" "" { Text "C:/Users/Flavileudo/Desktop/VHDL/AOC_Andersson_SilvaAndreza_GoncalvesArthur_Ramos_UFRR_2024/processador8bits/MUX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740532400032 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "C:/Users/Flavileudo/Desktop/VHDL/AOC_Andersson_SilvaAndreza_GoncalvesArthur_Ramos_UFRR_2024/processador8bits/MUX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740532400032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740532400032 ""}
{ "Error" "EVRFX_VHDL_INT_TYPE_MISMATCH" "std_logic UnidadeControle.vhd(58) " "VHDL type mismatch error at UnidadeControle.vhd(58): std_logic type does not match integer literal" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Flavileudo/Desktop/VHDL/AOC_Andersson_SilvaAndreza_GoncalvesArthur_Ramos_UFRR_2024/processador8bits/UnidadeControle.vhd" 58 0 0 } }  } 0 10517 "VHDL type mismatch error at %2!s!: %1!s! type does not match integer literal" 0 0 "Analysis & Synthesis" 0 -1 1740532400033 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740532400194 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 25 21:13:20 2025 " "Processing ended: Tue Feb 25 21:13:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740532400194 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740532400194 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740532400194 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740532400194 ""}
