
27_ADC_VR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a370  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d68  0800a480  0800a480  0000b480  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b1e8  0800b1e8  0000d1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b1e8  0800b1e8  0000c1e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b1f0  0800b1f0  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b1f0  0800b1f0  0000c1f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b1f4  0800b1f4  0000c1f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800b1f8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000039c  200001d4  0800b3cc  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000570  0800b3cc  0000d570  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f314  00000000  00000000  0000d1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031a7  00000000  00000000  0001c511  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f08  00000000  00000000  0001f6b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b7f  00000000  00000000  000205c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a7c3  00000000  00000000  0002113f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016304  00000000  00000000  0003b902  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008dc2d  00000000  00000000  00051c06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000df833  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005194  00000000  00000000  000df878  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  000e4a0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a468 	.word	0x0800a468

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800a468 	.word	0x0800a468

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000be4:	4b18      	ldr	r3, [pc, #96]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000be6:	4a19      	ldr	r2, [pc, #100]	@ (8000c4c <MX_ADC1_Init+0x78>)
 8000be8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bea:	4b17      	ldr	r3, [pc, #92]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000bf0:	4b15      	ldr	r3, [pc, #84]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bf6:	4b14      	ldr	r3, [pc, #80]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bfc:	4b12      	ldr	r3, [pc, #72]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000bfe:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000c02:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c04:	4b10      	ldr	r3, [pc, #64]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c10:	480d      	ldr	r0, [pc, #52]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000c12:	f001 f8b3 	bl	8001d7c <HAL_ADC_Init>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000c1c:	f000 fad4 	bl	80011c8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000c20:	2300      	movs	r3, #0
 8000c22:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c24:	2301      	movs	r3, #1
 8000c26:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000c28:	2307      	movs	r3, #7
 8000c2a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c2c:	1d3b      	adds	r3, r7, #4
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4805      	ldr	r0, [pc, #20]	@ (8000c48 <MX_ADC1_Init+0x74>)
 8000c32:	f001 fb3b 	bl	80022ac <HAL_ADC_ConfigChannel>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000c3c:	f000 fac4 	bl	80011c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c40:	bf00      	nop
 8000c42:	3710      	adds	r7, #16
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	200001f0 	.word	0x200001f0
 8000c4c:	40012400 	.word	0x40012400

08000c50 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b088      	sub	sp, #32
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 0310 	add.w	r3, r7, #16
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a14      	ldr	r2, [pc, #80]	@ (8000cbc <HAL_ADC_MspInit+0x6c>)
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d121      	bne.n	8000cb4 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c70:	4b13      	ldr	r3, [pc, #76]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c72:	699b      	ldr	r3, [r3, #24]
 8000c74:	4a12      	ldr	r2, [pc, #72]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c7a:	6193      	str	r3, [r2, #24]
 8000c7c:	4b10      	ldr	r3, [pc, #64]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c7e:	699b      	ldr	r3, [r3, #24]
 8000c80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000c84:	60fb      	str	r3, [r7, #12]
 8000c86:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c88:	4b0d      	ldr	r3, [pc, #52]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c8a:	699b      	ldr	r3, [r3, #24]
 8000c8c:	4a0c      	ldr	r2, [pc, #48]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c8e:	f043 0304 	orr.w	r3, r3, #4
 8000c92:	6193      	str	r3, [r2, #24]
 8000c94:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc0 <HAL_ADC_MspInit+0x70>)
 8000c96:	699b      	ldr	r3, [r3, #24]
 8000c98:	f003 0304 	and.w	r3, r3, #4
 8000c9c:	60bb      	str	r3, [r7, #8]
 8000c9e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ca4:	2303      	movs	r3, #3
 8000ca6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca8:	f107 0310 	add.w	r3, r7, #16
 8000cac:	4619      	mov	r1, r3
 8000cae:	4805      	ldr	r0, [pc, #20]	@ (8000cc4 <HAL_ADC_MspInit+0x74>)
 8000cb0:	f002 f840 	bl	8002d34 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000cb4:	bf00      	nop
 8000cb6:	3720      	adds	r7, #32
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	40012400 	.word	0x40012400
 8000cc0:	40021000 	.word	0x40021000
 8000cc4:	40010800 	.word	0x40010800

08000cc8 <ADC_VR_Test>:
  }
}

/* USER CODE BEGIN 1 */
void ADC_VR_Test()
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08c      	sub	sp, #48	@ 0x30
 8000ccc:	af00      	add	r7, sp, #0
	uint8_t str[32] = {0};
 8000cce:	2300      	movs	r3, #0
 8000cd0:	607b      	str	r3, [r7, #4]
 8000cd2:	f107 0308 	add.w	r3, r7, #8
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]
 8000cda:	605a      	str	r2, [r3, #4]
 8000cdc:	609a      	str	r2, [r3, #8]
 8000cde:	60da      	str	r2, [r3, #12]
 8000ce0:	611a      	str	r2, [r3, #16]
 8000ce2:	615a      	str	r2, [r3, #20]
 8000ce4:	619a      	str	r2, [r3, #24]
	uint32_t ADC_Value = 0;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	for (uint8_t i = 0; i < 10; i++)
 8000cea:	2300      	movs	r3, #0
 8000cec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000cf0:	e015      	b.n	8000d1e <ADC_VR_Test+0x56>
	{
		HAL_ADC_Start(&hadc1);
 8000cf2:	4835      	ldr	r0, [pc, #212]	@ (8000dc8 <ADC_VR_Test+0x100>)
 8000cf4:	f001 f91a 	bl	8001f2c <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)
 8000cf8:	2164      	movs	r1, #100	@ 0x64
 8000cfa:	4833      	ldr	r0, [pc, #204]	@ (8000dc8 <ADC_VR_Test+0x100>)
 8000cfc:	f001 f9c4 	bl	8002088 <HAL_ADC_PollForConversion>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d106      	bne.n	8000d14 <ADC_VR_Test+0x4c>
		{
			ADC_Value += HAL_ADC_GetValue(&hadc1);
 8000d06:	4830      	ldr	r0, [pc, #192]	@ (8000dc8 <ADC_VR_Test+0x100>)
 8000d08:	f001 fac4 	bl	8002294 <HAL_ADC_GetValue>
 8000d0c:	4602      	mov	r2, r0
 8000d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d10:	4413      	add	r3, r2
 8000d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
	for (uint8_t i = 0; i < 10; i++)
 8000d14:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000d18:	3301      	adds	r3, #1
 8000d1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000d1e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000d22:	2b09      	cmp	r3, #9
 8000d24:	d9e5      	bls.n	8000cf2 <ADC_VR_Test+0x2a>
		}
	}
	ADC_Value = ADC_Value/10;
 8000d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d28:	4a28      	ldr	r2, [pc, #160]	@ (8000dcc <ADC_VR_Test+0x104>)
 8000d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8000d2e:	08db      	lsrs	r3, r3, #3
 8000d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float val = (ADC_Value * 3.3 / 4095);
 8000d32:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000d34:	f7ff fb56 	bl	80003e4 <__aeabi_ui2d>
 8000d38:	a31f      	add	r3, pc, #124	@ (adr r3, 8000db8 <ADC_VR_Test+0xf0>)
 8000d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d3e:	f7ff fbcb 	bl	80004d8 <__aeabi_dmul>
 8000d42:	4602      	mov	r2, r0
 8000d44:	460b      	mov	r3, r1
 8000d46:	4610      	mov	r0, r2
 8000d48:	4619      	mov	r1, r3
 8000d4a:	a31d      	add	r3, pc, #116	@ (adr r3, 8000dc0 <ADC_VR_Test+0xf8>)
 8000d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d50:	f7ff fcec 	bl	800072c <__aeabi_ddiv>
 8000d54:	4602      	mov	r2, r0
 8000d56:	460b      	mov	r3, r1
 8000d58:	4610      	mov	r0, r2
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	f7ff feb4 	bl	8000ac8 <__aeabi_d2f>
 8000d60:	4603      	mov	r3, r0
 8000d62:	627b      	str	r3, [r7, #36]	@ 0x24
	printf("VR : %.2fv\n", val);
 8000d64:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000d66:	f7ff fb5f 	bl	8000428 <__aeabi_f2d>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	460b      	mov	r3, r1
 8000d6e:	4818      	ldr	r0, [pc, #96]	@ (8000dd0 <ADC_VR_Test+0x108>)
 8000d70:	f005 fea0 	bl	8006ab4 <iprintf>
	sprintf((char *) str, "VR : %.2fv", val);
 8000d74:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000d76:	f7ff fb57 	bl	8000428 <__aeabi_f2d>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	1d38      	adds	r0, r7, #4
 8000d80:	4914      	ldr	r1, [pc, #80]	@ (8000dd4 <ADC_VR_Test+0x10c>)
 8000d82:	f005 ff0f 	bl	8006ba4 <siprintf>
	OLED_CLS();
 8000d86:	f000 fb04 	bl	8001392 <OLED_CLS>
	OLED_ShowStr(0, 0, (unsigned char *) "ADC VR TEST", 1);
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	4a12      	ldr	r2, [pc, #72]	@ (8000dd8 <ADC_VR_Test+0x110>)
 8000d8e:	2100      	movs	r1, #0
 8000d90:	2000      	movs	r0, #0
 8000d92:	f000 fb05 	bl	80013a0 <OLED_ShowStr>
	OLED_ShowStr(0, 1, (unsigned char *) str, 1);
 8000d96:	1d3a      	adds	r2, r7, #4
 8000d98:	2301      	movs	r3, #1
 8000d9a:	2101      	movs	r1, #1
 8000d9c:	2000      	movs	r0, #0
 8000d9e:	f000 faff 	bl	80013a0 <OLED_ShowStr>
	HAL_Delay(1000);
 8000da2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000da6:	f000 ffc5 	bl	8001d34 <HAL_Delay>
}
 8000daa:	bf00      	nop
 8000dac:	3730      	adds	r7, #48	@ 0x30
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	f3af 8000 	nop.w
 8000db8:	66666666 	.word	0x66666666
 8000dbc:	400a6666 	.word	0x400a6666
 8000dc0:	00000000 	.word	0x00000000
 8000dc4:	40affe00 	.word	0x40affe00
 8000dc8:	200001f0 	.word	0x200001f0
 8000dcc:	cccccccd 	.word	0xcccccccd
 8000dd0:	0800a480 	.word	0x0800a480
 8000dd4:	0800a48c 	.word	0x0800a48c
 8000dd8:	0800a498 	.word	0x0800a498

08000ddc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000de2:	4b0c      	ldr	r3, [pc, #48]	@ (8000e14 <MX_DMA_Init+0x38>)
 8000de4:	695b      	ldr	r3, [r3, #20]
 8000de6:	4a0b      	ldr	r2, [pc, #44]	@ (8000e14 <MX_DMA_Init+0x38>)
 8000de8:	f043 0301 	orr.w	r3, r3, #1
 8000dec:	6153      	str	r3, [r2, #20]
 8000dee:	4b09      	ldr	r3, [pc, #36]	@ (8000e14 <MX_DMA_Init+0x38>)
 8000df0:	695b      	ldr	r3, [r3, #20]
 8000df2:	f003 0301 	and.w	r3, r3, #1
 8000df6:	607b      	str	r3, [r7, #4]
 8000df8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	200f      	movs	r0, #15
 8000e00:	f001 fcbf 	bl	8002782 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000e04:	200f      	movs	r0, #15
 8000e06:	f001 fcd8 	bl	80027ba <HAL_NVIC_EnableIRQ>

}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40021000 	.word	0x40021000

08000e18 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b088      	sub	sp, #32
 8000e1c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1e:	f107 0310 	add.w	r3, r7, #16
 8000e22:	2200      	movs	r2, #0
 8000e24:	601a      	str	r2, [r3, #0]
 8000e26:	605a      	str	r2, [r3, #4]
 8000e28:	609a      	str	r2, [r3, #8]
 8000e2a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e2c:	4b3b      	ldr	r3, [pc, #236]	@ (8000f1c <MX_GPIO_Init+0x104>)
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	4a3a      	ldr	r2, [pc, #232]	@ (8000f1c <MX_GPIO_Init+0x104>)
 8000e32:	f043 0320 	orr.w	r3, r3, #32
 8000e36:	6193      	str	r3, [r2, #24]
 8000e38:	4b38      	ldr	r3, [pc, #224]	@ (8000f1c <MX_GPIO_Init+0x104>)
 8000e3a:	699b      	ldr	r3, [r3, #24]
 8000e3c:	f003 0320 	and.w	r3, r3, #32
 8000e40:	60fb      	str	r3, [r7, #12]
 8000e42:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e44:	4b35      	ldr	r3, [pc, #212]	@ (8000f1c <MX_GPIO_Init+0x104>)
 8000e46:	699b      	ldr	r3, [r3, #24]
 8000e48:	4a34      	ldr	r2, [pc, #208]	@ (8000f1c <MX_GPIO_Init+0x104>)
 8000e4a:	f043 0304 	orr.w	r3, r3, #4
 8000e4e:	6193      	str	r3, [r2, #24]
 8000e50:	4b32      	ldr	r3, [pc, #200]	@ (8000f1c <MX_GPIO_Init+0x104>)
 8000e52:	699b      	ldr	r3, [r3, #24]
 8000e54:	f003 0304 	and.w	r3, r3, #4
 8000e58:	60bb      	str	r3, [r7, #8]
 8000e5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e5c:	4b2f      	ldr	r3, [pc, #188]	@ (8000f1c <MX_GPIO_Init+0x104>)
 8000e5e:	699b      	ldr	r3, [r3, #24]
 8000e60:	4a2e      	ldr	r2, [pc, #184]	@ (8000f1c <MX_GPIO_Init+0x104>)
 8000e62:	f043 0308 	orr.w	r3, r3, #8
 8000e66:	6193      	str	r3, [r2, #24]
 8000e68:	4b2c      	ldr	r3, [pc, #176]	@ (8000f1c <MX_GPIO_Init+0x104>)
 8000e6a:	699b      	ldr	r3, [r3, #24]
 8000e6c:	f003 0308 	and.w	r3, r3, #8
 8000e70:	607b      	str	r3, [r7, #4]
 8000e72:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8000e74:	2200      	movs	r2, #0
 8000e76:	2106      	movs	r1, #6
 8000e78:	4829      	ldr	r0, [pc, #164]	@ (8000f20 <MX_GPIO_Init+0x108>)
 8000e7a:	f002 f8df 	bl	800303c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000e7e:	2201      	movs	r2, #1
 8000e80:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e84:	4826      	ldr	r0, [pc, #152]	@ (8000f20 <MX_GPIO_Init+0x108>)
 8000e86:	f002 f8d9 	bl	800303c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000e8a:	2306      	movs	r3, #6
 8000e8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e96:	2302      	movs	r3, #2
 8000e98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9a:	f107 0310 	add.w	r3, r7, #16
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	481f      	ldr	r0, [pc, #124]	@ (8000f20 <MX_GPIO_Init+0x108>)
 8000ea2:	f001 ff47 	bl	8002d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000ea6:	2320      	movs	r3, #32
 8000ea8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000eaa:	4b1e      	ldr	r3, [pc, #120]	@ (8000f24 <MX_GPIO_Init+0x10c>)
 8000eac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb2:	f107 0310 	add.w	r3, r7, #16
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	4819      	ldr	r0, [pc, #100]	@ (8000f20 <MX_GPIO_Init+0x108>)
 8000eba:	f001 ff3b 	bl	8002d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ec2:	4b18      	ldr	r3, [pc, #96]	@ (8000f24 <MX_GPIO_Init+0x10c>)
 8000ec4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eca:	f107 0310 	add.w	r3, r7, #16
 8000ece:	4619      	mov	r1, r3
 8000ed0:	4815      	ldr	r0, [pc, #84]	@ (8000f28 <MX_GPIO_Init+0x110>)
 8000ed2:	f001 ff2f 	bl	8002d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000ed6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000eda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000edc:	2311      	movs	r3, #17
 8000ede:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee8:	f107 0310 	add.w	r3, r7, #16
 8000eec:	4619      	mov	r1, r3
 8000eee:	480c      	ldr	r0, [pc, #48]	@ (8000f20 <MX_GPIO_Init+0x108>)
 8000ef0:	f001 ff20 	bl	8002d34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	2006      	movs	r0, #6
 8000efa:	f001 fc42 	bl	8002782 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000efe:	2006      	movs	r0, #6
 8000f00:	f001 fc5b 	bl	80027ba <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000f04:	2200      	movs	r2, #0
 8000f06:	2100      	movs	r1, #0
 8000f08:	2017      	movs	r0, #23
 8000f0a:	f001 fc3a 	bl	8002782 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000f0e:	2017      	movs	r0, #23
 8000f10:	f001 fc53 	bl	80027ba <HAL_NVIC_EnableIRQ>

}
 8000f14:	bf00      	nop
 8000f16:	3720      	adds	r7, #32
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	40010800 	.word	0x40010800
 8000f24:	10210000 	.word	0x10210000
 8000f28:	40010c00 	.word	0x40010c00

08000f2c <LED_Control>:

/* USER CODE BEGIN 2 */
void LED_Control(uint8_t device, uint8_t cmd)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	460a      	mov	r2, r1
 8000f36:	71fb      	strb	r3, [r7, #7]
 8000f38:	4613      	mov	r3, r2
 8000f3a:	71bb      	strb	r3, [r7, #6]
	if (device == LED1)
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d111      	bne.n	8000f66 <LED_Control+0x3a>
	{
		if (cmd == ON)
 8000f42:	79bb      	ldrb	r3, [r7, #6]
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d105      	bne.n	8000f54 <LED_Control+0x28>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	2102      	movs	r1, #2
 8000f4c:	4812      	ldr	r0, [pc, #72]	@ (8000f98 <LED_Control+0x6c>)
 8000f4e:	f002 f875 	bl	800303c <HAL_GPIO_WritePin>
		else if (cmd == OFF)
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
		}
	}
}
 8000f52:	e01c      	b.n	8000f8e <LED_Control+0x62>
		else if (cmd == OFF)
 8000f54:	79bb      	ldrb	r3, [r7, #6]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d119      	bne.n	8000f8e <LED_Control+0x62>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	2102      	movs	r1, #2
 8000f5e:	480e      	ldr	r0, [pc, #56]	@ (8000f98 <LED_Control+0x6c>)
 8000f60:	f002 f86c 	bl	800303c <HAL_GPIO_WritePin>
}
 8000f64:	e013      	b.n	8000f8e <LED_Control+0x62>
	else if (device == LED2)
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	d110      	bne.n	8000f8e <LED_Control+0x62>
		if (cmd == ON)
 8000f6c:	79bb      	ldrb	r3, [r7, #6]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d105      	bne.n	8000f7e <LED_Control+0x52>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000f72:	2201      	movs	r2, #1
 8000f74:	2104      	movs	r1, #4
 8000f76:	4808      	ldr	r0, [pc, #32]	@ (8000f98 <LED_Control+0x6c>)
 8000f78:	f002 f860 	bl	800303c <HAL_GPIO_WritePin>
}
 8000f7c:	e007      	b.n	8000f8e <LED_Control+0x62>
		else if (cmd == OFF)
 8000f7e:	79bb      	ldrb	r3, [r7, #6]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d104      	bne.n	8000f8e <LED_Control+0x62>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000f84:	2200      	movs	r2, #0
 8000f86:	2104      	movs	r1, #4
 8000f88:	4803      	ldr	r0, [pc, #12]	@ (8000f98 <LED_Control+0x6c>)
 8000f8a:	f002 f857 	bl	800303c <HAL_GPIO_WritePin>
}
 8000f8e:	bf00      	nop
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40010800 	.word	0x40010800

08000f9c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fa0:	4b12      	ldr	r3, [pc, #72]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fa2:	4a13      	ldr	r2, [pc, #76]	@ (8000ff0 <MX_I2C1_Init+0x54>)
 8000fa4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000fa6:	4b11      	ldr	r3, [pc, #68]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fa8:	4a12      	ldr	r2, [pc, #72]	@ (8000ff4 <MX_I2C1_Init+0x58>)
 8000faa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fac:	4b0f      	ldr	r3, [pc, #60]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000fbe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000fc6:	4b09      	ldr	r3, [pc, #36]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fcc:	4b07      	ldr	r3, [pc, #28]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fd2:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fd8:	4804      	ldr	r0, [pc, #16]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fda:	f002 f85f 	bl	800309c <HAL_I2C_Init>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000fe4:	f000 f8f0 	bl	80011c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fe8:	bf00      	nop
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	20000220 	.word	0x20000220
 8000ff0:	40005400 	.word	0x40005400
 8000ff4:	000186a0 	.word	0x000186a0

08000ff8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08a      	sub	sp, #40	@ 0x28
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001000:	f107 0314 	add.w	r3, r7, #20
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a1d      	ldr	r2, [pc, #116]	@ (8001088 <HAL_I2C_MspInit+0x90>)
 8001014:	4293      	cmp	r3, r2
 8001016:	d132      	bne.n	800107e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001018:	4b1c      	ldr	r3, [pc, #112]	@ (800108c <HAL_I2C_MspInit+0x94>)
 800101a:	699b      	ldr	r3, [r3, #24]
 800101c:	4a1b      	ldr	r2, [pc, #108]	@ (800108c <HAL_I2C_MspInit+0x94>)
 800101e:	f043 0308 	orr.w	r3, r3, #8
 8001022:	6193      	str	r3, [r2, #24]
 8001024:	4b19      	ldr	r3, [pc, #100]	@ (800108c <HAL_I2C_MspInit+0x94>)
 8001026:	699b      	ldr	r3, [r3, #24]
 8001028:	f003 0308 	and.w	r3, r3, #8
 800102c:	613b      	str	r3, [r7, #16]
 800102e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001030:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001034:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001036:	2312      	movs	r3, #18
 8001038:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800103a:	2303      	movs	r3, #3
 800103c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800103e:	f107 0314 	add.w	r3, r7, #20
 8001042:	4619      	mov	r1, r3
 8001044:	4812      	ldr	r0, [pc, #72]	@ (8001090 <HAL_I2C_MspInit+0x98>)
 8001046:	f001 fe75 	bl	8002d34 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800104a:	4b12      	ldr	r3, [pc, #72]	@ (8001094 <HAL_I2C_MspInit+0x9c>)
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001052:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001056:	627b      	str	r3, [r7, #36]	@ 0x24
 8001058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800105a:	f043 0302 	orr.w	r3, r3, #2
 800105e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001060:	4a0c      	ldr	r2, [pc, #48]	@ (8001094 <HAL_I2C_MspInit+0x9c>)
 8001062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001064:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001066:	4b09      	ldr	r3, [pc, #36]	@ (800108c <HAL_I2C_MspInit+0x94>)
 8001068:	69db      	ldr	r3, [r3, #28]
 800106a:	4a08      	ldr	r2, [pc, #32]	@ (800108c <HAL_I2C_MspInit+0x94>)
 800106c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001070:	61d3      	str	r3, [r2, #28]
 8001072:	4b06      	ldr	r3, [pc, #24]	@ (800108c <HAL_I2C_MspInit+0x94>)
 8001074:	69db      	ldr	r3, [r3, #28]
 8001076:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800107e:	bf00      	nop
 8001080:	3728      	adds	r7, #40	@ 0x28
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40005400 	.word	0x40005400
 800108c:	40021000 	.word	0x40021000
 8001090:	40010c00 	.word	0x40010c00
 8001094:	40010000 	.word	0x40010000

08001098 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800109c:	f000 fde8 	bl	8001c70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010a0:	f000 f832 	bl	8001108 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010a4:	f7ff feb8 	bl	8000e18 <MX_GPIO_Init>
  MX_DMA_Init();
 80010a8:	f7ff fe98 	bl	8000ddc <MX_DMA_Init>
  MX_USART1_UART_Init();
 80010ac:	f000 fd00 	bl	8001ab0 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80010b0:	f7ff ff74 	bl	8000f9c <MX_I2C1_Init>
  MX_RTC_Init();
 80010b4:	f000 fa18 	bl	80014e8 <MX_RTC_Init>
  MX_ADC1_Init();
 80010b8:	f7ff fd8c 	bl	8000bd4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  //HAL_UART_Receive_IT(&huart1, RX1_Buffer, 4);
  //HAL_UART_Receive_DMA(&huart1, RX1_Buffer, 1);
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 80010bc:	4b0d      	ldr	r3, [pc, #52]	@ (80010f4 <main+0x5c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	68da      	ldr	r2, [r3, #12]
 80010c2:	4b0c      	ldr	r3, [pc, #48]	@ (80010f4 <main+0x5c>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f042 0210 	orr.w	r2, r2, #16
 80010ca:	60da      	str	r2, [r3, #12]
  HAL_UART_Receive_DMA(&huart1, RX1_Buffer, DMA_BUF_SIZE);
 80010cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010d0:	4909      	ldr	r1, [pc, #36]	@ (80010f8 <main+0x60>)
 80010d2:	4808      	ldr	r0, [pc, #32]	@ (80010f4 <main+0x5c>)
 80010d4:	f003 feab 	bl	8004e2e <HAL_UART_Receive_DMA>
  printf("The system has been initialized!\n");
 80010d8:	4808      	ldr	r0, [pc, #32]	@ (80010fc <main+0x64>)
 80010da:	f005 fd5b 	bl	8006b94 <puts>
  OLED_Init();
 80010de:	f000 f8a9 	bl	8001234 <OLED_Init>
  printf("The OLED has been initialized!\n");
 80010e2:	4807      	ldr	r0, [pc, #28]	@ (8001100 <main+0x68>)
 80010e4:	f005 fd56 	bl	8006b94 <puts>
  //OLED_Test();
  //printf("The IWDG has been initialized!\n");
  //printf("The WWDG has been initialized!\n");
  //printf("The PWR sleep has been initialized!\n");
  printf("The ADC VR test has been initialized!\n");
 80010e8:	4806      	ldr	r0, [pc, #24]	@ (8001104 <main+0x6c>)
 80010ea:	f005 fd53 	bl	8006b94 <puts>
  {
	  //IWDG_Test();
	  //printf("HELLO WORLD!\n");
	  //HAL_Delay(1000);
	  //RTC_Test();
	  ADC_VR_Test();
 80010ee:	f7ff fdeb 	bl	8000cc8 <ADC_VR_Test>
 80010f2:	e7fc      	b.n	80010ee <main+0x56>
 80010f4:	20000394 	.word	0x20000394
 80010f8:	20000274 	.word	0x20000274
 80010fc:	0800a4a4 	.word	0x0800a4a4
 8001100:	0800a4c8 	.word	0x0800a4c8
 8001104:	0800a4e8 	.word	0x0800a4e8

08001108 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b094      	sub	sp, #80	@ 0x50
 800110c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800110e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001112:	2228      	movs	r2, #40	@ 0x28
 8001114:	2100      	movs	r1, #0
 8001116:	4618      	mov	r0, r3
 8001118:	f005 fe3c 	bl	8006d94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800111c:	f107 0314 	add.w	r3, r7, #20
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
 8001128:	60da      	str	r2, [r3, #12]
 800112a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800112c:	1d3b      	adds	r3, r7, #4
 800112e:	2200      	movs	r2, #0
 8001130:	601a      	str	r2, [r3, #0]
 8001132:	605a      	str	r2, [r3, #4]
 8001134:	609a      	str	r2, [r3, #8]
 8001136:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001138:	2309      	movs	r3, #9
 800113a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800113c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001140:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001142:	2300      	movs	r3, #0
 8001144:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001146:	2301      	movs	r3, #1
 8001148:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800114a:	2301      	movs	r3, #1
 800114c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800114e:	2302      	movs	r3, #2
 8001150:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001152:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001156:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001158:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800115c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800115e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001162:	4618      	mov	r0, r3
 8001164:	f002 fc52 	bl	8003a0c <HAL_RCC_OscConfig>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800116e:	f000 f82b 	bl	80011c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001172:	230f      	movs	r3, #15
 8001174:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001176:	2302      	movs	r3, #2
 8001178:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800117a:	2300      	movs	r3, #0
 800117c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800117e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001182:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001184:	2300      	movs	r3, #0
 8001186:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001188:	f107 0314 	add.w	r3, r7, #20
 800118c:	2102      	movs	r1, #2
 800118e:	4618      	mov	r0, r3
 8001190:	f002 febe 	bl	8003f10 <HAL_RCC_ClockConfig>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800119a:	f000 f815 	bl	80011c8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 800119e:	2303      	movs	r3, #3
 80011a0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80011a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011a6:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80011a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80011ac:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011ae:	1d3b      	adds	r3, r7, #4
 80011b0:	4618      	mov	r0, r3
 80011b2:	f003 f83b 	bl	800422c <HAL_RCCEx_PeriphCLKConfig>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80011bc:	f000 f804 	bl	80011c8 <Error_Handler>
  }
}
 80011c0:	bf00      	nop
 80011c2:	3750      	adds	r7, #80	@ 0x50
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011cc:	b672      	cpsid	i
}
 80011ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011d0:	bf00      	nop
 80011d2:	e7fd      	b.n	80011d0 <Error_Handler+0x8>

080011d4 <WriteCmd>:
#include "oled.h"
#include "codetab.h"

void WriteCmd(unsigned char I2C_Command)//
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af04      	add	r7, sp, #16
 80011da:	4603      	mov	r3, r0
 80011dc:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1,OLED0561_ADD,COM,I2C_MEMADD_SIZE_8BIT,&I2C_Command,1,1000);
 80011de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011e2:	9302      	str	r3, [sp, #8]
 80011e4:	2301      	movs	r3, #1
 80011e6:	9301      	str	r3, [sp, #4]
 80011e8:	1dfb      	adds	r3, r7, #7
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	2301      	movs	r3, #1
 80011ee:	2200      	movs	r2, #0
 80011f0:	2178      	movs	r1, #120	@ 0x78
 80011f2:	4803      	ldr	r0, [pc, #12]	@ (8001200 <WriteCmd+0x2c>)
 80011f4:	f002 f896 	bl	8003324 <HAL_I2C_Mem_Write>
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000220 	.word	0x20000220

08001204 <WriteDat>:

void WriteDat(unsigned char I2C_Data)//
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af04      	add	r7, sp, #16
 800120a:	4603      	mov	r3, r0
 800120c:	71fb      	strb	r3, [r7, #7]
		HAL_I2C_Mem_Write(&hi2c1,OLED0561_ADD,DAT,I2C_MEMADD_SIZE_8BIT,&I2C_Data,1,1000);
 800120e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001212:	9302      	str	r3, [sp, #8]
 8001214:	2301      	movs	r3, #1
 8001216:	9301      	str	r3, [sp, #4]
 8001218:	1dfb      	adds	r3, r7, #7
 800121a:	9300      	str	r3, [sp, #0]
 800121c:	2301      	movs	r3, #1
 800121e:	2240      	movs	r2, #64	@ 0x40
 8001220:	2178      	movs	r1, #120	@ 0x78
 8001222:	4803      	ldr	r0, [pc, #12]	@ (8001230 <WriteDat+0x2c>)
 8001224:	f002 f87e 	bl	8003324 <HAL_I2C_Mem_Write>
}
 8001228:	bf00      	nop
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20000220 	.word	0x20000220

08001234 <OLED_Init>:

void OLED_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
	HAL_Delay(100); //
 8001238:	2064      	movs	r0, #100	@ 0x64
 800123a:	f000 fd7b 	bl	8001d34 <HAL_Delay>

	WriteCmd(0xAE); //display off
 800123e:	20ae      	movs	r0, #174	@ 0xae
 8001240:	f7ff ffc8 	bl	80011d4 <WriteCmd>
	WriteCmd(0x20);	//Set Memory Addressing Mode
 8001244:	2020      	movs	r0, #32
 8001246:	f7ff ffc5 	bl	80011d4 <WriteCmd>
	WriteCmd(0x10);	//00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800124a:	2010      	movs	r0, #16
 800124c:	f7ff ffc2 	bl	80011d4 <WriteCmd>
	WriteCmd(0xb0);	//Set Page Start Address for Page Addressing Mode,0-7
 8001250:	20b0      	movs	r0, #176	@ 0xb0
 8001252:	f7ff ffbf 	bl	80011d4 <WriteCmd>
	WriteCmd(0xc8);	//Set COM Output Scan Direction
 8001256:	20c8      	movs	r0, #200	@ 0xc8
 8001258:	f7ff ffbc 	bl	80011d4 <WriteCmd>
	WriteCmd(0x00); //---set low column address
 800125c:	2000      	movs	r0, #0
 800125e:	f7ff ffb9 	bl	80011d4 <WriteCmd>
	WriteCmd(0x10); //---set high column address
 8001262:	2010      	movs	r0, #16
 8001264:	f7ff ffb6 	bl	80011d4 <WriteCmd>
	WriteCmd(0x40); //--set start line address
 8001268:	2040      	movs	r0, #64	@ 0x40
 800126a:	f7ff ffb3 	bl	80011d4 <WriteCmd>
	WriteCmd(0x81); //--set contrast control register
 800126e:	2081      	movs	r0, #129	@ 0x81
 8001270:	f7ff ffb0 	bl	80011d4 <WriteCmd>
	WriteCmd(0xff); // 0x00~0xff
 8001274:	20ff      	movs	r0, #255	@ 0xff
 8001276:	f7ff ffad 	bl	80011d4 <WriteCmd>
	WriteCmd(0xa1); //--set segment re-map 0 to 127
 800127a:	20a1      	movs	r0, #161	@ 0xa1
 800127c:	f7ff ffaa 	bl	80011d4 <WriteCmd>
	WriteCmd(0xa6); //--set normal display
 8001280:	20a6      	movs	r0, #166	@ 0xa6
 8001282:	f7ff ffa7 	bl	80011d4 <WriteCmd>
	WriteCmd(0xa8); //--set multiplex ratio(1 to 64)
 8001286:	20a8      	movs	r0, #168	@ 0xa8
 8001288:	f7ff ffa4 	bl	80011d4 <WriteCmd>
	WriteCmd(0x3F); //
 800128c:	203f      	movs	r0, #63	@ 0x3f
 800128e:	f7ff ffa1 	bl	80011d4 <WriteCmd>
	WriteCmd(0xa4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001292:	20a4      	movs	r0, #164	@ 0xa4
 8001294:	f7ff ff9e 	bl	80011d4 <WriteCmd>
	WriteCmd(0xd3); //-set display offset
 8001298:	20d3      	movs	r0, #211	@ 0xd3
 800129a:	f7ff ff9b 	bl	80011d4 <WriteCmd>
	WriteCmd(0x00); //-not offset
 800129e:	2000      	movs	r0, #0
 80012a0:	f7ff ff98 	bl	80011d4 <WriteCmd>
	WriteCmd(0xd5); //--set display clock divide ratio/oscillator frequency
 80012a4:	20d5      	movs	r0, #213	@ 0xd5
 80012a6:	f7ff ff95 	bl	80011d4 <WriteCmd>
	WriteCmd(0xf0); //--set divide ratio
 80012aa:	20f0      	movs	r0, #240	@ 0xf0
 80012ac:	f7ff ff92 	bl	80011d4 <WriteCmd>
	WriteCmd(0xd9); //--set pre-charge period
 80012b0:	20d9      	movs	r0, #217	@ 0xd9
 80012b2:	f7ff ff8f 	bl	80011d4 <WriteCmd>
	WriteCmd(0x22); //
 80012b6:	2022      	movs	r0, #34	@ 0x22
 80012b8:	f7ff ff8c 	bl	80011d4 <WriteCmd>
	WriteCmd(0xda); //--set com pins hardware configuration
 80012bc:	20da      	movs	r0, #218	@ 0xda
 80012be:	f7ff ff89 	bl	80011d4 <WriteCmd>
	WriteCmd(0x12);
 80012c2:	2012      	movs	r0, #18
 80012c4:	f7ff ff86 	bl	80011d4 <WriteCmd>
	WriteCmd(0xdb); //--set vcomh
 80012c8:	20db      	movs	r0, #219	@ 0xdb
 80012ca:	f7ff ff83 	bl	80011d4 <WriteCmd>
	WriteCmd(0x20); //0x20,0.77xVcc
 80012ce:	2020      	movs	r0, #32
 80012d0:	f7ff ff80 	bl	80011d4 <WriteCmd>
	WriteCmd(0x8d); //--set DC-DC enable
 80012d4:	208d      	movs	r0, #141	@ 0x8d
 80012d6:	f7ff ff7d 	bl	80011d4 <WriteCmd>
	WriteCmd(0x14); //
 80012da:	2014      	movs	r0, #20
 80012dc:	f7ff ff7a 	bl	80011d4 <WriteCmd>
	WriteCmd(0xaf); //--turn on oled panel
 80012e0:	20af      	movs	r0, #175	@ 0xaf
 80012e2:	f7ff ff77 	bl	80011d4 <WriteCmd>
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}

080012ea <OLED_SetPos>:

void OLED_SetPos(unsigned char x, unsigned char y) //
{
 80012ea:	b580      	push	{r7, lr}
 80012ec:	b082      	sub	sp, #8
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	4603      	mov	r3, r0
 80012f2:	460a      	mov	r2, r1
 80012f4:	71fb      	strb	r3, [r7, #7]
 80012f6:	4613      	mov	r3, r2
 80012f8:	71bb      	strb	r3, [r7, #6]
	WriteCmd(0xb0+y);
 80012fa:	79bb      	ldrb	r3, [r7, #6]
 80012fc:	3b50      	subs	r3, #80	@ 0x50
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff ff67 	bl	80011d4 <WriteCmd>
	WriteCmd(((x&0xf0)>>4)|0x10);
 8001306:	79fb      	ldrb	r3, [r7, #7]
 8001308:	091b      	lsrs	r3, r3, #4
 800130a:	b2db      	uxtb	r3, r3
 800130c:	f043 0310 	orr.w	r3, r3, #16
 8001310:	b2db      	uxtb	r3, r3
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff ff5e 	bl	80011d4 <WriteCmd>
	WriteCmd((x&0x0f)|0x01);
 8001318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131c:	f003 030e 	and.w	r3, r3, #14
 8001320:	b25b      	sxtb	r3, r3
 8001322:	f043 0301 	orr.w	r3, r3, #1
 8001326:	b25b      	sxtb	r3, r3
 8001328:	b2db      	uxtb	r3, r3
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff ff52 	bl	80011d4 <WriteCmd>
}
 8001330:	bf00      	nop
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}

08001338 <OLED_Fill>:

void OLED_Fill(unsigned char fill_Data)//
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	71fb      	strb	r3, [r7, #7]
	unsigned char m,n;
	for(m=0;m<8;m++)
 8001342:	2300      	movs	r3, #0
 8001344:	73fb      	strb	r3, [r7, #15]
 8001346:	e01c      	b.n	8001382 <OLED_Fill+0x4a>
	{
		WriteCmd(0xb0+m);		//page0-page1
 8001348:	7bfb      	ldrb	r3, [r7, #15]
 800134a:	3b50      	subs	r3, #80	@ 0x50
 800134c:	b2db      	uxtb	r3, r3
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff ff40 	bl	80011d4 <WriteCmd>
		WriteCmd(0x00);		//low column start address
 8001354:	2000      	movs	r0, #0
 8001356:	f7ff ff3d 	bl	80011d4 <WriteCmd>
		WriteCmd(0x10);		//high column start address
 800135a:	2010      	movs	r0, #16
 800135c:	f7ff ff3a 	bl	80011d4 <WriteCmd>
		for(n=0;n<128;n++)
 8001360:	2300      	movs	r3, #0
 8001362:	73bb      	strb	r3, [r7, #14]
 8001364:	e006      	b.n	8001374 <OLED_Fill+0x3c>
		{
			WriteDat(fill_Data);
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff ff4b 	bl	8001204 <WriteDat>
		for(n=0;n<128;n++)
 800136e:	7bbb      	ldrb	r3, [r7, #14]
 8001370:	3301      	adds	r3, #1
 8001372:	73bb      	strb	r3, [r7, #14]
 8001374:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001378:	2b00      	cmp	r3, #0
 800137a:	daf4      	bge.n	8001366 <OLED_Fill+0x2e>
	for(m=0;m<8;m++)
 800137c:	7bfb      	ldrb	r3, [r7, #15]
 800137e:	3301      	adds	r3, #1
 8001380:	73fb      	strb	r3, [r7, #15]
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	2b07      	cmp	r3, #7
 8001386:	d9df      	bls.n	8001348 <OLED_Fill+0x10>
		}
	}
}
 8001388:	bf00      	nop
 800138a:	bf00      	nop
 800138c:	3710      	adds	r7, #16
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <OLED_CLS>:

void OLED_CLS(void)//
{
 8001392:	b580      	push	{r7, lr}
 8001394:	af00      	add	r7, sp, #0
	OLED_Fill(0x00);
 8001396:	2000      	movs	r0, #0
 8001398:	f7ff ffce 	bl	8001338 <OLED_Fill>
}
 800139c:	bf00      	nop
 800139e:	bd80      	pop	{r7, pc}

080013a0 <OLED_ShowStr>:
}

// Parameters     : x,y -- (x:0~127, y:0~7); ch[] -- ; TextSize -- (1:6*8 ; 2:8*16)
// Description    : codetab.hASCII,6*88*16
void OLED_ShowStr(unsigned char x, unsigned char y, unsigned char ch[], unsigned char TextSize)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	603a      	str	r2, [r7, #0]
 80013a8:	461a      	mov	r2, r3
 80013aa:	4603      	mov	r3, r0
 80013ac:	71fb      	strb	r3, [r7, #7]
 80013ae:	460b      	mov	r3, r1
 80013b0:	71bb      	strb	r3, [r7, #6]
 80013b2:	4613      	mov	r3, r2
 80013b4:	717b      	strb	r3, [r7, #5]
	unsigned char c = 0,i = 0,j = 0;
 80013b6:	2300      	movs	r3, #0
 80013b8:	737b      	strb	r3, [r7, #13]
 80013ba:	2300      	movs	r3, #0
 80013bc:	73fb      	strb	r3, [r7, #15]
 80013be:	2300      	movs	r3, #0
 80013c0:	73bb      	strb	r3, [r7, #14]
	switch(TextSize)
 80013c2:	797b      	ldrb	r3, [r7, #5]
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d032      	beq.n	800142e <OLED_ShowStr+0x8e>
 80013c8:	2b02      	cmp	r3, #2
 80013ca:	d07e      	beq.n	80014ca <OLED_ShowStr+0x12a>
				x += 8;
				j++;
			}
		}break;
	}
}
 80013cc:	e084      	b.n	80014d8 <OLED_ShowStr+0x138>
				c = ch[j] - 32;
 80013ce:	7bbb      	ldrb	r3, [r7, #14]
 80013d0:	683a      	ldr	r2, [r7, #0]
 80013d2:	4413      	add	r3, r2
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	3b20      	subs	r3, #32
 80013d8:	737b      	strb	r3, [r7, #13]
				if(x > 126)
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	2b7e      	cmp	r3, #126	@ 0x7e
 80013de:	d904      	bls.n	80013ea <OLED_ShowStr+0x4a>
					x = 0;
 80013e0:	2300      	movs	r3, #0
 80013e2:	71fb      	strb	r3, [r7, #7]
					y++;
 80013e4:	79bb      	ldrb	r3, [r7, #6]
 80013e6:	3301      	adds	r3, #1
 80013e8:	71bb      	strb	r3, [r7, #6]
				OLED_SetPos(x,y);
 80013ea:	79ba      	ldrb	r2, [r7, #6]
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	4611      	mov	r1, r2
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff ff7a 	bl	80012ea <OLED_SetPos>
				for(i=0;i<6;i++)
 80013f6:	2300      	movs	r3, #0
 80013f8:	73fb      	strb	r3, [r7, #15]
 80013fa:	e00f      	b.n	800141c <OLED_ShowStr+0x7c>
					WriteDat(F6x8[c][i]);
 80013fc:	7b7a      	ldrb	r2, [r7, #13]
 80013fe:	7bf9      	ldrb	r1, [r7, #15]
 8001400:	4837      	ldr	r0, [pc, #220]	@ (80014e0 <OLED_ShowStr+0x140>)
 8001402:	4613      	mov	r3, r2
 8001404:	005b      	lsls	r3, r3, #1
 8001406:	4413      	add	r3, r2
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	4403      	add	r3, r0
 800140c:	440b      	add	r3, r1
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff fef7 	bl	8001204 <WriteDat>
				for(i=0;i<6;i++)
 8001416:	7bfb      	ldrb	r3, [r7, #15]
 8001418:	3301      	adds	r3, #1
 800141a:	73fb      	strb	r3, [r7, #15]
 800141c:	7bfb      	ldrb	r3, [r7, #15]
 800141e:	2b05      	cmp	r3, #5
 8001420:	d9ec      	bls.n	80013fc <OLED_ShowStr+0x5c>
				x += 6;
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	3306      	adds	r3, #6
 8001426:	71fb      	strb	r3, [r7, #7]
				j++;
 8001428:	7bbb      	ldrb	r3, [r7, #14]
 800142a:	3301      	adds	r3, #1
 800142c:	73bb      	strb	r3, [r7, #14]
			while(ch[j] != '\0')
 800142e:	7bbb      	ldrb	r3, [r7, #14]
 8001430:	683a      	ldr	r2, [r7, #0]
 8001432:	4413      	add	r3, r2
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d1c9      	bne.n	80013ce <OLED_ShowStr+0x2e>
		}break;
 800143a:	e04d      	b.n	80014d8 <OLED_ShowStr+0x138>
				c = ch[j] - 32;
 800143c:	7bbb      	ldrb	r3, [r7, #14]
 800143e:	683a      	ldr	r2, [r7, #0]
 8001440:	4413      	add	r3, r2
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	3b20      	subs	r3, #32
 8001446:	737b      	strb	r3, [r7, #13]
				if(x > 120)
 8001448:	79fb      	ldrb	r3, [r7, #7]
 800144a:	2b78      	cmp	r3, #120	@ 0x78
 800144c:	d904      	bls.n	8001458 <OLED_ShowStr+0xb8>
					x = 0;
 800144e:	2300      	movs	r3, #0
 8001450:	71fb      	strb	r3, [r7, #7]
					y++;
 8001452:	79bb      	ldrb	r3, [r7, #6]
 8001454:	3301      	adds	r3, #1
 8001456:	71bb      	strb	r3, [r7, #6]
				OLED_SetPos(x,y);
 8001458:	79ba      	ldrb	r2, [r7, #6]
 800145a:	79fb      	ldrb	r3, [r7, #7]
 800145c:	4611      	mov	r1, r2
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff ff43 	bl	80012ea <OLED_SetPos>
				for(i=0;i<8;i++)
 8001464:	2300      	movs	r3, #0
 8001466:	73fb      	strb	r3, [r7, #15]
 8001468:	e00b      	b.n	8001482 <OLED_ShowStr+0xe2>
					WriteDat(F8X16[c*16+i]);
 800146a:	7b7b      	ldrb	r3, [r7, #13]
 800146c:	011a      	lsls	r2, r3, #4
 800146e:	7bfb      	ldrb	r3, [r7, #15]
 8001470:	4413      	add	r3, r2
 8001472:	4a1c      	ldr	r2, [pc, #112]	@ (80014e4 <OLED_ShowStr+0x144>)
 8001474:	5cd3      	ldrb	r3, [r2, r3]
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff fec4 	bl	8001204 <WriteDat>
				for(i=0;i<8;i++)
 800147c:	7bfb      	ldrb	r3, [r7, #15]
 800147e:	3301      	adds	r3, #1
 8001480:	73fb      	strb	r3, [r7, #15]
 8001482:	7bfb      	ldrb	r3, [r7, #15]
 8001484:	2b07      	cmp	r3, #7
 8001486:	d9f0      	bls.n	800146a <OLED_ShowStr+0xca>
				OLED_SetPos(x,y+1);
 8001488:	79bb      	ldrb	r3, [r7, #6]
 800148a:	3301      	adds	r3, #1
 800148c:	b2da      	uxtb	r2, r3
 800148e:	79fb      	ldrb	r3, [r7, #7]
 8001490:	4611      	mov	r1, r2
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff ff29 	bl	80012ea <OLED_SetPos>
				for(i=0;i<8;i++)
 8001498:	2300      	movs	r3, #0
 800149a:	73fb      	strb	r3, [r7, #15]
 800149c:	e00c      	b.n	80014b8 <OLED_ShowStr+0x118>
					WriteDat(F8X16[c*16+i+8]);
 800149e:	7b7b      	ldrb	r3, [r7, #13]
 80014a0:	011a      	lsls	r2, r3, #4
 80014a2:	7bfb      	ldrb	r3, [r7, #15]
 80014a4:	4413      	add	r3, r2
 80014a6:	3308      	adds	r3, #8
 80014a8:	4a0e      	ldr	r2, [pc, #56]	@ (80014e4 <OLED_ShowStr+0x144>)
 80014aa:	5cd3      	ldrb	r3, [r2, r3]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff fea9 	bl	8001204 <WriteDat>
				for(i=0;i<8;i++)
 80014b2:	7bfb      	ldrb	r3, [r7, #15]
 80014b4:	3301      	adds	r3, #1
 80014b6:	73fb      	strb	r3, [r7, #15]
 80014b8:	7bfb      	ldrb	r3, [r7, #15]
 80014ba:	2b07      	cmp	r3, #7
 80014bc:	d9ef      	bls.n	800149e <OLED_ShowStr+0xfe>
				x += 8;
 80014be:	79fb      	ldrb	r3, [r7, #7]
 80014c0:	3308      	adds	r3, #8
 80014c2:	71fb      	strb	r3, [r7, #7]
				j++;
 80014c4:	7bbb      	ldrb	r3, [r7, #14]
 80014c6:	3301      	adds	r3, #1
 80014c8:	73bb      	strb	r3, [r7, #14]
			while(ch[j] != '\0')
 80014ca:	7bbb      	ldrb	r3, [r7, #14]
 80014cc:	683a      	ldr	r2, [r7, #0]
 80014ce:	4413      	add	r3, r2
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1b2      	bne.n	800143c <OLED_ShowStr+0x9c>
		}break;
 80014d6:	bf00      	nop
}
 80014d8:	bf00      	nop
 80014da:	3710      	adds	r7, #16
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	0800a560 	.word	0x0800a560
 80014e4:	0800a788 	.word	0x0800a788

080014e8 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80014ee:	f107 030c 	add.w	r3, r7, #12
 80014f2:	2100      	movs	r1, #0
 80014f4:	460a      	mov	r2, r1
 80014f6:	801a      	strh	r2, [r3, #0]
 80014f8:	460a      	mov	r2, r1
 80014fa:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80014fc:	2300      	movs	r3, #0
 80014fe:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN RTC_Init 1 */
  __HAL_RCC_BKP_CLK_ENABLE();
 8001500:	4b31      	ldr	r3, [pc, #196]	@ (80015c8 <MX_RTC_Init+0xe0>)
 8001502:	69db      	ldr	r3, [r3, #28]
 8001504:	4a30      	ldr	r2, [pc, #192]	@ (80015c8 <MX_RTC_Init+0xe0>)
 8001506:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800150a:	61d3      	str	r3, [r2, #28]
 800150c:	4b2e      	ldr	r3, [pc, #184]	@ (80015c8 <MX_RTC_Init+0xe0>)
 800150e:	69db      	ldr	r3, [r3, #28]
 8001510:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001514:	607b      	str	r3, [r7, #4]
 8001516:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001518:	4b2b      	ldr	r3, [pc, #172]	@ (80015c8 <MX_RTC_Init+0xe0>)
 800151a:	69db      	ldr	r3, [r3, #28]
 800151c:	4a2a      	ldr	r2, [pc, #168]	@ (80015c8 <MX_RTC_Init+0xe0>)
 800151e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001522:	61d3      	str	r3, [r2, #28]
 8001524:	4b28      	ldr	r3, [pc, #160]	@ (80015c8 <MX_RTC_Init+0xe0>)
 8001526:	69db      	ldr	r3, [r3, #28]
 8001528:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800152c:	603b      	str	r3, [r7, #0]
 800152e:	683b      	ldr	r3, [r7, #0]
  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001530:	4b26      	ldr	r3, [pc, #152]	@ (80015cc <MX_RTC_Init+0xe4>)
 8001532:	4a27      	ldr	r2, [pc, #156]	@ (80015d0 <MX_RTC_Init+0xe8>)
 8001534:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001536:	4b25      	ldr	r3, [pc, #148]	@ (80015cc <MX_RTC_Init+0xe4>)
 8001538:	f04f 32ff 	mov.w	r2, #4294967295
 800153c:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 800153e:	4b23      	ldr	r3, [pc, #140]	@ (80015cc <MX_RTC_Init+0xe4>)
 8001540:	2200      	movs	r2, #0
 8001542:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001544:	4821      	ldr	r0, [pc, #132]	@ (80015cc <MX_RTC_Init+0xe4>)
 8001546:	f002 ffdd 	bl	8004504 <HAL_RTC_Init>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8001550:	f7ff fe3a 	bl	80011c8 <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x5051)
 8001554:	2101      	movs	r1, #1
 8001556:	481d      	ldr	r0, [pc, #116]	@ (80015cc <MX_RTC_Init+0xe4>)
 8001558:	f003 fb72 	bl	8004c40 <HAL_RTCEx_BKUPRead>
 800155c:	4603      	mov	r3, r0
 800155e:	f245 0251 	movw	r2, #20561	@ 0x5051
 8001562:	4293      	cmp	r3, r2
 8001564:	d02b      	beq.n	80015be <MX_RTC_Init+0xd6>
  {
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001566:	2300      	movs	r3, #0
 8001568:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = 0x0;
 800156a:	2300      	movs	r3, #0
 800156c:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = 0x0;
 800156e:	2300      	movs	r3, #0
 8001570:	73bb      	strb	r3, [r7, #14]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001572:	f107 030c 	add.w	r3, r7, #12
 8001576:	2201      	movs	r2, #1
 8001578:	4619      	mov	r1, r3
 800157a:	4814      	ldr	r0, [pc, #80]	@ (80015cc <MX_RTC_Init+0xe4>)
 800157c:	f003 f84e 	bl	800461c <HAL_RTC_SetTime>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001586:	f7ff fe1f 	bl	80011c8 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_SATURDAY;
 800158a:	2306      	movs	r3, #6
 800158c:	723b      	strb	r3, [r7, #8]
  DateToUpdate.Month = RTC_MONTH_FEBRUARY;
 800158e:	2302      	movs	r3, #2
 8001590:	727b      	strb	r3, [r7, #9]
  DateToUpdate.Date = 0x7;
 8001592:	2307      	movs	r3, #7
 8001594:	72bb      	strb	r3, [r7, #10]
  DateToUpdate.Year = 0x25;
 8001596:	2325      	movs	r3, #37	@ 0x25
 8001598:	72fb      	strb	r3, [r7, #11]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 800159a:	f107 0308 	add.w	r3, r7, #8
 800159e:	2201      	movs	r2, #1
 80015a0:	4619      	mov	r1, r3
 80015a2:	480a      	ldr	r0, [pc, #40]	@ (80015cc <MX_RTC_Init+0xe4>)
 80015a4:	f003 f8d2 	bl	800474c <HAL_RTC_SetDate>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_RTC_Init+0xca>
  {
    Error_Handler();
 80015ae:	f7ff fe0b 	bl	80011c8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
	  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x5051);
 80015b2:	f245 0251 	movw	r2, #20561	@ 0x5051
 80015b6:	2101      	movs	r1, #1
 80015b8:	4804      	ldr	r0, [pc, #16]	@ (80015cc <MX_RTC_Init+0xe4>)
 80015ba:	f003 fb27 	bl	8004c0c <HAL_RTCEx_BKUPWrite>
  }
  /* USER CODE END RTC_Init 2 */

}
 80015be:	bf00      	nop
 80015c0:	3710      	adds	r7, #16
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40021000 	.word	0x40021000
 80015cc:	20000378 	.word	0x20000378
 80015d0:	40002800 	.word	0x40002800

080015d4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a0b      	ldr	r2, [pc, #44]	@ (8001610 <HAL_RTC_MspInit+0x3c>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d110      	bne.n	8001608 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80015e6:	f002 fa05 	bl	80039f4 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80015ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001614 <HAL_RTC_MspInit+0x40>)
 80015ec:	69db      	ldr	r3, [r3, #28]
 80015ee:	4a09      	ldr	r2, [pc, #36]	@ (8001614 <HAL_RTC_MspInit+0x40>)
 80015f0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80015f4:	61d3      	str	r3, [r2, #28]
 80015f6:	4b07      	ldr	r3, [pc, #28]	@ (8001614 <HAL_RTC_MspInit+0x40>)
 80015f8:	69db      	ldr	r3, [r3, #28]
 80015fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001602:	4b05      	ldr	r3, [pc, #20]	@ (8001618 <HAL_RTC_MspInit+0x44>)
 8001604:	2201      	movs	r2, #1
 8001606:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001608:	bf00      	nop
 800160a:	3710      	adds	r7, #16
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40002800 	.word	0x40002800
 8001614:	40021000 	.word	0x40021000
 8001618:	4242043c 	.word	0x4242043c

0800161c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800161c:	b480      	push	{r7}
 800161e:	b085      	sub	sp, #20
 8001620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001622:	4b15      	ldr	r3, [pc, #84]	@ (8001678 <HAL_MspInit+0x5c>)
 8001624:	699b      	ldr	r3, [r3, #24]
 8001626:	4a14      	ldr	r2, [pc, #80]	@ (8001678 <HAL_MspInit+0x5c>)
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	6193      	str	r3, [r2, #24]
 800162e:	4b12      	ldr	r3, [pc, #72]	@ (8001678 <HAL_MspInit+0x5c>)
 8001630:	699b      	ldr	r3, [r3, #24]
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	60bb      	str	r3, [r7, #8]
 8001638:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800163a:	4b0f      	ldr	r3, [pc, #60]	@ (8001678 <HAL_MspInit+0x5c>)
 800163c:	69db      	ldr	r3, [r3, #28]
 800163e:	4a0e      	ldr	r2, [pc, #56]	@ (8001678 <HAL_MspInit+0x5c>)
 8001640:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001644:	61d3      	str	r3, [r2, #28]
 8001646:	4b0c      	ldr	r3, [pc, #48]	@ (8001678 <HAL_MspInit+0x5c>)
 8001648:	69db      	ldr	r3, [r3, #28]
 800164a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800164e:	607b      	str	r3, [r7, #4]
 8001650:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001652:	4b0a      	ldr	r3, [pc, #40]	@ (800167c <HAL_MspInit+0x60>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	60fb      	str	r3, [r7, #12]
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	4a04      	ldr	r2, [pc, #16]	@ (800167c <HAL_MspInit+0x60>)
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800166e:	bf00      	nop
 8001670:	3714      	adds	r7, #20
 8001672:	46bd      	mov	sp, r7
 8001674:	bc80      	pop	{r7}
 8001676:	4770      	bx	lr
 8001678:	40021000 	.word	0x40021000
 800167c:	40010000 	.word	0x40010000

08001680 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <NMI_Handler+0x4>

08001688 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800168c:	bf00      	nop
 800168e:	e7fd      	b.n	800168c <HardFault_Handler+0x4>

08001690 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001694:	bf00      	nop
 8001696:	e7fd      	b.n	8001694 <MemManage_Handler+0x4>

08001698 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800169c:	bf00      	nop
 800169e:	e7fd      	b.n	800169c <BusFault_Handler+0x4>

080016a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016a4:	bf00      	nop
 80016a6:	e7fd      	b.n	80016a4 <UsageFault_Handler+0x4>

080016a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016ac:	bf00      	nop
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bc80      	pop	{r7}
 80016b2:	4770      	bx	lr

080016b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016b8:	bf00      	nop
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bc80      	pop	{r7}
 80016be:	4770      	bx	lr

080016c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016c4:	bf00      	nop
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bc80      	pop	{r7}
 80016ca:	4770      	bx	lr

080016cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016d0:	f000 fb14 	bl	8001cfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016d4:	bf00      	nop
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80016dc:	2001      	movs	r0, #1
 80016de:	f001 fcc5 	bl	800306c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80016e2:	bf00      	nop
 80016e4:	bd80      	pop	{r7, pc}
	...

080016e8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80016ec:	4802      	ldr	r0, [pc, #8]	@ (80016f8 <DMA1_Channel5_IRQHandler+0x10>)
 80016ee:	f001 f9ed 	bl	8002acc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80016f2:	bf00      	nop
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	200003dc 	.word	0x200003dc

080016fc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001700:	2020      	movs	r0, #32
 8001702:	f001 fcb3 	bl	800306c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001706:	bf00      	nop
 8001708:	bd80      	pop	{r7, pc}
	...

0800170c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001710:	4803      	ldr	r0, [pc, #12]	@ (8001720 <USART1_IRQHandler+0x14>)
 8001712:	f003 fbb1 	bl	8004e78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  UART_IRQHandler(&huart1);
 8001716:	4802      	ldr	r0, [pc, #8]	@ (8001720 <USART1_IRQHandler+0x14>)
 8001718:	f000 f8b4 	bl	8001884 <UART_IRQHandler>
  /* USER CODE END USART1_IRQn 1 */
}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}
 8001720:	20000394 	.word	0x20000394

08001724 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	80fb      	strh	r3, [r7, #6]
	static uint32_t oldUWTick = 0;
	if ((uwTick - oldUWTick) < 200) return;
 800172e:	4b19      	ldr	r3, [pc, #100]	@ (8001794 <HAL_GPIO_EXTI_Callback+0x70>)
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	4b19      	ldr	r3, [pc, #100]	@ (8001798 <HAL_GPIO_EXTI_Callback+0x74>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	2bc7      	cmp	r3, #199	@ 0xc7
 800173a:	d927      	bls.n	800178c <HAL_GPIO_EXTI_Callback+0x68>
	oldUWTick = uwTick;
 800173c:	4b15      	ldr	r3, [pc, #84]	@ (8001794 <HAL_GPIO_EXTI_Callback+0x70>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a15      	ldr	r2, [pc, #84]	@ (8001798 <HAL_GPIO_EXTI_Callback+0x74>)
 8001742:	6013      	str	r3, [r2, #0]
	if (GPIO_Pin == GPIO_PIN_5)
 8001744:	88fb      	ldrh	r3, [r7, #6]
 8001746:	2b20      	cmp	r3, #32
 8001748:	d10e      	bne.n	8001768 <HAL_GPIO_EXTI_Callback+0x44>
	{
		LED_Control(LED1, ON);
 800174a:	2101      	movs	r1, #1
 800174c:	2001      	movs	r0, #1
 800174e:	f7ff fbed 	bl	8000f2c <LED_Control>
		LED_Control(LED2, ON);
 8001752:	2101      	movs	r1, #1
 8001754:	2002      	movs	r0, #2
 8001756:	f7ff fbe9 	bl	8000f2c <LED_Control>
		Key_Value = GPIO_PIN_5;
 800175a:	4b10      	ldr	r3, [pc, #64]	@ (800179c <HAL_GPIO_EXTI_Callback+0x78>)
 800175c:	2220      	movs	r2, #32
 800175e:	701a      	strb	r2, [r3, #0]
		printf("GPIO pin 5 has pressed\n");
 8001760:	480f      	ldr	r0, [pc, #60]	@ (80017a0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001762:	f005 fa17 	bl	8006b94 <puts>
 8001766:	e012      	b.n	800178e <HAL_GPIO_EXTI_Callback+0x6a>
	}
	else if (GPIO_Pin == GPIO_PIN_0)
 8001768:	88fb      	ldrh	r3, [r7, #6]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d10f      	bne.n	800178e <HAL_GPIO_EXTI_Callback+0x6a>
	{
		LED_Control(LED1, OFF);
 800176e:	2100      	movs	r1, #0
 8001770:	2001      	movs	r0, #1
 8001772:	f7ff fbdb 	bl	8000f2c <LED_Control>
		LED_Control(LED2, OFF);
 8001776:	2100      	movs	r1, #0
 8001778:	2002      	movs	r0, #2
 800177a:	f7ff fbd7 	bl	8000f2c <LED_Control>
		Key_Value = GPIO_PIN_0;
 800177e:	4b07      	ldr	r3, [pc, #28]	@ (800179c <HAL_GPIO_EXTI_Callback+0x78>)
 8001780:	2201      	movs	r2, #1
 8001782:	701a      	strb	r2, [r3, #0]
		printf("GPIO pin 0 has pressed\n");
 8001784:	4807      	ldr	r0, [pc, #28]	@ (80017a4 <HAL_GPIO_EXTI_Callback+0x80>)
 8001786:	f005 fa05 	bl	8006b94 <puts>
 800178a:	e000      	b.n	800178e <HAL_GPIO_EXTI_Callback+0x6a>
	if ((uwTick - oldUWTick) < 200) return;
 800178c:	bf00      	nop
	}
}
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	20000420 	.word	0x20000420
 8001798:	2000038c 	.word	0x2000038c
 800179c:	20000375 	.word	0x20000375
 80017a0:	0800a510 	.word	0x0800a510
 80017a4:	0800a528 	.word	0x0800a528

080017a8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a12      	ldr	r2, [pc, #72]	@ (8001800 <HAL_UART_RxCpltCallback+0x58>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d11e      	bne.n	80017f8 <HAL_UART_RxCpltCallback+0x50>
	{
		//HAL_UART_Transmit(&huart1, RX1_Buffer, 4, HAL_MAX_DELAY);
		//HAL_UART_Receive_IT(&huart1, RX1_Buffer, 4);
//		HAL_UART_Transmit_DMA(huart, RX1_Buffer, 1);
//		HAL_UART_Receive_IT(huart, RX1_Buffer, 1);
		uint8_t length = DMA_BUF_SIZE - RX1_OffSet;
 80017ba:	4b12      	ldr	r3, [pc, #72]	@ (8001804 <HAL_UART_RxCpltCallback+0x5c>)
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	425b      	negs	r3, r3
 80017c0:	73fb      	strb	r3, [r7, #15]
		HAL_UART_Transmit(huart, RX1_Buffer + RX1_OffSet, length, HAL_MAX_DELAY);
 80017c2:	4b10      	ldr	r3, [pc, #64]	@ (8001804 <HAL_UART_RxCpltCallback+0x5c>)
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	461a      	mov	r2, r3
 80017c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001808 <HAL_UART_RxCpltCallback+0x60>)
 80017ca:	18d1      	adds	r1, r2, r3
 80017cc:	7bfb      	ldrb	r3, [r7, #15]
 80017ce:	b29a      	uxth	r2, r3
 80017d0:	f04f 33ff 	mov.w	r3, #4294967295
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f003 fa9f 	bl	8004d18 <HAL_UART_Transmit>
		printf("\n");
 80017da:	200a      	movs	r0, #10
 80017dc:	f005 f97c 	bl	8006ad8 <putchar>
		printf("RX1_OffSet=%d\n", RX1_OffSet + length);
 80017e0:	4b08      	ldr	r3, [pc, #32]	@ (8001804 <HAL_UART_RxCpltCallback+0x5c>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	461a      	mov	r2, r3
 80017e6:	7bfb      	ldrb	r3, [r7, #15]
 80017e8:	4413      	add	r3, r2
 80017ea:	4619      	mov	r1, r3
 80017ec:	4807      	ldr	r0, [pc, #28]	@ (800180c <HAL_UART_RxCpltCallback+0x64>)
 80017ee:	f005 f961 	bl	8006ab4 <iprintf>
		RX1_OffSet = 0;
 80017f2:	4b04      	ldr	r3, [pc, #16]	@ (8001804 <HAL_UART_RxCpltCallback+0x5c>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	701a      	strb	r2, [r3, #0]
	}
}
 80017f8:	bf00      	nop
 80017fa:	3710      	adds	r7, #16
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40013800 	.word	0x40013800
 8001804:	20000374 	.word	0x20000374
 8001808:	20000274 	.word	0x20000274
 800180c:	0800a540 	.word	0x0800a540

08001810 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a15      	ldr	r2, [pc, #84]	@ (8001874 <HAL_UART_RxHalfCpltCallback+0x64>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d124      	bne.n	800186c <HAL_UART_RxHalfCpltCallback+0x5c>
	{
		uint8_t length = DMA_BUF_SIZE / 2 - RX1_OffSet;
 8001822:	4b15      	ldr	r3, [pc, #84]	@ (8001878 <HAL_UART_RxHalfCpltCallback+0x68>)
 8001824:	781a      	ldrb	r2, [r3, #0]
 8001826:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 800182a:	1a9b      	subs	r3, r3, r2
 800182c:	73fb      	strb	r3, [r7, #15]
		//printf("HLength=%d\n", length);
		HAL_UART_Transmit(huart, RX1_Buffer + RX1_OffSet, length, HAL_MAX_DELAY);
 800182e:	4b12      	ldr	r3, [pc, #72]	@ (8001878 <HAL_UART_RxHalfCpltCallback+0x68>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	461a      	mov	r2, r3
 8001834:	4b11      	ldr	r3, [pc, #68]	@ (800187c <HAL_UART_RxHalfCpltCallback+0x6c>)
 8001836:	18d1      	adds	r1, r2, r3
 8001838:	7bfb      	ldrb	r3, [r7, #15]
 800183a:	b29a      	uxth	r2, r3
 800183c:	f04f 33ff 	mov.w	r3, #4294967295
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f003 fa69 	bl	8004d18 <HAL_UART_Transmit>
		printf("\n");
 8001846:	200a      	movs	r0, #10
 8001848:	f005 f946 	bl	8006ad8 <putchar>
		printf("RX1_OffSet=%d\n", RX1_OffSet + length);
 800184c:	4b0a      	ldr	r3, [pc, #40]	@ (8001878 <HAL_UART_RxHalfCpltCallback+0x68>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	461a      	mov	r2, r3
 8001852:	7bfb      	ldrb	r3, [r7, #15]
 8001854:	4413      	add	r3, r2
 8001856:	4619      	mov	r1, r3
 8001858:	4809      	ldr	r0, [pc, #36]	@ (8001880 <HAL_UART_RxHalfCpltCallback+0x70>)
 800185a:	f005 f92b 	bl	8006ab4 <iprintf>
		RX1_OffSet += length;
 800185e:	4b06      	ldr	r3, [pc, #24]	@ (8001878 <HAL_UART_RxHalfCpltCallback+0x68>)
 8001860:	781a      	ldrb	r2, [r3, #0]
 8001862:	7bfb      	ldrb	r3, [r7, #15]
 8001864:	4413      	add	r3, r2
 8001866:	b2da      	uxtb	r2, r3
 8001868:	4b03      	ldr	r3, [pc, #12]	@ (8001878 <HAL_UART_RxHalfCpltCallback+0x68>)
 800186a:	701a      	strb	r2, [r3, #0]
	}
}
 800186c:	bf00      	nop
 800186e:	3710      	adds	r7, #16
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40013800 	.word	0x40013800
 8001878:	20000374 	.word	0x20000374
 800187c:	20000274 	.word	0x20000274
 8001880:	0800a540 	.word	0x0800a540

08001884 <UART_IRQHandler>:

void UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a1e      	ldr	r2, [pc, #120]	@ (800190c <UART_IRQHandler+0x88>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d136      	bne.n	8001904 <UART_IRQHandler+0x80>
	{
		if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) != RESET)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 0310 	and.w	r3, r3, #16
 80018a0:	2b10      	cmp	r3, #16
 80018a2:	d12f      	bne.n	8001904 <UART_IRQHandler+0x80>
		{
			__HAL_UART_CLEAR_IDLEFLAG(huart);
 80018a4:	2300      	movs	r3, #0
 80018a6:	60bb      	str	r3, [r7, #8]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	60bb      	str	r3, [r7, #8]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	60bb      	str	r3, [r7, #8]
 80018b8:	68bb      	ldr	r3, [r7, #8]
			uint8_t length = DMA_BUF_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx) - RX1_OffSet;
 80018ba:	4b15      	ldr	r3, [pc, #84]	@ (8001910 <UART_IRQHandler+0x8c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	b2da      	uxtb	r2, r3
 80018c2:	4b14      	ldr	r3, [pc, #80]	@ (8001914 <UART_IRQHandler+0x90>)
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	4413      	add	r3, r2
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	425b      	negs	r3, r3
 80018cc:	73fb      	strb	r3, [r7, #15]
			HAL_UART_Transmit(huart, RX1_Buffer + RX1_OffSet, length, HAL_MAX_DELAY);
 80018ce:	4b11      	ldr	r3, [pc, #68]	@ (8001914 <UART_IRQHandler+0x90>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	461a      	mov	r2, r3
 80018d4:	4b10      	ldr	r3, [pc, #64]	@ (8001918 <UART_IRQHandler+0x94>)
 80018d6:	18d1      	adds	r1, r2, r3
 80018d8:	7bfb      	ldrb	r3, [r7, #15]
 80018da:	b29a      	uxth	r2, r3
 80018dc:	f04f 33ff 	mov.w	r3, #4294967295
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f003 fa19 	bl	8004d18 <HAL_UART_Transmit>
			printf("\n");
 80018e6:	200a      	movs	r0, #10
 80018e8:	f005 f8f6 	bl	8006ad8 <putchar>
			printf("Idle Length=%d\n", length);
 80018ec:	7bfb      	ldrb	r3, [r7, #15]
 80018ee:	4619      	mov	r1, r3
 80018f0:	480a      	ldr	r0, [pc, #40]	@ (800191c <UART_IRQHandler+0x98>)
 80018f2:	f005 f8df 	bl	8006ab4 <iprintf>
			RX1_OffSet += length;
 80018f6:	4b07      	ldr	r3, [pc, #28]	@ (8001914 <UART_IRQHandler+0x90>)
 80018f8:	781a      	ldrb	r2, [r3, #0]
 80018fa:	7bfb      	ldrb	r3, [r7, #15]
 80018fc:	4413      	add	r3, r2
 80018fe:	b2da      	uxtb	r2, r3
 8001900:	4b04      	ldr	r3, [pc, #16]	@ (8001914 <UART_IRQHandler+0x90>)
 8001902:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001904:	bf00      	nop
 8001906:	3710      	adds	r7, #16
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	40013800 	.word	0x40013800
 8001910:	200003dc 	.word	0x200003dc
 8001914:	20000374 	.word	0x20000374
 8001918:	20000274 	.word	0x20000274
 800191c:	0800a550 	.word	0x0800a550

08001920 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  return 1;
 8001924:	2301      	movs	r3, #1
}
 8001926:	4618      	mov	r0, r3
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr

0800192e <_kill>:

int _kill(int pid, int sig)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	b082      	sub	sp, #8
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]
 8001936:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001938:	f005 fa7e 	bl	8006e38 <__errno>
 800193c:	4603      	mov	r3, r0
 800193e:	2216      	movs	r2, #22
 8001940:	601a      	str	r2, [r3, #0]
  return -1;
 8001942:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001946:	4618      	mov	r0, r3
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <_exit>:

void _exit (int status)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b082      	sub	sp, #8
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001956:	f04f 31ff 	mov.w	r1, #4294967295
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f7ff ffe7 	bl	800192e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001960:	bf00      	nop
 8001962:	e7fd      	b.n	8001960 <_exit+0x12>

08001964 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b086      	sub	sp, #24
 8001968:	af00      	add	r7, sp, #0
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	60b9      	str	r1, [r7, #8]
 800196e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001970:	2300      	movs	r3, #0
 8001972:	617b      	str	r3, [r7, #20]
 8001974:	e00a      	b.n	800198c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001976:	f3af 8000 	nop.w
 800197a:	4601      	mov	r1, r0
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	1c5a      	adds	r2, r3, #1
 8001980:	60ba      	str	r2, [r7, #8]
 8001982:	b2ca      	uxtb	r2, r1
 8001984:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	3301      	adds	r3, #1
 800198a:	617b      	str	r3, [r7, #20]
 800198c:	697a      	ldr	r2, [r7, #20]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	429a      	cmp	r2, r3
 8001992:	dbf0      	blt.n	8001976 <_read+0x12>
  }

  return len;
 8001994:	687b      	ldr	r3, [r7, #4]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3718      	adds	r7, #24
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}

0800199e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	b086      	sub	sp, #24
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	60f8      	str	r0, [r7, #12]
 80019a6:	60b9      	str	r1, [r7, #8]
 80019a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019aa:	2300      	movs	r3, #0
 80019ac:	617b      	str	r3, [r7, #20]
 80019ae:	e009      	b.n	80019c4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	1c5a      	adds	r2, r3, #1
 80019b4:	60ba      	str	r2, [r7, #8]
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f000 f921 	bl	8001c00 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	3301      	adds	r3, #1
 80019c2:	617b      	str	r3, [r7, #20]
 80019c4:	697a      	ldr	r2, [r7, #20]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	dbf1      	blt.n	80019b0 <_write+0x12>
  }
  return len;
 80019cc:	687b      	ldr	r3, [r7, #4]
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3718      	adds	r7, #24
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}

080019d6 <_close>:

int _close(int file)
{
 80019d6:	b480      	push	{r7}
 80019d8:	b083      	sub	sp, #12
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr

080019ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019fc:	605a      	str	r2, [r3, #4]
  return 0;
 80019fe:	2300      	movs	r3, #0
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bc80      	pop	{r7}
 8001a08:	4770      	bx	lr

08001a0a <_isatty>:

int _isatty(int file)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	b083      	sub	sp, #12
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a12:	2301      	movs	r3, #1
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bc80      	pop	{r7}
 8001a1c:	4770      	bx	lr

08001a1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	b085      	sub	sp, #20
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	60f8      	str	r0, [r7, #12]
 8001a26:	60b9      	str	r1, [r7, #8]
 8001a28:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a2a:	2300      	movs	r3, #0
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3714      	adds	r7, #20
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bc80      	pop	{r7}
 8001a34:	4770      	bx	lr
	...

08001a38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a40:	4a14      	ldr	r2, [pc, #80]	@ (8001a94 <_sbrk+0x5c>)
 8001a42:	4b15      	ldr	r3, [pc, #84]	@ (8001a98 <_sbrk+0x60>)
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a4c:	4b13      	ldr	r3, [pc, #76]	@ (8001a9c <_sbrk+0x64>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d102      	bne.n	8001a5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a54:	4b11      	ldr	r3, [pc, #68]	@ (8001a9c <_sbrk+0x64>)
 8001a56:	4a12      	ldr	r2, [pc, #72]	@ (8001aa0 <_sbrk+0x68>)
 8001a58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a5a:	4b10      	ldr	r3, [pc, #64]	@ (8001a9c <_sbrk+0x64>)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4413      	add	r3, r2
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d207      	bcs.n	8001a78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a68:	f005 f9e6 	bl	8006e38 <__errno>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	220c      	movs	r2, #12
 8001a70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a72:	f04f 33ff 	mov.w	r3, #4294967295
 8001a76:	e009      	b.n	8001a8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a78:	4b08      	ldr	r3, [pc, #32]	@ (8001a9c <_sbrk+0x64>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a7e:	4b07      	ldr	r3, [pc, #28]	@ (8001a9c <_sbrk+0x64>)
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4413      	add	r3, r2
 8001a86:	4a05      	ldr	r2, [pc, #20]	@ (8001a9c <_sbrk+0x64>)
 8001a88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3718      	adds	r7, #24
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	20005000 	.word	0x20005000
 8001a98:	00000400 	.word	0x00000400
 8001a9c:	20000390 	.word	0x20000390
 8001aa0:	20000570 	.word	0x20000570

08001aa4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001aa8:	bf00      	nop
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc80      	pop	{r7}
 8001aae:	4770      	bx	lr

08001ab0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ab4:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <MX_USART1_UART_Init+0x4c>)
 8001ab6:	4a12      	ldr	r2, [pc, #72]	@ (8001b00 <MX_USART1_UART_Init+0x50>)
 8001ab8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001aba:	4b10      	ldr	r3, [pc, #64]	@ (8001afc <MX_USART1_UART_Init+0x4c>)
 8001abc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ac0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8001afc <MX_USART1_UART_Init+0x4c>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8001afc <MX_USART1_UART_Init+0x4c>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ace:	4b0b      	ldr	r3, [pc, #44]	@ (8001afc <MX_USART1_UART_Init+0x4c>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ad4:	4b09      	ldr	r3, [pc, #36]	@ (8001afc <MX_USART1_UART_Init+0x4c>)
 8001ad6:	220c      	movs	r2, #12
 8001ad8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ada:	4b08      	ldr	r3, [pc, #32]	@ (8001afc <MX_USART1_UART_Init+0x4c>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ae0:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <MX_USART1_UART_Init+0x4c>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ae6:	4805      	ldr	r0, [pc, #20]	@ (8001afc <MX_USART1_UART_Init+0x4c>)
 8001ae8:	f003 f8c6 	bl	8004c78 <HAL_UART_Init>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001af2:	f7ff fb69 	bl	80011c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20000394 	.word	0x20000394
 8001b00:	40013800 	.word	0x40013800

08001b04 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b088      	sub	sp, #32
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0c:	f107 0310 	add.w	r3, r7, #16
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	605a      	str	r2, [r3, #4]
 8001b16:	609a      	str	r2, [r3, #8]
 8001b18:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a33      	ldr	r2, [pc, #204]	@ (8001bec <HAL_UART_MspInit+0xe8>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d15f      	bne.n	8001be4 <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b24:	4b32      	ldr	r3, [pc, #200]	@ (8001bf0 <HAL_UART_MspInit+0xec>)
 8001b26:	699b      	ldr	r3, [r3, #24]
 8001b28:	4a31      	ldr	r2, [pc, #196]	@ (8001bf0 <HAL_UART_MspInit+0xec>)
 8001b2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b2e:	6193      	str	r3, [r2, #24]
 8001b30:	4b2f      	ldr	r3, [pc, #188]	@ (8001bf0 <HAL_UART_MspInit+0xec>)
 8001b32:	699b      	ldr	r3, [r3, #24]
 8001b34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b38:	60fb      	str	r3, [r7, #12]
 8001b3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3c:	4b2c      	ldr	r3, [pc, #176]	@ (8001bf0 <HAL_UART_MspInit+0xec>)
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	4a2b      	ldr	r2, [pc, #172]	@ (8001bf0 <HAL_UART_MspInit+0xec>)
 8001b42:	f043 0304 	orr.w	r3, r3, #4
 8001b46:	6193      	str	r3, [r2, #24]
 8001b48:	4b29      	ldr	r3, [pc, #164]	@ (8001bf0 <HAL_UART_MspInit+0xec>)
 8001b4a:	699b      	ldr	r3, [r3, #24]
 8001b4c:	f003 0304 	and.w	r3, r3, #4
 8001b50:	60bb      	str	r3, [r7, #8]
 8001b52:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b58:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b62:	f107 0310 	add.w	r3, r7, #16
 8001b66:	4619      	mov	r1, r3
 8001b68:	4822      	ldr	r0, [pc, #136]	@ (8001bf4 <HAL_UART_MspInit+0xf0>)
 8001b6a:	f001 f8e3 	bl	8002d34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b72:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b74:	2300      	movs	r3, #0
 8001b76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7c:	f107 0310 	add.w	r3, r7, #16
 8001b80:	4619      	mov	r1, r3
 8001b82:	481c      	ldr	r0, [pc, #112]	@ (8001bf4 <HAL_UART_MspInit+0xf0>)
 8001b84:	f001 f8d6 	bl	8002d34 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001b88:	4b1b      	ldr	r3, [pc, #108]	@ (8001bf8 <HAL_UART_MspInit+0xf4>)
 8001b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8001bfc <HAL_UART_MspInit+0xf8>)
 8001b8c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8001bf8 <HAL_UART_MspInit+0xf4>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b94:	4b18      	ldr	r3, [pc, #96]	@ (8001bf8 <HAL_UART_MspInit+0xf4>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b9a:	4b17      	ldr	r3, [pc, #92]	@ (8001bf8 <HAL_UART_MspInit+0xf4>)
 8001b9c:	2280      	movs	r2, #128	@ 0x80
 8001b9e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ba0:	4b15      	ldr	r3, [pc, #84]	@ (8001bf8 <HAL_UART_MspInit+0xf4>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ba6:	4b14      	ldr	r3, [pc, #80]	@ (8001bf8 <HAL_UART_MspInit+0xf4>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001bac:	4b12      	ldr	r3, [pc, #72]	@ (8001bf8 <HAL_UART_MspInit+0xf4>)
 8001bae:	2220      	movs	r2, #32
 8001bb0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001bb2:	4b11      	ldr	r3, [pc, #68]	@ (8001bf8 <HAL_UART_MspInit+0xf4>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001bb8:	480f      	ldr	r0, [pc, #60]	@ (8001bf8 <HAL_UART_MspInit+0xf4>)
 8001bba:	f000 fe19 	bl	80027f0 <HAL_DMA_Init>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8001bc4:	f7ff fb00 	bl	80011c8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	4a0b      	ldr	r2, [pc, #44]	@ (8001bf8 <HAL_UART_MspInit+0xf4>)
 8001bcc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001bce:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf8 <HAL_UART_MspInit+0xf4>)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	2025      	movs	r0, #37	@ 0x25
 8001bda:	f000 fdd2 	bl	8002782 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001bde:	2025      	movs	r0, #37	@ 0x25
 8001be0:	f000 fdeb 	bl	80027ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001be4:	bf00      	nop
 8001be6:	3720      	adds	r7, #32
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	40013800 	.word	0x40013800
 8001bf0:	40021000 	.word	0x40021000
 8001bf4:	40010800 	.word	0x40010800
 8001bf8:	200003dc 	.word	0x200003dc
 8001bfc:	40020058 	.word	0x40020058

08001c00 <__io_putchar>:
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001c08:	1d39      	adds	r1, r7, #4
 8001c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0e:	2201      	movs	r2, #1
 8001c10:	4803      	ldr	r0, [pc, #12]	@ (8001c20 <__io_putchar+0x20>)
 8001c12:	f003 f881 	bl	8004d18 <HAL_UART_Transmit>
  return ch;
 8001c16:	687b      	ldr	r3, [r7, #4]
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3708      	adds	r7, #8
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	20000394 	.word	0x20000394

08001c24 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c24:	f7ff ff3e 	bl	8001aa4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c28:	480b      	ldr	r0, [pc, #44]	@ (8001c58 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c2a:	490c      	ldr	r1, [pc, #48]	@ (8001c5c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c2c:	4a0c      	ldr	r2, [pc, #48]	@ (8001c60 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c30:	e002      	b.n	8001c38 <LoopCopyDataInit>

08001c32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c36:	3304      	adds	r3, #4

08001c38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c3c:	d3f9      	bcc.n	8001c32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c3e:	4a09      	ldr	r2, [pc, #36]	@ (8001c64 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c40:	4c09      	ldr	r4, [pc, #36]	@ (8001c68 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c44:	e001      	b.n	8001c4a <LoopFillZerobss>

08001c46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c48:	3204      	adds	r2, #4

08001c4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c4c:	d3fb      	bcc.n	8001c46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c4e:	f005 f8f9 	bl	8006e44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c52:	f7ff fa21 	bl	8001098 <main>
  bx lr
 8001c56:	4770      	bx	lr
  ldr r0, =_sdata
 8001c58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c5c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001c60:	0800b1f8 	.word	0x0800b1f8
  ldr r2, =_sbss
 8001c64:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001c68:	20000570 	.word	0x20000570

08001c6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c6c:	e7fe      	b.n	8001c6c <ADC1_2_IRQHandler>
	...

08001c70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c74:	4b08      	ldr	r3, [pc, #32]	@ (8001c98 <HAL_Init+0x28>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a07      	ldr	r2, [pc, #28]	@ (8001c98 <HAL_Init+0x28>)
 8001c7a:	f043 0310 	orr.w	r3, r3, #16
 8001c7e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c80:	2003      	movs	r0, #3
 8001c82:	f000 fd73 	bl	800276c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c86:	200f      	movs	r0, #15
 8001c88:	f000 f808 	bl	8001c9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c8c:	f7ff fcc6 	bl	800161c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	40022000 	.word	0x40022000

08001c9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ca4:	4b12      	ldr	r3, [pc, #72]	@ (8001cf0 <HAL_InitTick+0x54>)
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	4b12      	ldr	r3, [pc, #72]	@ (8001cf4 <HAL_InitTick+0x58>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	4619      	mov	r1, r3
 8001cae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f000 fd8b 	bl	80027d6 <HAL_SYSTICK_Config>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e00e      	b.n	8001ce8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2b0f      	cmp	r3, #15
 8001cce:	d80a      	bhi.n	8001ce6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	6879      	ldr	r1, [r7, #4]
 8001cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cd8:	f000 fd53 	bl	8002782 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cdc:	4a06      	ldr	r2, [pc, #24]	@ (8001cf8 <HAL_InitTick+0x5c>)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	e000      	b.n	8001ce8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	20000000 	.word	0x20000000
 8001cf4:	20000008 	.word	0x20000008
 8001cf8:	20000004 	.word	0x20000004

08001cfc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d00:	4b05      	ldr	r3, [pc, #20]	@ (8001d18 <HAL_IncTick+0x1c>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	461a      	mov	r2, r3
 8001d06:	4b05      	ldr	r3, [pc, #20]	@ (8001d1c <HAL_IncTick+0x20>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	4a03      	ldr	r2, [pc, #12]	@ (8001d1c <HAL_IncTick+0x20>)
 8001d0e:	6013      	str	r3, [r2, #0]
}
 8001d10:	bf00      	nop
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bc80      	pop	{r7}
 8001d16:	4770      	bx	lr
 8001d18:	20000008 	.word	0x20000008
 8001d1c:	20000420 	.word	0x20000420

08001d20 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  return uwTick;
 8001d24:	4b02      	ldr	r3, [pc, #8]	@ (8001d30 <HAL_GetTick+0x10>)
 8001d26:	681b      	ldr	r3, [r3, #0]
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bc80      	pop	{r7}
 8001d2e:	4770      	bx	lr
 8001d30:	20000420 	.word	0x20000420

08001d34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d3c:	f7ff fff0 	bl	8001d20 <HAL_GetTick>
 8001d40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d4c:	d005      	beq.n	8001d5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d78 <HAL_Delay+0x44>)
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	461a      	mov	r2, r3
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	4413      	add	r3, r2
 8001d58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d5a:	bf00      	nop
 8001d5c:	f7ff ffe0 	bl	8001d20 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	68fa      	ldr	r2, [r7, #12]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d8f7      	bhi.n	8001d5c <HAL_Delay+0x28>
  {
  }
}
 8001d6c:	bf00      	nop
 8001d6e:	bf00      	nop
 8001d70:	3710      	adds	r7, #16
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	20000008 	.word	0x20000008

08001d7c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b086      	sub	sp, #24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d84:	2300      	movs	r3, #0
 8001d86:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001d90:	2300      	movs	r3, #0
 8001d92:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d101      	bne.n	8001d9e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e0be      	b.n	8001f1c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d109      	bne.n	8001dc0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2200      	movs	r2, #0
 8001db0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f7fe ff48 	bl	8000c50 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f000 fbc5 	bl	8002550 <ADC_ConversionStop_Disable>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dce:	f003 0310 	and.w	r3, r3, #16
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	f040 8099 	bne.w	8001f0a <HAL_ADC_Init+0x18e>
 8001dd8:	7dfb      	ldrb	r3, [r7, #23]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	f040 8095 	bne.w	8001f0a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001de8:	f023 0302 	bic.w	r3, r3, #2
 8001dec:	f043 0202 	orr.w	r2, r3, #2
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001dfc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	7b1b      	ldrb	r3, [r3, #12]
 8001e02:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e04:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e06:	68ba      	ldr	r2, [r7, #8]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e14:	d003      	beq.n	8001e1e <HAL_ADC_Init+0xa2>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d102      	bne.n	8001e24 <HAL_ADC_Init+0xa8>
 8001e1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e22:	e000      	b.n	8001e26 <HAL_ADC_Init+0xaa>
 8001e24:	2300      	movs	r3, #0
 8001e26:	693a      	ldr	r2, [r7, #16]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	7d1b      	ldrb	r3, [r3, #20]
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d119      	bne.n	8001e68 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	7b1b      	ldrb	r3, [r3, #12]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d109      	bne.n	8001e50 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	3b01      	subs	r3, #1
 8001e42:	035a      	lsls	r2, r3, #13
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e4c:	613b      	str	r3, [r7, #16]
 8001e4e:	e00b      	b.n	8001e68 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e54:	f043 0220 	orr.w	r2, r3, #32
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e60:	f043 0201 	orr.w	r2, r3, #1
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	689a      	ldr	r2, [r3, #8]
 8001e82:	4b28      	ldr	r3, [pc, #160]	@ (8001f24 <HAL_ADC_Init+0x1a8>)
 8001e84:	4013      	ands	r3, r2
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	6812      	ldr	r2, [r2, #0]
 8001e8a:	68b9      	ldr	r1, [r7, #8]
 8001e8c:	430b      	orrs	r3, r1
 8001e8e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e98:	d003      	beq.n	8001ea2 <HAL_ADC_Init+0x126>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d104      	bne.n	8001eac <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	691b      	ldr	r3, [r3, #16]
 8001ea6:	3b01      	subs	r3, #1
 8001ea8:	051b      	lsls	r3, r3, #20
 8001eaa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eb2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	689a      	ldr	r2, [r3, #8]
 8001ec6:	4b18      	ldr	r3, [pc, #96]	@ (8001f28 <HAL_ADC_Init+0x1ac>)
 8001ec8:	4013      	ands	r3, r2
 8001eca:	68ba      	ldr	r2, [r7, #8]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d10b      	bne.n	8001ee8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eda:	f023 0303 	bic.w	r3, r3, #3
 8001ede:	f043 0201 	orr.w	r2, r3, #1
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ee6:	e018      	b.n	8001f1a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eec:	f023 0312 	bic.w	r3, r3, #18
 8001ef0:	f043 0210 	orr.w	r2, r3, #16
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001efc:	f043 0201 	orr.w	r2, r3, #1
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f08:	e007      	b.n	8001f1a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f0e:	f043 0210 	orr.w	r2, r3, #16
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3718      	adds	r7, #24
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	ffe1f7fd 	.word	0xffe1f7fd
 8001f28:	ff1f0efe 	.word	0xff1f0efe

08001f2c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f34:	2300      	movs	r3, #0
 8001f36:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d101      	bne.n	8001f46 <HAL_ADC_Start+0x1a>
 8001f42:	2302      	movs	r3, #2
 8001f44:	e098      	b.n	8002078 <HAL_ADC_Start+0x14c>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2201      	movs	r2, #1
 8001f4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f000 faa4 	bl	800249c <ADC_Enable>
 8001f54:	4603      	mov	r3, r0
 8001f56:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001f58:	7bfb      	ldrb	r3, [r7, #15]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	f040 8087 	bne.w	800206e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f68:	f023 0301 	bic.w	r3, r3, #1
 8001f6c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a41      	ldr	r2, [pc, #260]	@ (8002080 <HAL_ADC_Start+0x154>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d105      	bne.n	8001f8a <HAL_ADC_Start+0x5e>
 8001f7e:	4b41      	ldr	r3, [pc, #260]	@ (8002084 <HAL_ADC_Start+0x158>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d115      	bne.n	8001fb6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f8e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d026      	beq.n	8001ff2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fa8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001fac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001fb4:	e01d      	b.n	8001ff2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a2f      	ldr	r2, [pc, #188]	@ (8002084 <HAL_ADC_Start+0x158>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d004      	beq.n	8001fd6 <HAL_ADC_Start+0xaa>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a2b      	ldr	r2, [pc, #172]	@ (8002080 <HAL_ADC_Start+0x154>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d10d      	bne.n	8001ff2 <HAL_ADC_Start+0xc6>
 8001fd6:	4b2b      	ldr	r3, [pc, #172]	@ (8002084 <HAL_ADC_Start+0x158>)
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d007      	beq.n	8001ff2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fe6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001fea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ff6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d006      	beq.n	800200c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002002:	f023 0206 	bic.w	r2, r3, #6
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	62da      	str	r2, [r3, #44]	@ 0x2c
 800200a:	e002      	b.n	8002012 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2200      	movs	r2, #0
 8002010:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f06f 0202 	mvn.w	r2, #2
 8002022:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800202e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002032:	d113      	bne.n	800205c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002038:	4a11      	ldr	r2, [pc, #68]	@ (8002080 <HAL_ADC_Start+0x154>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d105      	bne.n	800204a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800203e:	4b11      	ldr	r3, [pc, #68]	@ (8002084 <HAL_ADC_Start+0x158>)
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002046:	2b00      	cmp	r3, #0
 8002048:	d108      	bne.n	800205c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	689a      	ldr	r2, [r3, #8]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002058:	609a      	str	r2, [r3, #8]
 800205a:	e00c      	b.n	8002076 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	689a      	ldr	r2, [r3, #8]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	e003      	b.n	8002076 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002076:	7bfb      	ldrb	r3, [r7, #15]
}
 8002078:	4618      	mov	r0, r3
 800207a:	3710      	adds	r7, #16
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	40012800 	.word	0x40012800
 8002084:	40012400 	.word	0x40012400

08002088 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002088:	b590      	push	{r4, r7, lr}
 800208a:	b087      	sub	sp, #28
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002096:	2300      	movs	r3, #0
 8002098:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800209a:	2300      	movs	r3, #0
 800209c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800209e:	f7ff fe3f 	bl	8001d20 <HAL_GetTick>
 80020a2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d00b      	beq.n	80020ca <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020b6:	f043 0220 	orr.w	r2, r3, #32
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e0d3      	b.n	8002272 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d131      	bne.n	800213c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020de:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d12a      	bne.n	800213c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80020e6:	e021      	b.n	800212c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020ee:	d01d      	beq.n	800212c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d007      	beq.n	8002106 <HAL_ADC_PollForConversion+0x7e>
 80020f6:	f7ff fe13 	bl	8001d20 <HAL_GetTick>
 80020fa:	4602      	mov	r2, r0
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	683a      	ldr	r2, [r7, #0]
 8002102:	429a      	cmp	r2, r3
 8002104:	d212      	bcs.n	800212c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 0302 	and.w	r3, r3, #2
 8002110:	2b00      	cmp	r3, #0
 8002112:	d10b      	bne.n	800212c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002118:	f043 0204 	orr.w	r2, r3, #4
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e0a2      	b.n	8002272 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0302 	and.w	r3, r3, #2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d0d6      	beq.n	80020e8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800213a:	e070      	b.n	800221e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800213c:	4b4f      	ldr	r3, [pc, #316]	@ (800227c <HAL_ADC_PollForConversion+0x1f4>)
 800213e:	681c      	ldr	r4, [r3, #0]
 8002140:	2002      	movs	r0, #2
 8002142:	f002 f929 	bl	8004398 <HAL_RCCEx_GetPeriphCLKFreq>
 8002146:	4603      	mov	r3, r0
 8002148:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6919      	ldr	r1, [r3, #16]
 8002152:	4b4b      	ldr	r3, [pc, #300]	@ (8002280 <HAL_ADC_PollForConversion+0x1f8>)
 8002154:	400b      	ands	r3, r1
 8002156:	2b00      	cmp	r3, #0
 8002158:	d118      	bne.n	800218c <HAL_ADC_PollForConversion+0x104>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	68d9      	ldr	r1, [r3, #12]
 8002160:	4b48      	ldr	r3, [pc, #288]	@ (8002284 <HAL_ADC_PollForConversion+0x1fc>)
 8002162:	400b      	ands	r3, r1
 8002164:	2b00      	cmp	r3, #0
 8002166:	d111      	bne.n	800218c <HAL_ADC_PollForConversion+0x104>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	6919      	ldr	r1, [r3, #16]
 800216e:	4b46      	ldr	r3, [pc, #280]	@ (8002288 <HAL_ADC_PollForConversion+0x200>)
 8002170:	400b      	ands	r3, r1
 8002172:	2b00      	cmp	r3, #0
 8002174:	d108      	bne.n	8002188 <HAL_ADC_PollForConversion+0x100>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	68d9      	ldr	r1, [r3, #12]
 800217c:	4b43      	ldr	r3, [pc, #268]	@ (800228c <HAL_ADC_PollForConversion+0x204>)
 800217e:	400b      	ands	r3, r1
 8002180:	2b00      	cmp	r3, #0
 8002182:	d101      	bne.n	8002188 <HAL_ADC_PollForConversion+0x100>
 8002184:	2314      	movs	r3, #20
 8002186:	e020      	b.n	80021ca <HAL_ADC_PollForConversion+0x142>
 8002188:	2329      	movs	r3, #41	@ 0x29
 800218a:	e01e      	b.n	80021ca <HAL_ADC_PollForConversion+0x142>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	6919      	ldr	r1, [r3, #16]
 8002192:	4b3d      	ldr	r3, [pc, #244]	@ (8002288 <HAL_ADC_PollForConversion+0x200>)
 8002194:	400b      	ands	r3, r1
 8002196:	2b00      	cmp	r3, #0
 8002198:	d106      	bne.n	80021a8 <HAL_ADC_PollForConversion+0x120>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	68d9      	ldr	r1, [r3, #12]
 80021a0:	4b3a      	ldr	r3, [pc, #232]	@ (800228c <HAL_ADC_PollForConversion+0x204>)
 80021a2:	400b      	ands	r3, r1
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d00d      	beq.n	80021c4 <HAL_ADC_PollForConversion+0x13c>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	6919      	ldr	r1, [r3, #16]
 80021ae:	4b38      	ldr	r3, [pc, #224]	@ (8002290 <HAL_ADC_PollForConversion+0x208>)
 80021b0:	400b      	ands	r3, r1
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d108      	bne.n	80021c8 <HAL_ADC_PollForConversion+0x140>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	68d9      	ldr	r1, [r3, #12]
 80021bc:	4b34      	ldr	r3, [pc, #208]	@ (8002290 <HAL_ADC_PollForConversion+0x208>)
 80021be:	400b      	ands	r3, r1
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d101      	bne.n	80021c8 <HAL_ADC_PollForConversion+0x140>
 80021c4:	2354      	movs	r3, #84	@ 0x54
 80021c6:	e000      	b.n	80021ca <HAL_ADC_PollForConversion+0x142>
 80021c8:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80021ca:	fb02 f303 	mul.w	r3, r2, r3
 80021ce:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021d0:	e021      	b.n	8002216 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021d8:	d01a      	beq.n	8002210 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d007      	beq.n	80021f0 <HAL_ADC_PollForConversion+0x168>
 80021e0:	f7ff fd9e 	bl	8001d20 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	683a      	ldr	r2, [r7, #0]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d20f      	bcs.n	8002210 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d90b      	bls.n	8002210 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021fc:	f043 0204 	orr.w	r2, r3, #4
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 800220c:	2303      	movs	r3, #3
 800220e:	e030      	b.n	8002272 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	3301      	adds	r3, #1
 8002214:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	693a      	ldr	r2, [r7, #16]
 800221a:	429a      	cmp	r2, r3
 800221c:	d8d9      	bhi.n	80021d2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f06f 0212 	mvn.w	r2, #18
 8002226:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800222c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800223e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002242:	d115      	bne.n	8002270 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002248:	2b00      	cmp	r3, #0
 800224a:	d111      	bne.n	8002270 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002250:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800225c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d105      	bne.n	8002270 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002268:	f043 0201 	orr.w	r2, r3, #1
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	371c      	adds	r7, #28
 8002276:	46bd      	mov	sp, r7
 8002278:	bd90      	pop	{r4, r7, pc}
 800227a:	bf00      	nop
 800227c:	20000000 	.word	0x20000000
 8002280:	24924924 	.word	0x24924924
 8002284:	00924924 	.word	0x00924924
 8002288:	12492492 	.word	0x12492492
 800228c:	00492492 	.word	0x00492492
 8002290:	00249249 	.word	0x00249249

08002294 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	370c      	adds	r7, #12
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bc80      	pop	{r7}
 80022aa:	4770      	bx	lr

080022ac <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80022ac:	b480      	push	{r7}
 80022ae:	b085      	sub	sp, #20
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022b6:	2300      	movs	r3, #0
 80022b8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80022ba:	2300      	movs	r3, #0
 80022bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d101      	bne.n	80022cc <HAL_ADC_ConfigChannel+0x20>
 80022c8:	2302      	movs	r3, #2
 80022ca:	e0dc      	b.n	8002486 <HAL_ADC_ConfigChannel+0x1da>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	2b06      	cmp	r3, #6
 80022da:	d81c      	bhi.n	8002316 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685a      	ldr	r2, [r3, #4]
 80022e6:	4613      	mov	r3, r2
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	4413      	add	r3, r2
 80022ec:	3b05      	subs	r3, #5
 80022ee:	221f      	movs	r2, #31
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	43db      	mvns	r3, r3
 80022f6:	4019      	ands	r1, r3
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	6818      	ldr	r0, [r3, #0]
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685a      	ldr	r2, [r3, #4]
 8002300:	4613      	mov	r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	4413      	add	r3, r2
 8002306:	3b05      	subs	r3, #5
 8002308:	fa00 f203 	lsl.w	r2, r0, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	430a      	orrs	r2, r1
 8002312:	635a      	str	r2, [r3, #52]	@ 0x34
 8002314:	e03c      	b.n	8002390 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	2b0c      	cmp	r3, #12
 800231c:	d81c      	bhi.n	8002358 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685a      	ldr	r2, [r3, #4]
 8002328:	4613      	mov	r3, r2
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	4413      	add	r3, r2
 800232e:	3b23      	subs	r3, #35	@ 0x23
 8002330:	221f      	movs	r2, #31
 8002332:	fa02 f303 	lsl.w	r3, r2, r3
 8002336:	43db      	mvns	r3, r3
 8002338:	4019      	ands	r1, r3
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	6818      	ldr	r0, [r3, #0]
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685a      	ldr	r2, [r3, #4]
 8002342:	4613      	mov	r3, r2
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	4413      	add	r3, r2
 8002348:	3b23      	subs	r3, #35	@ 0x23
 800234a:	fa00 f203 	lsl.w	r2, r0, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	430a      	orrs	r2, r1
 8002354:	631a      	str	r2, [r3, #48]	@ 0x30
 8002356:	e01b      	b.n	8002390 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	685a      	ldr	r2, [r3, #4]
 8002362:	4613      	mov	r3, r2
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	4413      	add	r3, r2
 8002368:	3b41      	subs	r3, #65	@ 0x41
 800236a:	221f      	movs	r2, #31
 800236c:	fa02 f303 	lsl.w	r3, r2, r3
 8002370:	43db      	mvns	r3, r3
 8002372:	4019      	ands	r1, r3
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	6818      	ldr	r0, [r3, #0]
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685a      	ldr	r2, [r3, #4]
 800237c:	4613      	mov	r3, r2
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	4413      	add	r3, r2
 8002382:	3b41      	subs	r3, #65	@ 0x41
 8002384:	fa00 f203 	lsl.w	r2, r0, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	430a      	orrs	r2, r1
 800238e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2b09      	cmp	r3, #9
 8002396:	d91c      	bls.n	80023d2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	68d9      	ldr	r1, [r3, #12]
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	4613      	mov	r3, r2
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	4413      	add	r3, r2
 80023a8:	3b1e      	subs	r3, #30
 80023aa:	2207      	movs	r2, #7
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	43db      	mvns	r3, r3
 80023b2:	4019      	ands	r1, r3
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	6898      	ldr	r0, [r3, #8]
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	4613      	mov	r3, r2
 80023be:	005b      	lsls	r3, r3, #1
 80023c0:	4413      	add	r3, r2
 80023c2:	3b1e      	subs	r3, #30
 80023c4:	fa00 f203 	lsl.w	r2, r0, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	430a      	orrs	r2, r1
 80023ce:	60da      	str	r2, [r3, #12]
 80023d0:	e019      	b.n	8002406 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	6919      	ldr	r1, [r3, #16]
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	4613      	mov	r3, r2
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	4413      	add	r3, r2
 80023e2:	2207      	movs	r2, #7
 80023e4:	fa02 f303 	lsl.w	r3, r2, r3
 80023e8:	43db      	mvns	r3, r3
 80023ea:	4019      	ands	r1, r3
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	6898      	ldr	r0, [r3, #8]
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	4613      	mov	r3, r2
 80023f6:	005b      	lsls	r3, r3, #1
 80023f8:	4413      	add	r3, r2
 80023fa:	fa00 f203 	lsl.w	r2, r0, r3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	430a      	orrs	r2, r1
 8002404:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2b10      	cmp	r3, #16
 800240c:	d003      	beq.n	8002416 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002412:	2b11      	cmp	r3, #17
 8002414:	d132      	bne.n	800247c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a1d      	ldr	r2, [pc, #116]	@ (8002490 <HAL_ADC_ConfigChannel+0x1e4>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d125      	bne.n	800246c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d126      	bne.n	800247c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	689a      	ldr	r2, [r3, #8]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800243c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2b10      	cmp	r3, #16
 8002444:	d11a      	bne.n	800247c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002446:	4b13      	ldr	r3, [pc, #76]	@ (8002494 <HAL_ADC_ConfigChannel+0x1e8>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a13      	ldr	r2, [pc, #76]	@ (8002498 <HAL_ADC_ConfigChannel+0x1ec>)
 800244c:	fba2 2303 	umull	r2, r3, r2, r3
 8002450:	0c9a      	lsrs	r2, r3, #18
 8002452:	4613      	mov	r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	4413      	add	r3, r2
 8002458:	005b      	lsls	r3, r3, #1
 800245a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800245c:	e002      	b.n	8002464 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	3b01      	subs	r3, #1
 8002462:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d1f9      	bne.n	800245e <HAL_ADC_ConfigChannel+0x1b2>
 800246a:	e007      	b.n	800247c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002470:	f043 0220 	orr.w	r2, r3, #32
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002484:	7bfb      	ldrb	r3, [r7, #15]
}
 8002486:	4618      	mov	r0, r3
 8002488:	3714      	adds	r7, #20
 800248a:	46bd      	mov	sp, r7
 800248c:	bc80      	pop	{r7}
 800248e:	4770      	bx	lr
 8002490:	40012400 	.word	0x40012400
 8002494:	20000000 	.word	0x20000000
 8002498:	431bde83 	.word	0x431bde83

0800249c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80024a4:	2300      	movs	r3, #0
 80024a6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80024a8:	2300      	movs	r3, #0
 80024aa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d040      	beq.n	800253c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	689a      	ldr	r2, [r3, #8]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f042 0201 	orr.w	r2, r2, #1
 80024c8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002548 <ADC_Enable+0xac>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a1f      	ldr	r2, [pc, #124]	@ (800254c <ADC_Enable+0xb0>)
 80024d0:	fba2 2303 	umull	r2, r3, r2, r3
 80024d4:	0c9b      	lsrs	r3, r3, #18
 80024d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024d8:	e002      	b.n	80024e0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	3b01      	subs	r3, #1
 80024de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d1f9      	bne.n	80024da <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80024e6:	f7ff fc1b 	bl	8001d20 <HAL_GetTick>
 80024ea:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80024ec:	e01f      	b.n	800252e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024ee:	f7ff fc17 	bl	8001d20 <HAL_GetTick>
 80024f2:	4602      	mov	r2, r0
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d918      	bls.n	800252e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	f003 0301 	and.w	r3, r3, #1
 8002506:	2b01      	cmp	r3, #1
 8002508:	d011      	beq.n	800252e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800250e:	f043 0210 	orr.w	r2, r3, #16
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800251a:	f043 0201 	orr.w	r2, r3, #1
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e007      	b.n	800253e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f003 0301 	and.w	r3, r3, #1
 8002538:	2b01      	cmp	r3, #1
 800253a:	d1d8      	bne.n	80024ee <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	3710      	adds	r7, #16
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	20000000 	.word	0x20000000
 800254c:	431bde83 	.word	0x431bde83

08002550 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002558:	2300      	movs	r3, #0
 800255a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f003 0301 	and.w	r3, r3, #1
 8002566:	2b01      	cmp	r3, #1
 8002568:	d12e      	bne.n	80025c8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	689a      	ldr	r2, [r3, #8]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f022 0201 	bic.w	r2, r2, #1
 8002578:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800257a:	f7ff fbd1 	bl	8001d20 <HAL_GetTick>
 800257e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002580:	e01b      	b.n	80025ba <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002582:	f7ff fbcd 	bl	8001d20 <HAL_GetTick>
 8002586:	4602      	mov	r2, r0
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	2b02      	cmp	r3, #2
 800258e:	d914      	bls.n	80025ba <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	2b01      	cmp	r3, #1
 800259c:	d10d      	bne.n	80025ba <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025a2:	f043 0210 	orr.w	r2, r3, #16
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ae:	f043 0201 	orr.w	r2, r3, #1
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e007      	b.n	80025ca <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	f003 0301 	and.w	r3, r3, #1
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d0dc      	beq.n	8002582 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80025c8:	2300      	movs	r3, #0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3710      	adds	r7, #16
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
	...

080025d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b085      	sub	sp, #20
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f003 0307 	and.w	r3, r3, #7
 80025e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002618 <__NVIC_SetPriorityGrouping+0x44>)
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ea:	68ba      	ldr	r2, [r7, #8]
 80025ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025f0:	4013      	ands	r3, r2
 80025f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002600:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002604:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002606:	4a04      	ldr	r2, [pc, #16]	@ (8002618 <__NVIC_SetPriorityGrouping+0x44>)
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	60d3      	str	r3, [r2, #12]
}
 800260c:	bf00      	nop
 800260e:	3714      	adds	r7, #20
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	e000ed00 	.word	0xe000ed00

0800261c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002620:	4b04      	ldr	r3, [pc, #16]	@ (8002634 <__NVIC_GetPriorityGrouping+0x18>)
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	0a1b      	lsrs	r3, r3, #8
 8002626:	f003 0307 	and.w	r3, r3, #7
}
 800262a:	4618      	mov	r0, r3
 800262c:	46bd      	mov	sp, r7
 800262e:	bc80      	pop	{r7}
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	e000ed00 	.word	0xe000ed00

08002638 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	4603      	mov	r3, r0
 8002640:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002646:	2b00      	cmp	r3, #0
 8002648:	db0b      	blt.n	8002662 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800264a:	79fb      	ldrb	r3, [r7, #7]
 800264c:	f003 021f 	and.w	r2, r3, #31
 8002650:	4906      	ldr	r1, [pc, #24]	@ (800266c <__NVIC_EnableIRQ+0x34>)
 8002652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002656:	095b      	lsrs	r3, r3, #5
 8002658:	2001      	movs	r0, #1
 800265a:	fa00 f202 	lsl.w	r2, r0, r2
 800265e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002662:	bf00      	nop
 8002664:	370c      	adds	r7, #12
 8002666:	46bd      	mov	sp, r7
 8002668:	bc80      	pop	{r7}
 800266a:	4770      	bx	lr
 800266c:	e000e100 	.word	0xe000e100

08002670 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	4603      	mov	r3, r0
 8002678:	6039      	str	r1, [r7, #0]
 800267a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800267c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002680:	2b00      	cmp	r3, #0
 8002682:	db0a      	blt.n	800269a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	b2da      	uxtb	r2, r3
 8002688:	490c      	ldr	r1, [pc, #48]	@ (80026bc <__NVIC_SetPriority+0x4c>)
 800268a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268e:	0112      	lsls	r2, r2, #4
 8002690:	b2d2      	uxtb	r2, r2
 8002692:	440b      	add	r3, r1
 8002694:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002698:	e00a      	b.n	80026b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	b2da      	uxtb	r2, r3
 800269e:	4908      	ldr	r1, [pc, #32]	@ (80026c0 <__NVIC_SetPriority+0x50>)
 80026a0:	79fb      	ldrb	r3, [r7, #7]
 80026a2:	f003 030f 	and.w	r3, r3, #15
 80026a6:	3b04      	subs	r3, #4
 80026a8:	0112      	lsls	r2, r2, #4
 80026aa:	b2d2      	uxtb	r2, r2
 80026ac:	440b      	add	r3, r1
 80026ae:	761a      	strb	r2, [r3, #24]
}
 80026b0:	bf00      	nop
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bc80      	pop	{r7}
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	e000e100 	.word	0xe000e100
 80026c0:	e000ed00 	.word	0xe000ed00

080026c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b089      	sub	sp, #36	@ 0x24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f003 0307 	and.w	r3, r3, #7
 80026d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	f1c3 0307 	rsb	r3, r3, #7
 80026de:	2b04      	cmp	r3, #4
 80026e0:	bf28      	it	cs
 80026e2:	2304      	movcs	r3, #4
 80026e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	3304      	adds	r3, #4
 80026ea:	2b06      	cmp	r3, #6
 80026ec:	d902      	bls.n	80026f4 <NVIC_EncodePriority+0x30>
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	3b03      	subs	r3, #3
 80026f2:	e000      	b.n	80026f6 <NVIC_EncodePriority+0x32>
 80026f4:	2300      	movs	r3, #0
 80026f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f8:	f04f 32ff 	mov.w	r2, #4294967295
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002702:	43da      	mvns	r2, r3
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	401a      	ands	r2, r3
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800270c:	f04f 31ff 	mov.w	r1, #4294967295
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	fa01 f303 	lsl.w	r3, r1, r3
 8002716:	43d9      	mvns	r1, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800271c:	4313      	orrs	r3, r2
         );
}
 800271e:	4618      	mov	r0, r3
 8002720:	3724      	adds	r7, #36	@ 0x24
 8002722:	46bd      	mov	sp, r7
 8002724:	bc80      	pop	{r7}
 8002726:	4770      	bx	lr

08002728 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	3b01      	subs	r3, #1
 8002734:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002738:	d301      	bcc.n	800273e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800273a:	2301      	movs	r3, #1
 800273c:	e00f      	b.n	800275e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800273e:	4a0a      	ldr	r2, [pc, #40]	@ (8002768 <SysTick_Config+0x40>)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	3b01      	subs	r3, #1
 8002744:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002746:	210f      	movs	r1, #15
 8002748:	f04f 30ff 	mov.w	r0, #4294967295
 800274c:	f7ff ff90 	bl	8002670 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002750:	4b05      	ldr	r3, [pc, #20]	@ (8002768 <SysTick_Config+0x40>)
 8002752:	2200      	movs	r2, #0
 8002754:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002756:	4b04      	ldr	r3, [pc, #16]	@ (8002768 <SysTick_Config+0x40>)
 8002758:	2207      	movs	r2, #7
 800275a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	e000e010 	.word	0xe000e010

0800276c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f7ff ff2d 	bl	80025d4 <__NVIC_SetPriorityGrouping>
}
 800277a:	bf00      	nop
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002782:	b580      	push	{r7, lr}
 8002784:	b086      	sub	sp, #24
 8002786:	af00      	add	r7, sp, #0
 8002788:	4603      	mov	r3, r0
 800278a:	60b9      	str	r1, [r7, #8]
 800278c:	607a      	str	r2, [r7, #4]
 800278e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002790:	2300      	movs	r3, #0
 8002792:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002794:	f7ff ff42 	bl	800261c <__NVIC_GetPriorityGrouping>
 8002798:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	68b9      	ldr	r1, [r7, #8]
 800279e:	6978      	ldr	r0, [r7, #20]
 80027a0:	f7ff ff90 	bl	80026c4 <NVIC_EncodePriority>
 80027a4:	4602      	mov	r2, r0
 80027a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027aa:	4611      	mov	r1, r2
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff ff5f 	bl	8002670 <__NVIC_SetPriority>
}
 80027b2:	bf00      	nop
 80027b4:	3718      	adds	r7, #24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}

080027ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027ba:	b580      	push	{r7, lr}
 80027bc:	b082      	sub	sp, #8
 80027be:	af00      	add	r7, sp, #0
 80027c0:	4603      	mov	r3, r0
 80027c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7ff ff35 	bl	8002638 <__NVIC_EnableIRQ>
}
 80027ce:	bf00      	nop
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}

080027d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b082      	sub	sp, #8
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f7ff ffa2 	bl	8002728 <SysTick_Config>
 80027e4:	4603      	mov	r3, r0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
	...

080027f0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027f8:	2300      	movs	r3, #0
 80027fa:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e043      	b.n	800288e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	461a      	mov	r2, r3
 800280c:	4b22      	ldr	r3, [pc, #136]	@ (8002898 <HAL_DMA_Init+0xa8>)
 800280e:	4413      	add	r3, r2
 8002810:	4a22      	ldr	r2, [pc, #136]	@ (800289c <HAL_DMA_Init+0xac>)
 8002812:	fba2 2303 	umull	r2, r3, r2, r3
 8002816:	091b      	lsrs	r3, r3, #4
 8002818:	009a      	lsls	r2, r3, #2
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a1f      	ldr	r2, [pc, #124]	@ (80028a0 <HAL_DMA_Init+0xb0>)
 8002822:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2202      	movs	r2, #2
 8002828:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800283a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800283e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002848:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002854:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	695b      	ldr	r3, [r3, #20]
 800285a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002860:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	69db      	ldr	r3, [r3, #28]
 8002866:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	4313      	orrs	r3, r2
 800286c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3714      	adds	r7, #20
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr
 8002898:	bffdfff8 	.word	0xbffdfff8
 800289c:	cccccccd 	.word	0xcccccccd
 80028a0:	40020000 	.word	0x40020000

080028a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b086      	sub	sp, #24
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	60f8      	str	r0, [r7, #12]
 80028ac:	60b9      	str	r1, [r7, #8]
 80028ae:	607a      	str	r2, [r7, #4]
 80028b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028b2:	2300      	movs	r3, #0
 80028b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d101      	bne.n	80028c4 <HAL_DMA_Start_IT+0x20>
 80028c0:	2302      	movs	r3, #2
 80028c2:	e04b      	b.n	800295c <HAL_DMA_Start_IT+0xb8>
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2201      	movs	r2, #1
 80028c8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d13a      	bne.n	800294e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2202      	movs	r2, #2
 80028dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2200      	movs	r2, #0
 80028e4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f022 0201 	bic.w	r2, r2, #1
 80028f4:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	687a      	ldr	r2, [r7, #4]
 80028fa:	68b9      	ldr	r1, [r7, #8]
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f000 f9eb 	bl	8002cd8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002906:	2b00      	cmp	r3, #0
 8002908:	d008      	beq.n	800291c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f042 020e 	orr.w	r2, r2, #14
 8002918:	601a      	str	r2, [r3, #0]
 800291a:	e00f      	b.n	800293c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f022 0204 	bic.w	r2, r2, #4
 800292a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f042 020a 	orr.w	r2, r2, #10
 800293a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f042 0201 	orr.w	r2, r2, #1
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	e005      	b.n	800295a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2200      	movs	r2, #0
 8002952:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002956:	2302      	movs	r3, #2
 8002958:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800295a:	7dfb      	ldrb	r3, [r7, #23]
}
 800295c:	4618      	mov	r0, r3
 800295e:	3718      	adds	r7, #24
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002964:	b480      	push	{r7}
 8002966:	b085      	sub	sp, #20
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800296c:	2300      	movs	r3, #0
 800296e:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002976:	b2db      	uxtb	r3, r3
 8002978:	2b02      	cmp	r3, #2
 800297a:	d008      	beq.n	800298e <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2204      	movs	r2, #4
 8002980:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e020      	b.n	80029d0 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f022 020e 	bic.w	r2, r2, #14
 800299c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f022 0201 	bic.w	r2, r2, #1
 80029ac:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029b6:	2101      	movs	r1, #1
 80029b8:	fa01 f202 	lsl.w	r2, r1, r2
 80029bc:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2201      	movs	r2, #1
 80029c2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80029ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr
	...

080029dc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029e4:	2300      	movs	r3, #0
 80029e6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d005      	beq.n	8002a00 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2204      	movs	r2, #4
 80029f8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	73fb      	strb	r3, [r7, #15]
 80029fe:	e051      	b.n	8002aa4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f022 020e 	bic.w	r2, r2, #14
 8002a0e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f022 0201 	bic.w	r2, r2, #1
 8002a1e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a22      	ldr	r2, [pc, #136]	@ (8002ab0 <HAL_DMA_Abort_IT+0xd4>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d029      	beq.n	8002a7e <HAL_DMA_Abort_IT+0xa2>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a21      	ldr	r2, [pc, #132]	@ (8002ab4 <HAL_DMA_Abort_IT+0xd8>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d022      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x9e>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a1f      	ldr	r2, [pc, #124]	@ (8002ab8 <HAL_DMA_Abort_IT+0xdc>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d01a      	beq.n	8002a74 <HAL_DMA_Abort_IT+0x98>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a1e      	ldr	r2, [pc, #120]	@ (8002abc <HAL_DMA_Abort_IT+0xe0>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d012      	beq.n	8002a6e <HAL_DMA_Abort_IT+0x92>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a1c      	ldr	r2, [pc, #112]	@ (8002ac0 <HAL_DMA_Abort_IT+0xe4>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d00a      	beq.n	8002a68 <HAL_DMA_Abort_IT+0x8c>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a1b      	ldr	r2, [pc, #108]	@ (8002ac4 <HAL_DMA_Abort_IT+0xe8>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d102      	bne.n	8002a62 <HAL_DMA_Abort_IT+0x86>
 8002a5c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002a60:	e00e      	b.n	8002a80 <HAL_DMA_Abort_IT+0xa4>
 8002a62:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a66:	e00b      	b.n	8002a80 <HAL_DMA_Abort_IT+0xa4>
 8002a68:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a6c:	e008      	b.n	8002a80 <HAL_DMA_Abort_IT+0xa4>
 8002a6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a72:	e005      	b.n	8002a80 <HAL_DMA_Abort_IT+0xa4>
 8002a74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a78:	e002      	b.n	8002a80 <HAL_DMA_Abort_IT+0xa4>
 8002a7a:	2310      	movs	r3, #16
 8002a7c:	e000      	b.n	8002a80 <HAL_DMA_Abort_IT+0xa4>
 8002a7e:	2301      	movs	r3, #1
 8002a80:	4a11      	ldr	r2, [pc, #68]	@ (8002ac8 <HAL_DMA_Abort_IT+0xec>)
 8002a82:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d003      	beq.n	8002aa4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	4798      	blx	r3
    } 
  }
  return status;
 8002aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3710      	adds	r7, #16
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	40020008 	.word	0x40020008
 8002ab4:	4002001c 	.word	0x4002001c
 8002ab8:	40020030 	.word	0x40020030
 8002abc:	40020044 	.word	0x40020044
 8002ac0:	40020058 	.word	0x40020058
 8002ac4:	4002006c 	.word	0x4002006c
 8002ac8:	40020000 	.word	0x40020000

08002acc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae8:	2204      	movs	r2, #4
 8002aea:	409a      	lsls	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	4013      	ands	r3, r2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d04f      	beq.n	8002b94 <HAL_DMA_IRQHandler+0xc8>
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	f003 0304 	and.w	r3, r3, #4
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d04a      	beq.n	8002b94 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0320 	and.w	r3, r3, #32
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d107      	bne.n	8002b1c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f022 0204 	bic.w	r2, r2, #4
 8002b1a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a66      	ldr	r2, [pc, #408]	@ (8002cbc <HAL_DMA_IRQHandler+0x1f0>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d029      	beq.n	8002b7a <HAL_DMA_IRQHandler+0xae>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a65      	ldr	r2, [pc, #404]	@ (8002cc0 <HAL_DMA_IRQHandler+0x1f4>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d022      	beq.n	8002b76 <HAL_DMA_IRQHandler+0xaa>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a63      	ldr	r2, [pc, #396]	@ (8002cc4 <HAL_DMA_IRQHandler+0x1f8>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d01a      	beq.n	8002b70 <HAL_DMA_IRQHandler+0xa4>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a62      	ldr	r2, [pc, #392]	@ (8002cc8 <HAL_DMA_IRQHandler+0x1fc>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d012      	beq.n	8002b6a <HAL_DMA_IRQHandler+0x9e>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a60      	ldr	r2, [pc, #384]	@ (8002ccc <HAL_DMA_IRQHandler+0x200>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d00a      	beq.n	8002b64 <HAL_DMA_IRQHandler+0x98>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a5f      	ldr	r2, [pc, #380]	@ (8002cd0 <HAL_DMA_IRQHandler+0x204>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d102      	bne.n	8002b5e <HAL_DMA_IRQHandler+0x92>
 8002b58:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002b5c:	e00e      	b.n	8002b7c <HAL_DMA_IRQHandler+0xb0>
 8002b5e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002b62:	e00b      	b.n	8002b7c <HAL_DMA_IRQHandler+0xb0>
 8002b64:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002b68:	e008      	b.n	8002b7c <HAL_DMA_IRQHandler+0xb0>
 8002b6a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002b6e:	e005      	b.n	8002b7c <HAL_DMA_IRQHandler+0xb0>
 8002b70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b74:	e002      	b.n	8002b7c <HAL_DMA_IRQHandler+0xb0>
 8002b76:	2340      	movs	r3, #64	@ 0x40
 8002b78:	e000      	b.n	8002b7c <HAL_DMA_IRQHandler+0xb0>
 8002b7a:	2304      	movs	r3, #4
 8002b7c:	4a55      	ldr	r2, [pc, #340]	@ (8002cd4 <HAL_DMA_IRQHandler+0x208>)
 8002b7e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 8094 	beq.w	8002cb2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002b92:	e08e      	b.n	8002cb2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b98:	2202      	movs	r2, #2
 8002b9a:	409a      	lsls	r2, r3
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d056      	beq.n	8002c52 <HAL_DMA_IRQHandler+0x186>
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d051      	beq.n	8002c52 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0320 	and.w	r3, r3, #32
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d10b      	bne.n	8002bd4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f022 020a 	bic.w	r2, r2, #10
 8002bca:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a38      	ldr	r2, [pc, #224]	@ (8002cbc <HAL_DMA_IRQHandler+0x1f0>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d029      	beq.n	8002c32 <HAL_DMA_IRQHandler+0x166>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a37      	ldr	r2, [pc, #220]	@ (8002cc0 <HAL_DMA_IRQHandler+0x1f4>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d022      	beq.n	8002c2e <HAL_DMA_IRQHandler+0x162>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a35      	ldr	r2, [pc, #212]	@ (8002cc4 <HAL_DMA_IRQHandler+0x1f8>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d01a      	beq.n	8002c28 <HAL_DMA_IRQHandler+0x15c>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a34      	ldr	r2, [pc, #208]	@ (8002cc8 <HAL_DMA_IRQHandler+0x1fc>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d012      	beq.n	8002c22 <HAL_DMA_IRQHandler+0x156>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a32      	ldr	r2, [pc, #200]	@ (8002ccc <HAL_DMA_IRQHandler+0x200>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d00a      	beq.n	8002c1c <HAL_DMA_IRQHandler+0x150>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a31      	ldr	r2, [pc, #196]	@ (8002cd0 <HAL_DMA_IRQHandler+0x204>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d102      	bne.n	8002c16 <HAL_DMA_IRQHandler+0x14a>
 8002c10:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002c14:	e00e      	b.n	8002c34 <HAL_DMA_IRQHandler+0x168>
 8002c16:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c1a:	e00b      	b.n	8002c34 <HAL_DMA_IRQHandler+0x168>
 8002c1c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c20:	e008      	b.n	8002c34 <HAL_DMA_IRQHandler+0x168>
 8002c22:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c26:	e005      	b.n	8002c34 <HAL_DMA_IRQHandler+0x168>
 8002c28:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c2c:	e002      	b.n	8002c34 <HAL_DMA_IRQHandler+0x168>
 8002c2e:	2320      	movs	r3, #32
 8002c30:	e000      	b.n	8002c34 <HAL_DMA_IRQHandler+0x168>
 8002c32:	2302      	movs	r3, #2
 8002c34:	4a27      	ldr	r2, [pc, #156]	@ (8002cd4 <HAL_DMA_IRQHandler+0x208>)
 8002c36:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d034      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002c50:	e02f      	b.n	8002cb2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c56:	2208      	movs	r2, #8
 8002c58:	409a      	lsls	r2, r3
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d028      	beq.n	8002cb4 <HAL_DMA_IRQHandler+0x1e8>
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	f003 0308 	and.w	r3, r3, #8
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d023      	beq.n	8002cb4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f022 020e 	bic.w	r2, r2, #14
 8002c7a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c84:	2101      	movs	r1, #1
 8002c86:	fa01 f202 	lsl.w	r2, r1, r2
 8002c8a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2201      	movs	r2, #1
 8002c96:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d004      	beq.n	8002cb4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	4798      	blx	r3
    }
  }
  return;
 8002cb2:	bf00      	nop
 8002cb4:	bf00      	nop
}
 8002cb6:	3710      	adds	r7, #16
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	40020008 	.word	0x40020008
 8002cc0:	4002001c 	.word	0x4002001c
 8002cc4:	40020030 	.word	0x40020030
 8002cc8:	40020044 	.word	0x40020044
 8002ccc:	40020058 	.word	0x40020058
 8002cd0:	4002006c 	.word	0x4002006c
 8002cd4:	40020000 	.word	0x40020000

08002cd8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b085      	sub	sp, #20
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	60b9      	str	r1, [r7, #8]
 8002ce2:	607a      	str	r2, [r7, #4]
 8002ce4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cee:	2101      	movs	r1, #1
 8002cf0:	fa01 f202 	lsl.w	r2, r1, r2
 8002cf4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	683a      	ldr	r2, [r7, #0]
 8002cfc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	2b10      	cmp	r3, #16
 8002d04:	d108      	bne.n	8002d18 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68ba      	ldr	r2, [r7, #8]
 8002d14:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002d16:	e007      	b.n	8002d28 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	68ba      	ldr	r2, [r7, #8]
 8002d1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	60da      	str	r2, [r3, #12]
}
 8002d28:	bf00      	nop
 8002d2a:	3714      	adds	r7, #20
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bc80      	pop	{r7}
 8002d30:	4770      	bx	lr
	...

08002d34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b08b      	sub	sp, #44	@ 0x2c
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d42:	2300      	movs	r3, #0
 8002d44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d46:	e169      	b.n	800301c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d48:	2201      	movs	r2, #1
 8002d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	69fa      	ldr	r2, [r7, #28]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	f040 8158 	bne.w	8003016 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	4a9a      	ldr	r2, [pc, #616]	@ (8002fd4 <HAL_GPIO_Init+0x2a0>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d05e      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002d70:	4a98      	ldr	r2, [pc, #608]	@ (8002fd4 <HAL_GPIO_Init+0x2a0>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d875      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002d76:	4a98      	ldr	r2, [pc, #608]	@ (8002fd8 <HAL_GPIO_Init+0x2a4>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d058      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002d7c:	4a96      	ldr	r2, [pc, #600]	@ (8002fd8 <HAL_GPIO_Init+0x2a4>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d86f      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002d82:	4a96      	ldr	r2, [pc, #600]	@ (8002fdc <HAL_GPIO_Init+0x2a8>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d052      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002d88:	4a94      	ldr	r2, [pc, #592]	@ (8002fdc <HAL_GPIO_Init+0x2a8>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d869      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002d8e:	4a94      	ldr	r2, [pc, #592]	@ (8002fe0 <HAL_GPIO_Init+0x2ac>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d04c      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002d94:	4a92      	ldr	r2, [pc, #584]	@ (8002fe0 <HAL_GPIO_Init+0x2ac>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d863      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002d9a:	4a92      	ldr	r2, [pc, #584]	@ (8002fe4 <HAL_GPIO_Init+0x2b0>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d046      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002da0:	4a90      	ldr	r2, [pc, #576]	@ (8002fe4 <HAL_GPIO_Init+0x2b0>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d85d      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002da6:	2b12      	cmp	r3, #18
 8002da8:	d82a      	bhi.n	8002e00 <HAL_GPIO_Init+0xcc>
 8002daa:	2b12      	cmp	r3, #18
 8002dac:	d859      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002dae:	a201      	add	r2, pc, #4	@ (adr r2, 8002db4 <HAL_GPIO_Init+0x80>)
 8002db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db4:	08002e2f 	.word	0x08002e2f
 8002db8:	08002e09 	.word	0x08002e09
 8002dbc:	08002e1b 	.word	0x08002e1b
 8002dc0:	08002e5d 	.word	0x08002e5d
 8002dc4:	08002e63 	.word	0x08002e63
 8002dc8:	08002e63 	.word	0x08002e63
 8002dcc:	08002e63 	.word	0x08002e63
 8002dd0:	08002e63 	.word	0x08002e63
 8002dd4:	08002e63 	.word	0x08002e63
 8002dd8:	08002e63 	.word	0x08002e63
 8002ddc:	08002e63 	.word	0x08002e63
 8002de0:	08002e63 	.word	0x08002e63
 8002de4:	08002e63 	.word	0x08002e63
 8002de8:	08002e63 	.word	0x08002e63
 8002dec:	08002e63 	.word	0x08002e63
 8002df0:	08002e63 	.word	0x08002e63
 8002df4:	08002e63 	.word	0x08002e63
 8002df8:	08002e11 	.word	0x08002e11
 8002dfc:	08002e25 	.word	0x08002e25
 8002e00:	4a79      	ldr	r2, [pc, #484]	@ (8002fe8 <HAL_GPIO_Init+0x2b4>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d013      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e06:	e02c      	b.n	8002e62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	623b      	str	r3, [r7, #32]
          break;
 8002e0e:	e029      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	3304      	adds	r3, #4
 8002e16:	623b      	str	r3, [r7, #32]
          break;
 8002e18:	e024      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	3308      	adds	r3, #8
 8002e20:	623b      	str	r3, [r7, #32]
          break;
 8002e22:	e01f      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	330c      	adds	r3, #12
 8002e2a:	623b      	str	r3, [r7, #32]
          break;
 8002e2c:	e01a      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d102      	bne.n	8002e3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e36:	2304      	movs	r3, #4
 8002e38:	623b      	str	r3, [r7, #32]
          break;
 8002e3a:	e013      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d105      	bne.n	8002e50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e44:	2308      	movs	r3, #8
 8002e46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	69fa      	ldr	r2, [r7, #28]
 8002e4c:	611a      	str	r2, [r3, #16]
          break;
 8002e4e:	e009      	b.n	8002e64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e50:	2308      	movs	r3, #8
 8002e52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	69fa      	ldr	r2, [r7, #28]
 8002e58:	615a      	str	r2, [r3, #20]
          break;
 8002e5a:	e003      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	623b      	str	r3, [r7, #32]
          break;
 8002e60:	e000      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          break;
 8002e62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	2bff      	cmp	r3, #255	@ 0xff
 8002e68:	d801      	bhi.n	8002e6e <HAL_GPIO_Init+0x13a>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	e001      	b.n	8002e72 <HAL_GPIO_Init+0x13e>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	3304      	adds	r3, #4
 8002e72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	2bff      	cmp	r3, #255	@ 0xff
 8002e78:	d802      	bhi.n	8002e80 <HAL_GPIO_Init+0x14c>
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	e002      	b.n	8002e86 <HAL_GPIO_Init+0x152>
 8002e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e82:	3b08      	subs	r3, #8
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	210f      	movs	r1, #15
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	fa01 f303 	lsl.w	r3, r1, r3
 8002e94:	43db      	mvns	r3, r3
 8002e96:	401a      	ands	r2, r3
 8002e98:	6a39      	ldr	r1, [r7, #32]
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea0:	431a      	orrs	r2, r3
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	f000 80b1 	beq.w	8003016 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002eb4:	4b4d      	ldr	r3, [pc, #308]	@ (8002fec <HAL_GPIO_Init+0x2b8>)
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	4a4c      	ldr	r2, [pc, #304]	@ (8002fec <HAL_GPIO_Init+0x2b8>)
 8002eba:	f043 0301 	orr.w	r3, r3, #1
 8002ebe:	6193      	str	r3, [r2, #24]
 8002ec0:	4b4a      	ldr	r3, [pc, #296]	@ (8002fec <HAL_GPIO_Init+0x2b8>)
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	60bb      	str	r3, [r7, #8]
 8002eca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ecc:	4a48      	ldr	r2, [pc, #288]	@ (8002ff0 <HAL_GPIO_Init+0x2bc>)
 8002ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed0:	089b      	lsrs	r3, r3, #2
 8002ed2:	3302      	adds	r3, #2
 8002ed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ed8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002edc:	f003 0303 	and.w	r3, r3, #3
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	220f      	movs	r2, #15
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	68fa      	ldr	r2, [r7, #12]
 8002eec:	4013      	ands	r3, r2
 8002eee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a40      	ldr	r2, [pc, #256]	@ (8002ff4 <HAL_GPIO_Init+0x2c0>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d013      	beq.n	8002f20 <HAL_GPIO_Init+0x1ec>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a3f      	ldr	r2, [pc, #252]	@ (8002ff8 <HAL_GPIO_Init+0x2c4>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d00d      	beq.n	8002f1c <HAL_GPIO_Init+0x1e8>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a3e      	ldr	r2, [pc, #248]	@ (8002ffc <HAL_GPIO_Init+0x2c8>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d007      	beq.n	8002f18 <HAL_GPIO_Init+0x1e4>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4a3d      	ldr	r2, [pc, #244]	@ (8003000 <HAL_GPIO_Init+0x2cc>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d101      	bne.n	8002f14 <HAL_GPIO_Init+0x1e0>
 8002f10:	2303      	movs	r3, #3
 8002f12:	e006      	b.n	8002f22 <HAL_GPIO_Init+0x1ee>
 8002f14:	2304      	movs	r3, #4
 8002f16:	e004      	b.n	8002f22 <HAL_GPIO_Init+0x1ee>
 8002f18:	2302      	movs	r3, #2
 8002f1a:	e002      	b.n	8002f22 <HAL_GPIO_Init+0x1ee>
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e000      	b.n	8002f22 <HAL_GPIO_Init+0x1ee>
 8002f20:	2300      	movs	r3, #0
 8002f22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f24:	f002 0203 	and.w	r2, r2, #3
 8002f28:	0092      	lsls	r2, r2, #2
 8002f2a:	4093      	lsls	r3, r2
 8002f2c:	68fa      	ldr	r2, [r7, #12]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f32:	492f      	ldr	r1, [pc, #188]	@ (8002ff0 <HAL_GPIO_Init+0x2bc>)
 8002f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f36:	089b      	lsrs	r3, r3, #2
 8002f38:	3302      	adds	r3, #2
 8002f3a:	68fa      	ldr	r2, [r7, #12]
 8002f3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d006      	beq.n	8002f5a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f4c:	4b2d      	ldr	r3, [pc, #180]	@ (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f4e:	689a      	ldr	r2, [r3, #8]
 8002f50:	492c      	ldr	r1, [pc, #176]	@ (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	608b      	str	r3, [r1, #8]
 8002f58:	e006      	b.n	8002f68 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002f5a:	4b2a      	ldr	r3, [pc, #168]	@ (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f5c:	689a      	ldr	r2, [r3, #8]
 8002f5e:	69bb      	ldr	r3, [r7, #24]
 8002f60:	43db      	mvns	r3, r3
 8002f62:	4928      	ldr	r1, [pc, #160]	@ (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f64:	4013      	ands	r3, r2
 8002f66:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d006      	beq.n	8002f82 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f74:	4b23      	ldr	r3, [pc, #140]	@ (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f76:	68da      	ldr	r2, [r3, #12]
 8002f78:	4922      	ldr	r1, [pc, #136]	@ (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	60cb      	str	r3, [r1, #12]
 8002f80:	e006      	b.n	8002f90 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f82:	4b20      	ldr	r3, [pc, #128]	@ (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f84:	68da      	ldr	r2, [r3, #12]
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	43db      	mvns	r3, r3
 8002f8a:	491e      	ldr	r1, [pc, #120]	@ (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d006      	beq.n	8002faa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f9c:	4b19      	ldr	r3, [pc, #100]	@ (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f9e:	685a      	ldr	r2, [r3, #4]
 8002fa0:	4918      	ldr	r1, [pc, #96]	@ (8003004 <HAL_GPIO_Init+0x2d0>)
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	604b      	str	r3, [r1, #4]
 8002fa8:	e006      	b.n	8002fb8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002faa:	4b16      	ldr	r3, [pc, #88]	@ (8003004 <HAL_GPIO_Init+0x2d0>)
 8002fac:	685a      	ldr	r2, [r3, #4]
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	43db      	mvns	r3, r3
 8002fb2:	4914      	ldr	r1, [pc, #80]	@ (8003004 <HAL_GPIO_Init+0x2d0>)
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d021      	beq.n	8003008 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002fc4:	4b0f      	ldr	r3, [pc, #60]	@ (8003004 <HAL_GPIO_Init+0x2d0>)
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	490e      	ldr	r1, [pc, #56]	@ (8003004 <HAL_GPIO_Init+0x2d0>)
 8002fca:	69bb      	ldr	r3, [r7, #24]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	600b      	str	r3, [r1, #0]
 8002fd0:	e021      	b.n	8003016 <HAL_GPIO_Init+0x2e2>
 8002fd2:	bf00      	nop
 8002fd4:	10320000 	.word	0x10320000
 8002fd8:	10310000 	.word	0x10310000
 8002fdc:	10220000 	.word	0x10220000
 8002fe0:	10210000 	.word	0x10210000
 8002fe4:	10120000 	.word	0x10120000
 8002fe8:	10110000 	.word	0x10110000
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	40010000 	.word	0x40010000
 8002ff4:	40010800 	.word	0x40010800
 8002ff8:	40010c00 	.word	0x40010c00
 8002ffc:	40011000 	.word	0x40011000
 8003000:	40011400 	.word	0x40011400
 8003004:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003008:	4b0b      	ldr	r3, [pc, #44]	@ (8003038 <HAL_GPIO_Init+0x304>)
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	43db      	mvns	r3, r3
 8003010:	4909      	ldr	r1, [pc, #36]	@ (8003038 <HAL_GPIO_Init+0x304>)
 8003012:	4013      	ands	r3, r2
 8003014:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003018:	3301      	adds	r3, #1
 800301a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003022:	fa22 f303 	lsr.w	r3, r2, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	f47f ae8e 	bne.w	8002d48 <HAL_GPIO_Init+0x14>
  }
}
 800302c:	bf00      	nop
 800302e:	bf00      	nop
 8003030:	372c      	adds	r7, #44	@ 0x2c
 8003032:	46bd      	mov	sp, r7
 8003034:	bc80      	pop	{r7}
 8003036:	4770      	bx	lr
 8003038:	40010400 	.word	0x40010400

0800303c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	460b      	mov	r3, r1
 8003046:	807b      	strh	r3, [r7, #2]
 8003048:	4613      	mov	r3, r2
 800304a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800304c:	787b      	ldrb	r3, [r7, #1]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d003      	beq.n	800305a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003052:	887a      	ldrh	r2, [r7, #2]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003058:	e003      	b.n	8003062 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800305a:	887b      	ldrh	r3, [r7, #2]
 800305c:	041a      	lsls	r2, r3, #16
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	611a      	str	r2, [r3, #16]
}
 8003062:	bf00      	nop
 8003064:	370c      	adds	r7, #12
 8003066:	46bd      	mov	sp, r7
 8003068:	bc80      	pop	{r7}
 800306a:	4770      	bx	lr

0800306c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
 8003072:	4603      	mov	r3, r0
 8003074:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003076:	4b08      	ldr	r3, [pc, #32]	@ (8003098 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003078:	695a      	ldr	r2, [r3, #20]
 800307a:	88fb      	ldrh	r3, [r7, #6]
 800307c:	4013      	ands	r3, r2
 800307e:	2b00      	cmp	r3, #0
 8003080:	d006      	beq.n	8003090 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003082:	4a05      	ldr	r2, [pc, #20]	@ (8003098 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003084:	88fb      	ldrh	r3, [r7, #6]
 8003086:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003088:	88fb      	ldrh	r3, [r7, #6]
 800308a:	4618      	mov	r0, r3
 800308c:	f7fe fb4a 	bl	8001724 <HAL_GPIO_EXTI_Callback>
  }
}
 8003090:	bf00      	nop
 8003092:	3708      	adds	r7, #8
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	40010400 	.word	0x40010400

0800309c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d101      	bne.n	80030ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e12b      	b.n	8003306 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d106      	bne.n	80030c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f7fd ff98 	bl	8000ff8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2224      	movs	r2, #36	@ 0x24
 80030cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f022 0201 	bic.w	r2, r2, #1
 80030de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80030ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80030fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003100:	f001 f84e 	bl	80041a0 <HAL_RCC_GetPCLK1Freq>
 8003104:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	4a81      	ldr	r2, [pc, #516]	@ (8003310 <HAL_I2C_Init+0x274>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d807      	bhi.n	8003120 <HAL_I2C_Init+0x84>
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	4a80      	ldr	r2, [pc, #512]	@ (8003314 <HAL_I2C_Init+0x278>)
 8003114:	4293      	cmp	r3, r2
 8003116:	bf94      	ite	ls
 8003118:	2301      	movls	r3, #1
 800311a:	2300      	movhi	r3, #0
 800311c:	b2db      	uxtb	r3, r3
 800311e:	e006      	b.n	800312e <HAL_I2C_Init+0x92>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	4a7d      	ldr	r2, [pc, #500]	@ (8003318 <HAL_I2C_Init+0x27c>)
 8003124:	4293      	cmp	r3, r2
 8003126:	bf94      	ite	ls
 8003128:	2301      	movls	r3, #1
 800312a:	2300      	movhi	r3, #0
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e0e7      	b.n	8003306 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	4a78      	ldr	r2, [pc, #480]	@ (800331c <HAL_I2C_Init+0x280>)
 800313a:	fba2 2303 	umull	r2, r3, r2, r3
 800313e:	0c9b      	lsrs	r3, r3, #18
 8003140:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68ba      	ldr	r2, [r7, #8]
 8003152:	430a      	orrs	r2, r1
 8003154:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	6a1b      	ldr	r3, [r3, #32]
 800315c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	4a6a      	ldr	r2, [pc, #424]	@ (8003310 <HAL_I2C_Init+0x274>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d802      	bhi.n	8003170 <HAL_I2C_Init+0xd4>
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	3301      	adds	r3, #1
 800316e:	e009      	b.n	8003184 <HAL_I2C_Init+0xe8>
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003176:	fb02 f303 	mul.w	r3, r2, r3
 800317a:	4a69      	ldr	r2, [pc, #420]	@ (8003320 <HAL_I2C_Init+0x284>)
 800317c:	fba2 2303 	umull	r2, r3, r2, r3
 8003180:	099b      	lsrs	r3, r3, #6
 8003182:	3301      	adds	r3, #1
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	6812      	ldr	r2, [r2, #0]
 8003188:	430b      	orrs	r3, r1
 800318a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	69db      	ldr	r3, [r3, #28]
 8003192:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003196:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	495c      	ldr	r1, [pc, #368]	@ (8003310 <HAL_I2C_Init+0x274>)
 80031a0:	428b      	cmp	r3, r1
 80031a2:	d819      	bhi.n	80031d8 <HAL_I2C_Init+0x13c>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	1e59      	subs	r1, r3, #1
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	005b      	lsls	r3, r3, #1
 80031ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80031b2:	1c59      	adds	r1, r3, #1
 80031b4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80031b8:	400b      	ands	r3, r1
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d00a      	beq.n	80031d4 <HAL_I2C_Init+0x138>
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	1e59      	subs	r1, r3, #1
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	005b      	lsls	r3, r3, #1
 80031c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80031cc:	3301      	adds	r3, #1
 80031ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031d2:	e051      	b.n	8003278 <HAL_I2C_Init+0x1dc>
 80031d4:	2304      	movs	r3, #4
 80031d6:	e04f      	b.n	8003278 <HAL_I2C_Init+0x1dc>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d111      	bne.n	8003204 <HAL_I2C_Init+0x168>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	1e58      	subs	r0, r3, #1
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6859      	ldr	r1, [r3, #4]
 80031e8:	460b      	mov	r3, r1
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	440b      	add	r3, r1
 80031ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80031f2:	3301      	adds	r3, #1
 80031f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	bf0c      	ite	eq
 80031fc:	2301      	moveq	r3, #1
 80031fe:	2300      	movne	r3, #0
 8003200:	b2db      	uxtb	r3, r3
 8003202:	e012      	b.n	800322a <HAL_I2C_Init+0x18e>
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	1e58      	subs	r0, r3, #1
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6859      	ldr	r1, [r3, #4]
 800320c:	460b      	mov	r3, r1
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	440b      	add	r3, r1
 8003212:	0099      	lsls	r1, r3, #2
 8003214:	440b      	add	r3, r1
 8003216:	fbb0 f3f3 	udiv	r3, r0, r3
 800321a:	3301      	adds	r3, #1
 800321c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003220:	2b00      	cmp	r3, #0
 8003222:	bf0c      	ite	eq
 8003224:	2301      	moveq	r3, #1
 8003226:	2300      	movne	r3, #0
 8003228:	b2db      	uxtb	r3, r3
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <HAL_I2C_Init+0x196>
 800322e:	2301      	movs	r3, #1
 8003230:	e022      	b.n	8003278 <HAL_I2C_Init+0x1dc>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d10e      	bne.n	8003258 <HAL_I2C_Init+0x1bc>
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	1e58      	subs	r0, r3, #1
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6859      	ldr	r1, [r3, #4]
 8003242:	460b      	mov	r3, r1
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	440b      	add	r3, r1
 8003248:	fbb0 f3f3 	udiv	r3, r0, r3
 800324c:	3301      	adds	r3, #1
 800324e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003252:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003256:	e00f      	b.n	8003278 <HAL_I2C_Init+0x1dc>
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	1e58      	subs	r0, r3, #1
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6859      	ldr	r1, [r3, #4]
 8003260:	460b      	mov	r3, r1
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	440b      	add	r3, r1
 8003266:	0099      	lsls	r1, r3, #2
 8003268:	440b      	add	r3, r1
 800326a:	fbb0 f3f3 	udiv	r3, r0, r3
 800326e:	3301      	adds	r3, #1
 8003270:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003274:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003278:	6879      	ldr	r1, [r7, #4]
 800327a:	6809      	ldr	r1, [r1, #0]
 800327c:	4313      	orrs	r3, r2
 800327e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	69da      	ldr	r2, [r3, #28]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6a1b      	ldr	r3, [r3, #32]
 8003292:	431a      	orrs	r2, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	430a      	orrs	r2, r1
 800329a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80032a6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	6911      	ldr	r1, [r2, #16]
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	68d2      	ldr	r2, [r2, #12]
 80032b2:	4311      	orrs	r1, r2
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	6812      	ldr	r2, [r2, #0]
 80032b8:	430b      	orrs	r3, r1
 80032ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	695a      	ldr	r2, [r3, #20]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	431a      	orrs	r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	430a      	orrs	r2, r1
 80032d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f042 0201 	orr.w	r2, r2, #1
 80032e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2200      	movs	r2, #0
 80032ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2220      	movs	r2, #32
 80032f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	4618      	mov	r0, r3
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	000186a0 	.word	0x000186a0
 8003314:	001e847f 	.word	0x001e847f
 8003318:	003d08ff 	.word	0x003d08ff
 800331c:	431bde83 	.word	0x431bde83
 8003320:	10624dd3 	.word	0x10624dd3

08003324 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b088      	sub	sp, #32
 8003328:	af02      	add	r7, sp, #8
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	4608      	mov	r0, r1
 800332e:	4611      	mov	r1, r2
 8003330:	461a      	mov	r2, r3
 8003332:	4603      	mov	r3, r0
 8003334:	817b      	strh	r3, [r7, #10]
 8003336:	460b      	mov	r3, r1
 8003338:	813b      	strh	r3, [r7, #8]
 800333a:	4613      	mov	r3, r2
 800333c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800333e:	f7fe fcef 	bl	8001d20 <HAL_GetTick>
 8003342:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800334a:	b2db      	uxtb	r3, r3
 800334c:	2b20      	cmp	r3, #32
 800334e:	f040 80d9 	bne.w	8003504 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	9300      	str	r3, [sp, #0]
 8003356:	2319      	movs	r3, #25
 8003358:	2201      	movs	r2, #1
 800335a:	496d      	ldr	r1, [pc, #436]	@ (8003510 <HAL_I2C_Mem_Write+0x1ec>)
 800335c:	68f8      	ldr	r0, [r7, #12]
 800335e:	f000 f971 	bl	8003644 <I2C_WaitOnFlagUntilTimeout>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d001      	beq.n	800336c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003368:	2302      	movs	r3, #2
 800336a:	e0cc      	b.n	8003506 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003372:	2b01      	cmp	r3, #1
 8003374:	d101      	bne.n	800337a <HAL_I2C_Mem_Write+0x56>
 8003376:	2302      	movs	r3, #2
 8003378:	e0c5      	b.n	8003506 <HAL_I2C_Mem_Write+0x1e2>
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2201      	movs	r2, #1
 800337e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0301 	and.w	r3, r3, #1
 800338c:	2b01      	cmp	r3, #1
 800338e:	d007      	beq.n	80033a0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f042 0201 	orr.w	r2, r2, #1
 800339e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033ae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2221      	movs	r2, #33	@ 0x21
 80033b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2240      	movs	r2, #64	@ 0x40
 80033bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2200      	movs	r2, #0
 80033c4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6a3a      	ldr	r2, [r7, #32]
 80033ca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80033d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033d6:	b29a      	uxth	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	4a4d      	ldr	r2, [pc, #308]	@ (8003514 <HAL_I2C_Mem_Write+0x1f0>)
 80033e0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80033e2:	88f8      	ldrh	r0, [r7, #6]
 80033e4:	893a      	ldrh	r2, [r7, #8]
 80033e6:	8979      	ldrh	r1, [r7, #10]
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	9301      	str	r3, [sp, #4]
 80033ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033ee:	9300      	str	r3, [sp, #0]
 80033f0:	4603      	mov	r3, r0
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f000 f890 	bl	8003518 <I2C_RequestMemoryWrite>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d052      	beq.n	80034a4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e081      	b.n	8003506 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003402:	697a      	ldr	r2, [r7, #20]
 8003404:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003406:	68f8      	ldr	r0, [r7, #12]
 8003408:	f000 fa36 	bl	8003878 <I2C_WaitOnTXEFlagUntilTimeout>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d00d      	beq.n	800342e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003416:	2b04      	cmp	r3, #4
 8003418:	d107      	bne.n	800342a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003428:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e06b      	b.n	8003506 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003432:	781a      	ldrb	r2, [r3, #0]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343e:	1c5a      	adds	r2, r3, #1
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003448:	3b01      	subs	r3, #1
 800344a:	b29a      	uxth	r2, r3
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003454:	b29b      	uxth	r3, r3
 8003456:	3b01      	subs	r3, #1
 8003458:	b29a      	uxth	r2, r3
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	695b      	ldr	r3, [r3, #20]
 8003464:	f003 0304 	and.w	r3, r3, #4
 8003468:	2b04      	cmp	r3, #4
 800346a:	d11b      	bne.n	80034a4 <HAL_I2C_Mem_Write+0x180>
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003470:	2b00      	cmp	r3, #0
 8003472:	d017      	beq.n	80034a4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003478:	781a      	ldrb	r2, [r3, #0]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003484:	1c5a      	adds	r2, r3, #1
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800348e:	3b01      	subs	r3, #1
 8003490:	b29a      	uxth	r2, r3
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800349a:	b29b      	uxth	r3, r3
 800349c:	3b01      	subs	r3, #1
 800349e:	b29a      	uxth	r2, r3
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d1aa      	bne.n	8003402 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034ac:	697a      	ldr	r2, [r7, #20]
 80034ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80034b0:	68f8      	ldr	r0, [r7, #12]
 80034b2:	f000 fa29 	bl	8003908 <I2C_WaitOnBTFFlagUntilTimeout>
 80034b6:	4603      	mov	r3, r0
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d00d      	beq.n	80034d8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c0:	2b04      	cmp	r3, #4
 80034c2:	d107      	bne.n	80034d4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034d2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e016      	b.n	8003506 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2220      	movs	r2, #32
 80034ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003500:	2300      	movs	r3, #0
 8003502:	e000      	b.n	8003506 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003504:	2302      	movs	r3, #2
  }
}
 8003506:	4618      	mov	r0, r3
 8003508:	3718      	adds	r7, #24
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	00100002 	.word	0x00100002
 8003514:	ffff0000 	.word	0xffff0000

08003518 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b088      	sub	sp, #32
 800351c:	af02      	add	r7, sp, #8
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	4608      	mov	r0, r1
 8003522:	4611      	mov	r1, r2
 8003524:	461a      	mov	r2, r3
 8003526:	4603      	mov	r3, r0
 8003528:	817b      	strh	r3, [r7, #10]
 800352a:	460b      	mov	r3, r1
 800352c:	813b      	strh	r3, [r7, #8]
 800352e:	4613      	mov	r3, r2
 8003530:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003540:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	6a3b      	ldr	r3, [r7, #32]
 8003548:	2200      	movs	r2, #0
 800354a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f000 f878 	bl	8003644 <I2C_WaitOnFlagUntilTimeout>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d00d      	beq.n	8003576 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003564:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003568:	d103      	bne.n	8003572 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003570:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e05f      	b.n	8003636 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003576:	897b      	ldrh	r3, [r7, #10]
 8003578:	b2db      	uxtb	r3, r3
 800357a:	461a      	mov	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003584:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003588:	6a3a      	ldr	r2, [r7, #32]
 800358a:	492d      	ldr	r1, [pc, #180]	@ (8003640 <I2C_RequestMemoryWrite+0x128>)
 800358c:	68f8      	ldr	r0, [r7, #12]
 800358e:	f000 f8d3 	bl	8003738 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e04c      	b.n	8003636 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800359c:	2300      	movs	r3, #0
 800359e:	617b      	str	r3, [r7, #20]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	617b      	str	r3, [r7, #20]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	617b      	str	r3, [r7, #20]
 80035b0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035b4:	6a39      	ldr	r1, [r7, #32]
 80035b6:	68f8      	ldr	r0, [r7, #12]
 80035b8:	f000 f95e 	bl	8003878 <I2C_WaitOnTXEFlagUntilTimeout>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00d      	beq.n	80035de <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	d107      	bne.n	80035da <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e02b      	b.n	8003636 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035de:	88fb      	ldrh	r3, [r7, #6]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d105      	bne.n	80035f0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80035e4:	893b      	ldrh	r3, [r7, #8]
 80035e6:	b2da      	uxtb	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	611a      	str	r2, [r3, #16]
 80035ee:	e021      	b.n	8003634 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80035f0:	893b      	ldrh	r3, [r7, #8]
 80035f2:	0a1b      	lsrs	r3, r3, #8
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	b2da      	uxtb	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003600:	6a39      	ldr	r1, [r7, #32]
 8003602:	68f8      	ldr	r0, [r7, #12]
 8003604:	f000 f938 	bl	8003878 <I2C_WaitOnTXEFlagUntilTimeout>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00d      	beq.n	800362a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003612:	2b04      	cmp	r3, #4
 8003614:	d107      	bne.n	8003626 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003624:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e005      	b.n	8003636 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800362a:	893b      	ldrh	r3, [r7, #8]
 800362c:	b2da      	uxtb	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003634:	2300      	movs	r3, #0
}
 8003636:	4618      	mov	r0, r3
 8003638:	3718      	adds	r7, #24
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	00010002 	.word	0x00010002

08003644 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	603b      	str	r3, [r7, #0]
 8003650:	4613      	mov	r3, r2
 8003652:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003654:	e048      	b.n	80036e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800365c:	d044      	beq.n	80036e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800365e:	f7fe fb5f 	bl	8001d20 <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	69bb      	ldr	r3, [r7, #24]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	683a      	ldr	r2, [r7, #0]
 800366a:	429a      	cmp	r2, r3
 800366c:	d302      	bcc.n	8003674 <I2C_WaitOnFlagUntilTimeout+0x30>
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d139      	bne.n	80036e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	0c1b      	lsrs	r3, r3, #16
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b01      	cmp	r3, #1
 800367c:	d10d      	bne.n	800369a <I2C_WaitOnFlagUntilTimeout+0x56>
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	695b      	ldr	r3, [r3, #20]
 8003684:	43da      	mvns	r2, r3
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	4013      	ands	r3, r2
 800368a:	b29b      	uxth	r3, r3
 800368c:	2b00      	cmp	r3, #0
 800368e:	bf0c      	ite	eq
 8003690:	2301      	moveq	r3, #1
 8003692:	2300      	movne	r3, #0
 8003694:	b2db      	uxtb	r3, r3
 8003696:	461a      	mov	r2, r3
 8003698:	e00c      	b.n	80036b4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	699b      	ldr	r3, [r3, #24]
 80036a0:	43da      	mvns	r2, r3
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	4013      	ands	r3, r2
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	bf0c      	ite	eq
 80036ac:	2301      	moveq	r3, #1
 80036ae:	2300      	movne	r3, #0
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	461a      	mov	r2, r3
 80036b4:	79fb      	ldrb	r3, [r7, #7]
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d116      	bne.n	80036e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2200      	movs	r2, #0
 80036be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2220      	movs	r2, #32
 80036c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d4:	f043 0220 	orr.w	r2, r3, #32
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e023      	b.n	8003730 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	0c1b      	lsrs	r3, r3, #16
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d10d      	bne.n	800370e <I2C_WaitOnFlagUntilTimeout+0xca>
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	695b      	ldr	r3, [r3, #20]
 80036f8:	43da      	mvns	r2, r3
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	4013      	ands	r3, r2
 80036fe:	b29b      	uxth	r3, r3
 8003700:	2b00      	cmp	r3, #0
 8003702:	bf0c      	ite	eq
 8003704:	2301      	moveq	r3, #1
 8003706:	2300      	movne	r3, #0
 8003708:	b2db      	uxtb	r3, r3
 800370a:	461a      	mov	r2, r3
 800370c:	e00c      	b.n	8003728 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	699b      	ldr	r3, [r3, #24]
 8003714:	43da      	mvns	r2, r3
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	4013      	ands	r3, r2
 800371a:	b29b      	uxth	r3, r3
 800371c:	2b00      	cmp	r3, #0
 800371e:	bf0c      	ite	eq
 8003720:	2301      	moveq	r3, #1
 8003722:	2300      	movne	r3, #0
 8003724:	b2db      	uxtb	r3, r3
 8003726:	461a      	mov	r2, r3
 8003728:	79fb      	ldrb	r3, [r7, #7]
 800372a:	429a      	cmp	r2, r3
 800372c:	d093      	beq.n	8003656 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	3710      	adds	r7, #16
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}

08003738 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	607a      	str	r2, [r7, #4]
 8003744:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003746:	e071      	b.n	800382c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003752:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003756:	d123      	bne.n	80037a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003766:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003770:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2200      	movs	r2, #0
 8003776:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2220      	movs	r2, #32
 800377c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800378c:	f043 0204 	orr.w	r2, r3, #4
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	e067      	b.n	8003870 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037a6:	d041      	beq.n	800382c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037a8:	f7fe faba 	bl	8001d20 <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d302      	bcc.n	80037be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d136      	bne.n	800382c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	0c1b      	lsrs	r3, r3, #16
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d10c      	bne.n	80037e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	695b      	ldr	r3, [r3, #20]
 80037ce:	43da      	mvns	r2, r3
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	4013      	ands	r3, r2
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	bf14      	ite	ne
 80037da:	2301      	movne	r3, #1
 80037dc:	2300      	moveq	r3, #0
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	e00b      	b.n	80037fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	699b      	ldr	r3, [r3, #24]
 80037e8:	43da      	mvns	r2, r3
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	4013      	ands	r3, r2
 80037ee:	b29b      	uxth	r3, r3
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	bf14      	ite	ne
 80037f4:	2301      	movne	r3, #1
 80037f6:	2300      	moveq	r3, #0
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d016      	beq.n	800382c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2220      	movs	r2, #32
 8003808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003818:	f043 0220 	orr.w	r2, r3, #32
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e021      	b.n	8003870 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	0c1b      	lsrs	r3, r3, #16
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b01      	cmp	r3, #1
 8003834:	d10c      	bne.n	8003850 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	695b      	ldr	r3, [r3, #20]
 800383c:	43da      	mvns	r2, r3
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	4013      	ands	r3, r2
 8003842:	b29b      	uxth	r3, r3
 8003844:	2b00      	cmp	r3, #0
 8003846:	bf14      	ite	ne
 8003848:	2301      	movne	r3, #1
 800384a:	2300      	moveq	r3, #0
 800384c:	b2db      	uxtb	r3, r3
 800384e:	e00b      	b.n	8003868 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	43da      	mvns	r2, r3
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	4013      	ands	r3, r2
 800385c:	b29b      	uxth	r3, r3
 800385e:	2b00      	cmp	r3, #0
 8003860:	bf14      	ite	ne
 8003862:	2301      	movne	r3, #1
 8003864:	2300      	moveq	r3, #0
 8003866:	b2db      	uxtb	r3, r3
 8003868:	2b00      	cmp	r3, #0
 800386a:	f47f af6d 	bne.w	8003748 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800386e:	2300      	movs	r3, #0
}
 8003870:	4618      	mov	r0, r3
 8003872:	3710      	adds	r7, #16
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}

08003878 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	60b9      	str	r1, [r7, #8]
 8003882:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003884:	e034      	b.n	80038f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003886:	68f8      	ldr	r0, [r7, #12]
 8003888:	f000 f886 	bl	8003998 <I2C_IsAcknowledgeFailed>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d001      	beq.n	8003896 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e034      	b.n	8003900 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800389c:	d028      	beq.n	80038f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800389e:	f7fe fa3f 	bl	8001d20 <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	68ba      	ldr	r2, [r7, #8]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d302      	bcc.n	80038b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d11d      	bne.n	80038f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038be:	2b80      	cmp	r3, #128	@ 0x80
 80038c0:	d016      	beq.n	80038f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2220      	movs	r2, #32
 80038cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038dc:	f043 0220 	orr.w	r2, r3, #32
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e007      	b.n	8003900 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	695b      	ldr	r3, [r3, #20]
 80038f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038fa:	2b80      	cmp	r3, #128	@ 0x80
 80038fc:	d1c3      	bne.n	8003886 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3710      	adds	r7, #16
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003914:	e034      	b.n	8003980 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003916:	68f8      	ldr	r0, [r7, #12]
 8003918:	f000 f83e 	bl	8003998 <I2C_IsAcknowledgeFailed>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e034      	b.n	8003990 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800392c:	d028      	beq.n	8003980 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800392e:	f7fe f9f7 	bl	8001d20 <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	68ba      	ldr	r2, [r7, #8]
 800393a:	429a      	cmp	r2, r3
 800393c:	d302      	bcc.n	8003944 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d11d      	bne.n	8003980 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	695b      	ldr	r3, [r3, #20]
 800394a:	f003 0304 	and.w	r3, r3, #4
 800394e:	2b04      	cmp	r3, #4
 8003950:	d016      	beq.n	8003980 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2200      	movs	r2, #0
 8003956:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2220      	movs	r2, #32
 800395c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396c:	f043 0220 	orr.w	r2, r3, #32
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e007      	b.n	8003990 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	f003 0304 	and.w	r3, r3, #4
 800398a:	2b04      	cmp	r3, #4
 800398c:	d1c3      	bne.n	8003916 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800398e:	2300      	movs	r3, #0
}
 8003990:	4618      	mov	r0, r3
 8003992:	3710      	adds	r7, #16
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}

08003998 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039ae:	d11b      	bne.n	80039e8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80039b8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2220      	movs	r2, #32
 80039c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d4:	f043 0204 	orr.w	r2, r3, #4
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e000      	b.n	80039ea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80039e8:	2300      	movs	r3, #0
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	370c      	adds	r7, #12
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bc80      	pop	{r7}
 80039f2:	4770      	bx	lr

080039f4 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80039f4:	b480      	push	{r7}
 80039f6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80039f8:	4b03      	ldr	r3, [pc, #12]	@ (8003a08 <HAL_PWR_EnableBkUpAccess+0x14>)
 80039fa:	2201      	movs	r2, #1
 80039fc:	601a      	str	r2, [r3, #0]
}
 80039fe:	bf00      	nop
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bc80      	pop	{r7}
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	420e0020 	.word	0x420e0020

08003a0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b086      	sub	sp, #24
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d101      	bne.n	8003a1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e272      	b.n	8003f04 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	f000 8087 	beq.w	8003b3a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a2c:	4b92      	ldr	r3, [pc, #584]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f003 030c 	and.w	r3, r3, #12
 8003a34:	2b04      	cmp	r3, #4
 8003a36:	d00c      	beq.n	8003a52 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a38:	4b8f      	ldr	r3, [pc, #572]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f003 030c 	and.w	r3, r3, #12
 8003a40:	2b08      	cmp	r3, #8
 8003a42:	d112      	bne.n	8003a6a <HAL_RCC_OscConfig+0x5e>
 8003a44:	4b8c      	ldr	r3, [pc, #560]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a50:	d10b      	bne.n	8003a6a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a52:	4b89      	ldr	r3, [pc, #548]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d06c      	beq.n	8003b38 <HAL_RCC_OscConfig+0x12c>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d168      	bne.n	8003b38 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	e24c      	b.n	8003f04 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a72:	d106      	bne.n	8003a82 <HAL_RCC_OscConfig+0x76>
 8003a74:	4b80      	ldr	r3, [pc, #512]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a7f      	ldr	r2, [pc, #508]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003a7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a7e:	6013      	str	r3, [r2, #0]
 8003a80:	e02e      	b.n	8003ae0 <HAL_RCC_OscConfig+0xd4>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d10c      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x98>
 8003a8a:	4b7b      	ldr	r3, [pc, #492]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a7a      	ldr	r2, [pc, #488]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003a90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a94:	6013      	str	r3, [r2, #0]
 8003a96:	4b78      	ldr	r3, [pc, #480]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a77      	ldr	r2, [pc, #476]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003a9c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003aa0:	6013      	str	r3, [r2, #0]
 8003aa2:	e01d      	b.n	8003ae0 <HAL_RCC_OscConfig+0xd4>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003aac:	d10c      	bne.n	8003ac8 <HAL_RCC_OscConfig+0xbc>
 8003aae:	4b72      	ldr	r3, [pc, #456]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a71      	ldr	r2, [pc, #452]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003ab4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ab8:	6013      	str	r3, [r2, #0]
 8003aba:	4b6f      	ldr	r3, [pc, #444]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a6e      	ldr	r2, [pc, #440]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003ac0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ac4:	6013      	str	r3, [r2, #0]
 8003ac6:	e00b      	b.n	8003ae0 <HAL_RCC_OscConfig+0xd4>
 8003ac8:	4b6b      	ldr	r3, [pc, #428]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a6a      	ldr	r2, [pc, #424]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003ace:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ad2:	6013      	str	r3, [r2, #0]
 8003ad4:	4b68      	ldr	r3, [pc, #416]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a67      	ldr	r2, [pc, #412]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003ada:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ade:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d013      	beq.n	8003b10 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae8:	f7fe f91a 	bl	8001d20 <HAL_GetTick>
 8003aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aee:	e008      	b.n	8003b02 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003af0:	f7fe f916 	bl	8001d20 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b64      	cmp	r3, #100	@ 0x64
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e200      	b.n	8003f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b02:	4b5d      	ldr	r3, [pc, #372]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d0f0      	beq.n	8003af0 <HAL_RCC_OscConfig+0xe4>
 8003b0e:	e014      	b.n	8003b3a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b10:	f7fe f906 	bl	8001d20 <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b16:	e008      	b.n	8003b2a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b18:	f7fe f902 	bl	8001d20 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b64      	cmp	r3, #100	@ 0x64
 8003b24:	d901      	bls.n	8003b2a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e1ec      	b.n	8003f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b2a:	4b53      	ldr	r3, [pc, #332]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1f0      	bne.n	8003b18 <HAL_RCC_OscConfig+0x10c>
 8003b36:	e000      	b.n	8003b3a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d063      	beq.n	8003c0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b46:	4b4c      	ldr	r3, [pc, #304]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f003 030c 	and.w	r3, r3, #12
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d00b      	beq.n	8003b6a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003b52:	4b49      	ldr	r3, [pc, #292]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f003 030c 	and.w	r3, r3, #12
 8003b5a:	2b08      	cmp	r3, #8
 8003b5c:	d11c      	bne.n	8003b98 <HAL_RCC_OscConfig+0x18c>
 8003b5e:	4b46      	ldr	r3, [pc, #280]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d116      	bne.n	8003b98 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b6a:	4b43      	ldr	r3, [pc, #268]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0302 	and.w	r3, r3, #2
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d005      	beq.n	8003b82 <HAL_RCC_OscConfig+0x176>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d001      	beq.n	8003b82 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e1c0      	b.n	8003f04 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b82:	4b3d      	ldr	r3, [pc, #244]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	00db      	lsls	r3, r3, #3
 8003b90:	4939      	ldr	r1, [pc, #228]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003b92:	4313      	orrs	r3, r2
 8003b94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b96:	e03a      	b.n	8003c0e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	691b      	ldr	r3, [r3, #16]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d020      	beq.n	8003be2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ba0:	4b36      	ldr	r3, [pc, #216]	@ (8003c7c <HAL_RCC_OscConfig+0x270>)
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ba6:	f7fe f8bb 	bl	8001d20 <HAL_GetTick>
 8003baa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bac:	e008      	b.n	8003bc0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bae:	f7fe f8b7 	bl	8001d20 <HAL_GetTick>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	2b02      	cmp	r3, #2
 8003bba:	d901      	bls.n	8003bc0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e1a1      	b.n	8003f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bc0:	4b2d      	ldr	r3, [pc, #180]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0302 	and.w	r3, r3, #2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d0f0      	beq.n	8003bae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bcc:	4b2a      	ldr	r3, [pc, #168]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	695b      	ldr	r3, [r3, #20]
 8003bd8:	00db      	lsls	r3, r3, #3
 8003bda:	4927      	ldr	r1, [pc, #156]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	600b      	str	r3, [r1, #0]
 8003be0:	e015      	b.n	8003c0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003be2:	4b26      	ldr	r3, [pc, #152]	@ (8003c7c <HAL_RCC_OscConfig+0x270>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be8:	f7fe f89a 	bl	8001d20 <HAL_GetTick>
 8003bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bee:	e008      	b.n	8003c02 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bf0:	f7fe f896 	bl	8001d20 <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	d901      	bls.n	8003c02 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e180      	b.n	8003f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c02:	4b1d      	ldr	r3, [pc, #116]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d1f0      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0308 	and.w	r3, r3, #8
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d03a      	beq.n	8003c90 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d019      	beq.n	8003c56 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c22:	4b17      	ldr	r3, [pc, #92]	@ (8003c80 <HAL_RCC_OscConfig+0x274>)
 8003c24:	2201      	movs	r2, #1
 8003c26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c28:	f7fe f87a 	bl	8001d20 <HAL_GetTick>
 8003c2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c2e:	e008      	b.n	8003c42 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c30:	f7fe f876 	bl	8001d20 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d901      	bls.n	8003c42 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e160      	b.n	8003f04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c42:	4b0d      	ldr	r3, [pc, #52]	@ (8003c78 <HAL_RCC_OscConfig+0x26c>)
 8003c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d0f0      	beq.n	8003c30 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003c4e:	2001      	movs	r0, #1
 8003c50:	f000 face 	bl	80041f0 <RCC_Delay>
 8003c54:	e01c      	b.n	8003c90 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c56:	4b0a      	ldr	r3, [pc, #40]	@ (8003c80 <HAL_RCC_OscConfig+0x274>)
 8003c58:	2200      	movs	r2, #0
 8003c5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c5c:	f7fe f860 	bl	8001d20 <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c62:	e00f      	b.n	8003c84 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c64:	f7fe f85c 	bl	8001d20 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	2b02      	cmp	r3, #2
 8003c70:	d908      	bls.n	8003c84 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e146      	b.n	8003f04 <HAL_RCC_OscConfig+0x4f8>
 8003c76:	bf00      	nop
 8003c78:	40021000 	.word	0x40021000
 8003c7c:	42420000 	.word	0x42420000
 8003c80:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c84:	4b92      	ldr	r3, [pc, #584]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c88:	f003 0302 	and.w	r3, r3, #2
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d1e9      	bne.n	8003c64 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0304 	and.w	r3, r3, #4
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	f000 80a6 	beq.w	8003dea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ca2:	4b8b      	ldr	r3, [pc, #556]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003ca4:	69db      	ldr	r3, [r3, #28]
 8003ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d10d      	bne.n	8003cca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cae:	4b88      	ldr	r3, [pc, #544]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003cb0:	69db      	ldr	r3, [r3, #28]
 8003cb2:	4a87      	ldr	r2, [pc, #540]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003cb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cb8:	61d3      	str	r3, [r2, #28]
 8003cba:	4b85      	ldr	r3, [pc, #532]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003cbc:	69db      	ldr	r3, [r3, #28]
 8003cbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cc2:	60bb      	str	r3, [r7, #8]
 8003cc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cca:	4b82      	ldr	r3, [pc, #520]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c8>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d118      	bne.n	8003d08 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cd6:	4b7f      	ldr	r3, [pc, #508]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c8>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a7e      	ldr	r2, [pc, #504]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c8>)
 8003cdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ce0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ce2:	f7fe f81d 	bl	8001d20 <HAL_GetTick>
 8003ce6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ce8:	e008      	b.n	8003cfc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cea:	f7fe f819 	bl	8001d20 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	2b64      	cmp	r3, #100	@ 0x64
 8003cf6:	d901      	bls.n	8003cfc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e103      	b.n	8003f04 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cfc:	4b75      	ldr	r3, [pc, #468]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c8>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d0f0      	beq.n	8003cea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d106      	bne.n	8003d1e <HAL_RCC_OscConfig+0x312>
 8003d10:	4b6f      	ldr	r3, [pc, #444]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003d12:	6a1b      	ldr	r3, [r3, #32]
 8003d14:	4a6e      	ldr	r2, [pc, #440]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003d16:	f043 0301 	orr.w	r3, r3, #1
 8003d1a:	6213      	str	r3, [r2, #32]
 8003d1c:	e02d      	b.n	8003d7a <HAL_RCC_OscConfig+0x36e>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d10c      	bne.n	8003d40 <HAL_RCC_OscConfig+0x334>
 8003d26:	4b6a      	ldr	r3, [pc, #424]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	4a69      	ldr	r2, [pc, #420]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003d2c:	f023 0301 	bic.w	r3, r3, #1
 8003d30:	6213      	str	r3, [r2, #32]
 8003d32:	4b67      	ldr	r3, [pc, #412]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003d34:	6a1b      	ldr	r3, [r3, #32]
 8003d36:	4a66      	ldr	r2, [pc, #408]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003d38:	f023 0304 	bic.w	r3, r3, #4
 8003d3c:	6213      	str	r3, [r2, #32]
 8003d3e:	e01c      	b.n	8003d7a <HAL_RCC_OscConfig+0x36e>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	2b05      	cmp	r3, #5
 8003d46:	d10c      	bne.n	8003d62 <HAL_RCC_OscConfig+0x356>
 8003d48:	4b61      	ldr	r3, [pc, #388]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003d4a:	6a1b      	ldr	r3, [r3, #32]
 8003d4c:	4a60      	ldr	r2, [pc, #384]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003d4e:	f043 0304 	orr.w	r3, r3, #4
 8003d52:	6213      	str	r3, [r2, #32]
 8003d54:	4b5e      	ldr	r3, [pc, #376]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003d56:	6a1b      	ldr	r3, [r3, #32]
 8003d58:	4a5d      	ldr	r2, [pc, #372]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003d5a:	f043 0301 	orr.w	r3, r3, #1
 8003d5e:	6213      	str	r3, [r2, #32]
 8003d60:	e00b      	b.n	8003d7a <HAL_RCC_OscConfig+0x36e>
 8003d62:	4b5b      	ldr	r3, [pc, #364]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003d64:	6a1b      	ldr	r3, [r3, #32]
 8003d66:	4a5a      	ldr	r2, [pc, #360]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003d68:	f023 0301 	bic.w	r3, r3, #1
 8003d6c:	6213      	str	r3, [r2, #32]
 8003d6e:	4b58      	ldr	r3, [pc, #352]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003d70:	6a1b      	ldr	r3, [r3, #32]
 8003d72:	4a57      	ldr	r2, [pc, #348]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003d74:	f023 0304 	bic.w	r3, r3, #4
 8003d78:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d015      	beq.n	8003dae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d82:	f7fd ffcd 	bl	8001d20 <HAL_GetTick>
 8003d86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d88:	e00a      	b.n	8003da0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d8a:	f7fd ffc9 	bl	8001d20 <HAL_GetTick>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	1ad3      	subs	r3, r2, r3
 8003d94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d901      	bls.n	8003da0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e0b1      	b.n	8003f04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003da0:	4b4b      	ldr	r3, [pc, #300]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003da2:	6a1b      	ldr	r3, [r3, #32]
 8003da4:	f003 0302 	and.w	r3, r3, #2
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d0ee      	beq.n	8003d8a <HAL_RCC_OscConfig+0x37e>
 8003dac:	e014      	b.n	8003dd8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dae:	f7fd ffb7 	bl	8001d20 <HAL_GetTick>
 8003db2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003db4:	e00a      	b.n	8003dcc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003db6:	f7fd ffb3 	bl	8001d20 <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d901      	bls.n	8003dcc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e09b      	b.n	8003f04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dcc:	4b40      	ldr	r3, [pc, #256]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003dce:	6a1b      	ldr	r3, [r3, #32]
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1ee      	bne.n	8003db6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003dd8:	7dfb      	ldrb	r3, [r7, #23]
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d105      	bne.n	8003dea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dde:	4b3c      	ldr	r3, [pc, #240]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003de0:	69db      	ldr	r3, [r3, #28]
 8003de2:	4a3b      	ldr	r2, [pc, #236]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003de4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003de8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	69db      	ldr	r3, [r3, #28]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	f000 8087 	beq.w	8003f02 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003df4:	4b36      	ldr	r3, [pc, #216]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f003 030c 	and.w	r3, r3, #12
 8003dfc:	2b08      	cmp	r3, #8
 8003dfe:	d061      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	69db      	ldr	r3, [r3, #28]
 8003e04:	2b02      	cmp	r3, #2
 8003e06:	d146      	bne.n	8003e96 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e08:	4b33      	ldr	r3, [pc, #204]	@ (8003ed8 <HAL_RCC_OscConfig+0x4cc>)
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e0e:	f7fd ff87 	bl	8001d20 <HAL_GetTick>
 8003e12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e14:	e008      	b.n	8003e28 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e16:	f7fd ff83 	bl	8001d20 <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d901      	bls.n	8003e28 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	e06d      	b.n	8003f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e28:	4b29      	ldr	r3, [pc, #164]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d1f0      	bne.n	8003e16 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6a1b      	ldr	r3, [r3, #32]
 8003e38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e3c:	d108      	bne.n	8003e50 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003e3e:	4b24      	ldr	r3, [pc, #144]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	4921      	ldr	r1, [pc, #132]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e50:	4b1f      	ldr	r3, [pc, #124]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6a19      	ldr	r1, [r3, #32]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e60:	430b      	orrs	r3, r1
 8003e62:	491b      	ldr	r1, [pc, #108]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003e64:	4313      	orrs	r3, r2
 8003e66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e68:	4b1b      	ldr	r3, [pc, #108]	@ (8003ed8 <HAL_RCC_OscConfig+0x4cc>)
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e6e:	f7fd ff57 	bl	8001d20 <HAL_GetTick>
 8003e72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e74:	e008      	b.n	8003e88 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e76:	f7fd ff53 	bl	8001d20 <HAL_GetTick>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d901      	bls.n	8003e88 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e03d      	b.n	8003f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e88:	4b11      	ldr	r3, [pc, #68]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d0f0      	beq.n	8003e76 <HAL_RCC_OscConfig+0x46a>
 8003e94:	e035      	b.n	8003f02 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e96:	4b10      	ldr	r3, [pc, #64]	@ (8003ed8 <HAL_RCC_OscConfig+0x4cc>)
 8003e98:	2200      	movs	r2, #0
 8003e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e9c:	f7fd ff40 	bl	8001d20 <HAL_GetTick>
 8003ea0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ea2:	e008      	b.n	8003eb6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ea4:	f7fd ff3c 	bl	8001d20 <HAL_GetTick>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	2b02      	cmp	r3, #2
 8003eb0:	d901      	bls.n	8003eb6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	e026      	b.n	8003f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eb6:	4b06      	ldr	r3, [pc, #24]	@ (8003ed0 <HAL_RCC_OscConfig+0x4c4>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d1f0      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x498>
 8003ec2:	e01e      	b.n	8003f02 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	69db      	ldr	r3, [r3, #28]
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d107      	bne.n	8003edc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e019      	b.n	8003f04 <HAL_RCC_OscConfig+0x4f8>
 8003ed0:	40021000 	.word	0x40021000
 8003ed4:	40007000 	.word	0x40007000
 8003ed8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003edc:	4b0b      	ldr	r3, [pc, #44]	@ (8003f0c <HAL_RCC_OscConfig+0x500>)
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d106      	bne.n	8003efe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003efa:	429a      	cmp	r2, r3
 8003efc:	d001      	beq.n	8003f02 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e000      	b.n	8003f04 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3718      	adds	r7, #24
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}
 8003f0c:	40021000 	.word	0x40021000

08003f10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d101      	bne.n	8003f24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e0d0      	b.n	80040c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f24:	4b6a      	ldr	r3, [pc, #424]	@ (80040d0 <HAL_RCC_ClockConfig+0x1c0>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0307 	and.w	r3, r3, #7
 8003f2c:	683a      	ldr	r2, [r7, #0]
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d910      	bls.n	8003f54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f32:	4b67      	ldr	r3, [pc, #412]	@ (80040d0 <HAL_RCC_ClockConfig+0x1c0>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f023 0207 	bic.w	r2, r3, #7
 8003f3a:	4965      	ldr	r1, [pc, #404]	@ (80040d0 <HAL_RCC_ClockConfig+0x1c0>)
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f42:	4b63      	ldr	r3, [pc, #396]	@ (80040d0 <HAL_RCC_ClockConfig+0x1c0>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0307 	and.w	r3, r3, #7
 8003f4a:	683a      	ldr	r2, [r7, #0]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d001      	beq.n	8003f54 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e0b8      	b.n	80040c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d020      	beq.n	8003fa2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0304 	and.w	r3, r3, #4
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d005      	beq.n	8003f78 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f6c:	4b59      	ldr	r3, [pc, #356]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	4a58      	ldr	r2, [pc, #352]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f72:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003f76:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0308 	and.w	r3, r3, #8
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d005      	beq.n	8003f90 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f84:	4b53      	ldr	r3, [pc, #332]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	4a52      	ldr	r2, [pc, #328]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f8a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003f8e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f90:	4b50      	ldr	r3, [pc, #320]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	494d      	ldr	r1, [pc, #308]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0301 	and.w	r3, r3, #1
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d040      	beq.n	8004030 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d107      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fb6:	4b47      	ldr	r3, [pc, #284]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d115      	bne.n	8003fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e07f      	b.n	80040c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d107      	bne.n	8003fde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fce:	4b41      	ldr	r3, [pc, #260]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d109      	bne.n	8003fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e073      	b.n	80040c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fde:	4b3d      	ldr	r3, [pc, #244]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e06b      	b.n	80040c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fee:	4b39      	ldr	r3, [pc, #228]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	f023 0203 	bic.w	r2, r3, #3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	4936      	ldr	r1, [pc, #216]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004000:	f7fd fe8e 	bl	8001d20 <HAL_GetTick>
 8004004:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004006:	e00a      	b.n	800401e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004008:	f7fd fe8a 	bl	8001d20 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004016:	4293      	cmp	r3, r2
 8004018:	d901      	bls.n	800401e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e053      	b.n	80040c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800401e:	4b2d      	ldr	r3, [pc, #180]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	f003 020c 	and.w	r2, r3, #12
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	429a      	cmp	r2, r3
 800402e:	d1eb      	bne.n	8004008 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004030:	4b27      	ldr	r3, [pc, #156]	@ (80040d0 <HAL_RCC_ClockConfig+0x1c0>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0307 	and.w	r3, r3, #7
 8004038:	683a      	ldr	r2, [r7, #0]
 800403a:	429a      	cmp	r2, r3
 800403c:	d210      	bcs.n	8004060 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800403e:	4b24      	ldr	r3, [pc, #144]	@ (80040d0 <HAL_RCC_ClockConfig+0x1c0>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f023 0207 	bic.w	r2, r3, #7
 8004046:	4922      	ldr	r1, [pc, #136]	@ (80040d0 <HAL_RCC_ClockConfig+0x1c0>)
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	4313      	orrs	r3, r2
 800404c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800404e:	4b20      	ldr	r3, [pc, #128]	@ (80040d0 <HAL_RCC_ClockConfig+0x1c0>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0307 	and.w	r3, r3, #7
 8004056:	683a      	ldr	r2, [r7, #0]
 8004058:	429a      	cmp	r2, r3
 800405a:	d001      	beq.n	8004060 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e032      	b.n	80040c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0304 	and.w	r3, r3, #4
 8004068:	2b00      	cmp	r3, #0
 800406a:	d008      	beq.n	800407e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800406c:	4b19      	ldr	r3, [pc, #100]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	4916      	ldr	r1, [pc, #88]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 800407a:	4313      	orrs	r3, r2
 800407c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0308 	and.w	r3, r3, #8
 8004086:	2b00      	cmp	r3, #0
 8004088:	d009      	beq.n	800409e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800408a:	4b12      	ldr	r3, [pc, #72]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	00db      	lsls	r3, r3, #3
 8004098:	490e      	ldr	r1, [pc, #56]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 800409a:	4313      	orrs	r3, r2
 800409c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800409e:	f000 f821 	bl	80040e4 <HAL_RCC_GetSysClockFreq>
 80040a2:	4602      	mov	r2, r0
 80040a4:	4b0b      	ldr	r3, [pc, #44]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	091b      	lsrs	r3, r3, #4
 80040aa:	f003 030f 	and.w	r3, r3, #15
 80040ae:	490a      	ldr	r1, [pc, #40]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c8>)
 80040b0:	5ccb      	ldrb	r3, [r1, r3]
 80040b2:	fa22 f303 	lsr.w	r3, r2, r3
 80040b6:	4a09      	ldr	r2, [pc, #36]	@ (80040dc <HAL_RCC_ClockConfig+0x1cc>)
 80040b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80040ba:	4b09      	ldr	r3, [pc, #36]	@ (80040e0 <HAL_RCC_ClockConfig+0x1d0>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4618      	mov	r0, r3
 80040c0:	f7fd fdec 	bl	8001c9c <HAL_InitTick>

  return HAL_OK;
 80040c4:	2300      	movs	r3, #0
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3710      	adds	r7, #16
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	40022000 	.word	0x40022000
 80040d4:	40021000 	.word	0x40021000
 80040d8:	0800ad78 	.word	0x0800ad78
 80040dc:	20000000 	.word	0x20000000
 80040e0:	20000004 	.word	0x20000004

080040e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b087      	sub	sp, #28
 80040e8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80040ea:	2300      	movs	r3, #0
 80040ec:	60fb      	str	r3, [r7, #12]
 80040ee:	2300      	movs	r3, #0
 80040f0:	60bb      	str	r3, [r7, #8]
 80040f2:	2300      	movs	r3, #0
 80040f4:	617b      	str	r3, [r7, #20]
 80040f6:	2300      	movs	r3, #0
 80040f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80040fa:	2300      	movs	r3, #0
 80040fc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80040fe:	4b1e      	ldr	r3, [pc, #120]	@ (8004178 <HAL_RCC_GetSysClockFreq+0x94>)
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f003 030c 	and.w	r3, r3, #12
 800410a:	2b04      	cmp	r3, #4
 800410c:	d002      	beq.n	8004114 <HAL_RCC_GetSysClockFreq+0x30>
 800410e:	2b08      	cmp	r3, #8
 8004110:	d003      	beq.n	800411a <HAL_RCC_GetSysClockFreq+0x36>
 8004112:	e027      	b.n	8004164 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004114:	4b19      	ldr	r3, [pc, #100]	@ (800417c <HAL_RCC_GetSysClockFreq+0x98>)
 8004116:	613b      	str	r3, [r7, #16]
      break;
 8004118:	e027      	b.n	800416a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	0c9b      	lsrs	r3, r3, #18
 800411e:	f003 030f 	and.w	r3, r3, #15
 8004122:	4a17      	ldr	r2, [pc, #92]	@ (8004180 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004124:	5cd3      	ldrb	r3, [r2, r3]
 8004126:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d010      	beq.n	8004154 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004132:	4b11      	ldr	r3, [pc, #68]	@ (8004178 <HAL_RCC_GetSysClockFreq+0x94>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	0c5b      	lsrs	r3, r3, #17
 8004138:	f003 0301 	and.w	r3, r3, #1
 800413c:	4a11      	ldr	r2, [pc, #68]	@ (8004184 <HAL_RCC_GetSysClockFreq+0xa0>)
 800413e:	5cd3      	ldrb	r3, [r2, r3]
 8004140:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a0d      	ldr	r2, [pc, #52]	@ (800417c <HAL_RCC_GetSysClockFreq+0x98>)
 8004146:	fb03 f202 	mul.w	r2, r3, r2
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004150:	617b      	str	r3, [r7, #20]
 8004152:	e004      	b.n	800415e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	4a0c      	ldr	r2, [pc, #48]	@ (8004188 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004158:	fb02 f303 	mul.w	r3, r2, r3
 800415c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	613b      	str	r3, [r7, #16]
      break;
 8004162:	e002      	b.n	800416a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004164:	4b05      	ldr	r3, [pc, #20]	@ (800417c <HAL_RCC_GetSysClockFreq+0x98>)
 8004166:	613b      	str	r3, [r7, #16]
      break;
 8004168:	bf00      	nop
    }
  }
  return sysclockfreq;
 800416a:	693b      	ldr	r3, [r7, #16]
}
 800416c:	4618      	mov	r0, r3
 800416e:	371c      	adds	r7, #28
 8004170:	46bd      	mov	sp, r7
 8004172:	bc80      	pop	{r7}
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop
 8004178:	40021000 	.word	0x40021000
 800417c:	007a1200 	.word	0x007a1200
 8004180:	0800ad90 	.word	0x0800ad90
 8004184:	0800ada0 	.word	0x0800ada0
 8004188:	003d0900 	.word	0x003d0900

0800418c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800418c:	b480      	push	{r7}
 800418e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004190:	4b02      	ldr	r3, [pc, #8]	@ (800419c <HAL_RCC_GetHCLKFreq+0x10>)
 8004192:	681b      	ldr	r3, [r3, #0]
}
 8004194:	4618      	mov	r0, r3
 8004196:	46bd      	mov	sp, r7
 8004198:	bc80      	pop	{r7}
 800419a:	4770      	bx	lr
 800419c:	20000000 	.word	0x20000000

080041a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041a4:	f7ff fff2 	bl	800418c <HAL_RCC_GetHCLKFreq>
 80041a8:	4602      	mov	r2, r0
 80041aa:	4b05      	ldr	r3, [pc, #20]	@ (80041c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	0a1b      	lsrs	r3, r3, #8
 80041b0:	f003 0307 	and.w	r3, r3, #7
 80041b4:	4903      	ldr	r1, [pc, #12]	@ (80041c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041b6:	5ccb      	ldrb	r3, [r1, r3]
 80041b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041bc:	4618      	mov	r0, r3
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40021000 	.word	0x40021000
 80041c4:	0800ad88 	.word	0x0800ad88

080041c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041cc:	f7ff ffde 	bl	800418c <HAL_RCC_GetHCLKFreq>
 80041d0:	4602      	mov	r2, r0
 80041d2:	4b05      	ldr	r3, [pc, #20]	@ (80041e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	0adb      	lsrs	r3, r3, #11
 80041d8:	f003 0307 	and.w	r3, r3, #7
 80041dc:	4903      	ldr	r1, [pc, #12]	@ (80041ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80041de:	5ccb      	ldrb	r3, [r1, r3]
 80041e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	40021000 	.word	0x40021000
 80041ec:	0800ad88 	.word	0x0800ad88

080041f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80041f8:	4b0a      	ldr	r3, [pc, #40]	@ (8004224 <RCC_Delay+0x34>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a0a      	ldr	r2, [pc, #40]	@ (8004228 <RCC_Delay+0x38>)
 80041fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004202:	0a5b      	lsrs	r3, r3, #9
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	fb02 f303 	mul.w	r3, r2, r3
 800420a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800420c:	bf00      	nop
  }
  while (Delay --);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	1e5a      	subs	r2, r3, #1
 8004212:	60fa      	str	r2, [r7, #12]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d1f9      	bne.n	800420c <RCC_Delay+0x1c>
}
 8004218:	bf00      	nop
 800421a:	bf00      	nop
 800421c:	3714      	adds	r7, #20
 800421e:	46bd      	mov	sp, r7
 8004220:	bc80      	pop	{r7}
 8004222:	4770      	bx	lr
 8004224:	20000000 	.word	0x20000000
 8004228:	10624dd3 	.word	0x10624dd3

0800422c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b086      	sub	sp, #24
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004234:	2300      	movs	r3, #0
 8004236:	613b      	str	r3, [r7, #16]
 8004238:	2300      	movs	r3, #0
 800423a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 0301 	and.w	r3, r3, #1
 8004244:	2b00      	cmp	r3, #0
 8004246:	d07d      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004248:	2300      	movs	r3, #0
 800424a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800424c:	4b4f      	ldr	r3, [pc, #316]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800424e:	69db      	ldr	r3, [r3, #28]
 8004250:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004254:	2b00      	cmp	r3, #0
 8004256:	d10d      	bne.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004258:	4b4c      	ldr	r3, [pc, #304]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800425a:	69db      	ldr	r3, [r3, #28]
 800425c:	4a4b      	ldr	r2, [pc, #300]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800425e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004262:	61d3      	str	r3, [r2, #28]
 8004264:	4b49      	ldr	r3, [pc, #292]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004266:	69db      	ldr	r3, [r3, #28]
 8004268:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800426c:	60bb      	str	r3, [r7, #8]
 800426e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004270:	2301      	movs	r3, #1
 8004272:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004274:	4b46      	ldr	r3, [pc, #280]	@ (8004390 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800427c:	2b00      	cmp	r3, #0
 800427e:	d118      	bne.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004280:	4b43      	ldr	r3, [pc, #268]	@ (8004390 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a42      	ldr	r2, [pc, #264]	@ (8004390 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004286:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800428a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800428c:	f7fd fd48 	bl	8001d20 <HAL_GetTick>
 8004290:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004292:	e008      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004294:	f7fd fd44 	bl	8001d20 <HAL_GetTick>
 8004298:	4602      	mov	r2, r0
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	2b64      	cmp	r3, #100	@ 0x64
 80042a0:	d901      	bls.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e06d      	b.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042a6:	4b3a      	ldr	r3, [pc, #232]	@ (8004390 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d0f0      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80042b2:	4b36      	ldr	r3, [pc, #216]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042b4:	6a1b      	ldr	r3, [r3, #32]
 80042b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042ba:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d02e      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042ca:	68fa      	ldr	r2, [r7, #12]
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d027      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80042d0:	4b2e      	ldr	r3, [pc, #184]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042d2:	6a1b      	ldr	r3, [r3, #32]
 80042d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042d8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80042da:	4b2e      	ldr	r3, [pc, #184]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80042dc:	2201      	movs	r2, #1
 80042de:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80042e0:	4b2c      	ldr	r3, [pc, #176]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80042e6:	4a29      	ldr	r2, [pc, #164]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f003 0301 	and.w	r3, r3, #1
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d014      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042f6:	f7fd fd13 	bl	8001d20 <HAL_GetTick>
 80042fa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042fc:	e00a      	b.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042fe:	f7fd fd0f 	bl	8001d20 <HAL_GetTick>
 8004302:	4602      	mov	r2, r0
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	f241 3288 	movw	r2, #5000	@ 0x1388
 800430c:	4293      	cmp	r3, r2
 800430e:	d901      	bls.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e036      	b.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004314:	4b1d      	ldr	r3, [pc, #116]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004316:	6a1b      	ldr	r3, [r3, #32]
 8004318:	f003 0302 	and.w	r3, r3, #2
 800431c:	2b00      	cmp	r3, #0
 800431e:	d0ee      	beq.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004320:	4b1a      	ldr	r3, [pc, #104]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004322:	6a1b      	ldr	r3, [r3, #32]
 8004324:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	4917      	ldr	r1, [pc, #92]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800432e:	4313      	orrs	r3, r2
 8004330:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004332:	7dfb      	ldrb	r3, [r7, #23]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d105      	bne.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004338:	4b14      	ldr	r3, [pc, #80]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800433a:	69db      	ldr	r3, [r3, #28]
 800433c:	4a13      	ldr	r2, [pc, #76]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800433e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004342:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 0302 	and.w	r3, r3, #2
 800434c:	2b00      	cmp	r3, #0
 800434e:	d008      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004350:	4b0e      	ldr	r3, [pc, #56]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	490b      	ldr	r1, [pc, #44]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800435e:	4313      	orrs	r3, r2
 8004360:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0310 	and.w	r3, r3, #16
 800436a:	2b00      	cmp	r3, #0
 800436c:	d008      	beq.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800436e:	4b07      	ldr	r3, [pc, #28]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	4904      	ldr	r1, [pc, #16]	@ (800438c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800437c:	4313      	orrs	r3, r2
 800437e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004380:	2300      	movs	r3, #0
}
 8004382:	4618      	mov	r0, r3
 8004384:	3718      	adds	r7, #24
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
 800438a:	bf00      	nop
 800438c:	40021000 	.word	0x40021000
 8004390:	40007000 	.word	0x40007000
 8004394:	42420440 	.word	0x42420440

08004398 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b088      	sub	sp, #32
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80043a0:	2300      	movs	r3, #0
 80043a2:	617b      	str	r3, [r7, #20]
 80043a4:	2300      	movs	r3, #0
 80043a6:	61fb      	str	r3, [r7, #28]
 80043a8:	2300      	movs	r3, #0
 80043aa:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80043ac:	2300      	movs	r3, #0
 80043ae:	60fb      	str	r3, [r7, #12]
 80043b0:	2300      	movs	r3, #0
 80043b2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2b10      	cmp	r3, #16
 80043b8:	d00a      	beq.n	80043d0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2b10      	cmp	r3, #16
 80043be:	f200 808a 	bhi.w	80044d6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d045      	beq.n	8004454 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2b02      	cmp	r3, #2
 80043cc:	d075      	beq.n	80044ba <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80043ce:	e082      	b.n	80044d6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80043d0:	4b46      	ldr	r3, [pc, #280]	@ (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80043d6:	4b45      	ldr	r3, [pc, #276]	@ (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d07b      	beq.n	80044da <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	0c9b      	lsrs	r3, r3, #18
 80043e6:	f003 030f 	and.w	r3, r3, #15
 80043ea:	4a41      	ldr	r2, [pc, #260]	@ (80044f0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80043ec:	5cd3      	ldrb	r3, [r2, r3]
 80043ee:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d015      	beq.n	8004426 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80043fa:	4b3c      	ldr	r3, [pc, #240]	@ (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	0c5b      	lsrs	r3, r3, #17
 8004400:	f003 0301 	and.w	r3, r3, #1
 8004404:	4a3b      	ldr	r2, [pc, #236]	@ (80044f4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004406:	5cd3      	ldrb	r3, [r2, r3]
 8004408:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004410:	2b00      	cmp	r3, #0
 8004412:	d00d      	beq.n	8004430 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004414:	4a38      	ldr	r2, [pc, #224]	@ (80044f8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	fbb2 f2f3 	udiv	r2, r2, r3
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	fb02 f303 	mul.w	r3, r2, r3
 8004422:	61fb      	str	r3, [r7, #28]
 8004424:	e004      	b.n	8004430 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	4a34      	ldr	r2, [pc, #208]	@ (80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800442a:	fb02 f303 	mul.w	r3, r2, r3
 800442e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004430:	4b2e      	ldr	r3, [pc, #184]	@ (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004438:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800443c:	d102      	bne.n	8004444 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	61bb      	str	r3, [r7, #24]
      break;
 8004442:	e04a      	b.n	80044da <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	005b      	lsls	r3, r3, #1
 8004448:	4a2d      	ldr	r2, [pc, #180]	@ (8004500 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800444a:	fba2 2303 	umull	r2, r3, r2, r3
 800444e:	085b      	lsrs	r3, r3, #1
 8004450:	61bb      	str	r3, [r7, #24]
      break;
 8004452:	e042      	b.n	80044da <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004454:	4b25      	ldr	r3, [pc, #148]	@ (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004456:	6a1b      	ldr	r3, [r3, #32]
 8004458:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004460:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004464:	d108      	bne.n	8004478 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f003 0302 	and.w	r3, r3, #2
 800446c:	2b00      	cmp	r3, #0
 800446e:	d003      	beq.n	8004478 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004470:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004474:	61bb      	str	r3, [r7, #24]
 8004476:	e01f      	b.n	80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800447e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004482:	d109      	bne.n	8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004484:	4b19      	ldr	r3, [pc, #100]	@ (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004488:	f003 0302 	and.w	r3, r3, #2
 800448c:	2b00      	cmp	r3, #0
 800448e:	d003      	beq.n	8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004490:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004494:	61bb      	str	r3, [r7, #24]
 8004496:	e00f      	b.n	80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800449e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044a2:	d11c      	bne.n	80044de <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80044a4:	4b11      	ldr	r3, [pc, #68]	@ (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d016      	beq.n	80044de <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80044b0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80044b4:	61bb      	str	r3, [r7, #24]
      break;
 80044b6:	e012      	b.n	80044de <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80044b8:	e011      	b.n	80044de <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80044ba:	f7ff fe85 	bl	80041c8 <HAL_RCC_GetPCLK2Freq>
 80044be:	4602      	mov	r2, r0
 80044c0:	4b0a      	ldr	r3, [pc, #40]	@ (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	0b9b      	lsrs	r3, r3, #14
 80044c6:	f003 0303 	and.w	r3, r3, #3
 80044ca:	3301      	adds	r3, #1
 80044cc:	005b      	lsls	r3, r3, #1
 80044ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80044d2:	61bb      	str	r3, [r7, #24]
      break;
 80044d4:	e004      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80044d6:	bf00      	nop
 80044d8:	e002      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80044da:	bf00      	nop
 80044dc:	e000      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80044de:	bf00      	nop
    }
  }
  return (frequency);
 80044e0:	69bb      	ldr	r3, [r7, #24]
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3720      	adds	r7, #32
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	40021000 	.word	0x40021000
 80044f0:	0800ada4 	.word	0x0800ada4
 80044f4:	0800adb4 	.word	0x0800adb4
 80044f8:	007a1200 	.word	0x007a1200
 80044fc:	003d0900 	.word	0x003d0900
 8004500:	aaaaaaab 	.word	0xaaaaaaab

08004504 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 800450c:	2300      	movs	r3, #0
 800450e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d101      	bne.n	800451a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e07a      	b.n	8004610 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	7c5b      	ldrb	r3, [r3, #17]
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b00      	cmp	r3, #0
 8004522:	d105      	bne.n	8004530 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f7fd f852 	bl	80015d4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2202      	movs	r2, #2
 8004534:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 f9be 	bl	80048b8 <HAL_RTC_WaitForSynchro>
 800453c:	4603      	mov	r3, r0
 800453e:	2b00      	cmp	r3, #0
 8004540:	d004      	beq.n	800454c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2204      	movs	r2, #4
 8004546:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e061      	b.n	8004610 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f000 fa77 	bl	8004a40 <RTC_EnterInitMode>
 8004552:	4603      	mov	r3, r0
 8004554:	2b00      	cmp	r3, #0
 8004556:	d004      	beq.n	8004562 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2204      	movs	r2, #4
 800455c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e056      	b.n	8004610 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	685a      	ldr	r2, [r3, #4]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f022 0207 	bic.w	r2, r2, #7
 8004570:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d005      	beq.n	8004586 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800457a:	4b27      	ldr	r3, [pc, #156]	@ (8004618 <HAL_RTC_Init+0x114>)
 800457c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800457e:	4a26      	ldr	r2, [pc, #152]	@ (8004618 <HAL_RTC_Init+0x114>)
 8004580:	f023 0301 	bic.w	r3, r3, #1
 8004584:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8004586:	4b24      	ldr	r3, [pc, #144]	@ (8004618 <HAL_RTC_Init+0x114>)
 8004588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800458a:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	4921      	ldr	r1, [pc, #132]	@ (8004618 <HAL_RTC_Init+0x114>)
 8004594:	4313      	orrs	r3, r2
 8004596:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045a0:	d003      	beq.n	80045aa <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	60fb      	str	r3, [r7, #12]
 80045a8:	e00e      	b.n	80045c8 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80045aa:	2001      	movs	r0, #1
 80045ac:	f7ff fef4 	bl	8004398 <HAL_RCCEx_GetPeriphCLKFreq>
 80045b0:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d104      	bne.n	80045c2 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2204      	movs	r2, #4
 80045bc:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e026      	b.n	8004610 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	3b01      	subs	r3, #1
 80045c6:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	0c1a      	lsrs	r2, r3, #16
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f002 020f 	and.w	r2, r2, #15
 80045d4:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68fa      	ldr	r2, [r7, #12]
 80045dc:	b292      	uxth	r2, r2
 80045de:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	f000 fa55 	bl	8004a90 <RTC_ExitInitMode>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d004      	beq.n	80045f6 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2204      	movs	r2, #4
 80045f0:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e00c      	b.n	8004610 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2201      	movs	r2, #1
 8004600:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2201      	movs	r2, #1
 8004606:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 800460e:	2300      	movs	r3, #0
  }
}
 8004610:	4618      	mov	r0, r3
 8004612:	3710      	adds	r7, #16
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}
 8004618:	40006c00 	.word	0x40006c00

0800461c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800461c:	b590      	push	{r4, r7, lr}
 800461e:	b087      	sub	sp, #28
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8004628:	2300      	movs	r3, #0
 800462a:	617b      	str	r3, [r7, #20]
 800462c:	2300      	movs	r3, #0
 800462e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d002      	beq.n	800463c <HAL_RTC_SetTime+0x20>
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d101      	bne.n	8004640 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e080      	b.n	8004742 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	7c1b      	ldrb	r3, [r3, #16]
 8004644:	2b01      	cmp	r3, #1
 8004646:	d101      	bne.n	800464c <HAL_RTC_SetTime+0x30>
 8004648:	2302      	movs	r3, #2
 800464a:	e07a      	b.n	8004742 <HAL_RTC_SetTime+0x126>
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2201      	movs	r2, #1
 8004650:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2202      	movs	r2, #2
 8004656:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d113      	bne.n	8004686 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	781b      	ldrb	r3, [r3, #0]
 8004662:	461a      	mov	r2, r3
 8004664:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8004668:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	785b      	ldrb	r3, [r3, #1]
 8004670:	4619      	mov	r1, r3
 8004672:	460b      	mov	r3, r1
 8004674:	011b      	lsls	r3, r3, #4
 8004676:	1a5b      	subs	r3, r3, r1
 8004678:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800467a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 800467c:	68ba      	ldr	r2, [r7, #8]
 800467e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004680:	4413      	add	r3, r2
 8004682:	617b      	str	r3, [r7, #20]
 8004684:	e01e      	b.n	80046c4 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	781b      	ldrb	r3, [r3, #0]
 800468a:	4618      	mov	r0, r3
 800468c:	f000 fa28 	bl	8004ae0 <RTC_Bcd2ToByte>
 8004690:	4603      	mov	r3, r0
 8004692:	461a      	mov	r2, r3
 8004694:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8004698:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	785b      	ldrb	r3, [r3, #1]
 80046a0:	4618      	mov	r0, r3
 80046a2:	f000 fa1d 	bl	8004ae0 <RTC_Bcd2ToByte>
 80046a6:	4603      	mov	r3, r0
 80046a8:	461a      	mov	r2, r3
 80046aa:	4613      	mov	r3, r2
 80046ac:	011b      	lsls	r3, r3, #4
 80046ae:	1a9b      	subs	r3, r3, r2
 80046b0:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80046b2:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	789b      	ldrb	r3, [r3, #2]
 80046b8:	4618      	mov	r0, r3
 80046ba:	f000 fa11 	bl	8004ae0 <RTC_Bcd2ToByte>
 80046be:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80046c0:	4423      	add	r3, r4
 80046c2:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80046c4:	6979      	ldr	r1, [r7, #20]
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f000 f953 	bl	8004972 <RTC_WriteTimeCounter>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d007      	beq.n	80046e2 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2204      	movs	r2, #4
 80046d6:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2200      	movs	r2, #0
 80046dc:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e02f      	b.n	8004742 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	685a      	ldr	r2, [r3, #4]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f022 0205 	bic.w	r2, r2, #5
 80046f0:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80046f2:	68f8      	ldr	r0, [r7, #12]
 80046f4:	f000 f964 	bl	80049c0 <RTC_ReadAlarmCounter>
 80046f8:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004700:	d018      	beq.n	8004734 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8004702:	693a      	ldr	r2, [r7, #16]
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	429a      	cmp	r2, r3
 8004708:	d214      	bcs.n	8004734 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8004710:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8004714:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004716:	6939      	ldr	r1, [r7, #16]
 8004718:	68f8      	ldr	r0, [r7, #12]
 800471a:	f000 f96a 	bl	80049f2 <RTC_WriteAlarmCounter>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d007      	beq.n	8004734 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2204      	movs	r2, #4
 8004728:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2200      	movs	r2, #0
 800472e:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e006      	b.n	8004742 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2201      	movs	r2, #1
 8004738:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2200      	movs	r2, #0
 800473e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8004740:	2300      	movs	r3, #0
  }
}
 8004742:	4618      	mov	r0, r3
 8004744:	371c      	adds	r7, #28
 8004746:	46bd      	mov	sp, r7
 8004748:	bd90      	pop	{r4, r7, pc}
	...

0800474c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b088      	sub	sp, #32
 8004750:	af00      	add	r7, sp, #0
 8004752:	60f8      	str	r0, [r7, #12]
 8004754:	60b9      	str	r1, [r7, #8]
 8004756:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8004758:	2300      	movs	r3, #0
 800475a:	61fb      	str	r3, [r7, #28]
 800475c:	2300      	movs	r3, #0
 800475e:	61bb      	str	r3, [r7, #24]
 8004760:	2300      	movs	r3, #0
 8004762:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d002      	beq.n	8004770 <HAL_RTC_SetDate+0x24>
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d101      	bne.n	8004774 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e097      	b.n	80048a4 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	7c1b      	ldrb	r3, [r3, #16]
 8004778:	2b01      	cmp	r3, #1
 800477a:	d101      	bne.n	8004780 <HAL_RTC_SetDate+0x34>
 800477c:	2302      	movs	r3, #2
 800477e:	e091      	b.n	80048a4 <HAL_RTC_SetDate+0x158>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2201      	movs	r2, #1
 8004784:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2202      	movs	r2, #2
 800478a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d10c      	bne.n	80047ac <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	78da      	ldrb	r2, [r3, #3]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	785a      	ldrb	r2, [r3, #1]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	789a      	ldrb	r2, [r3, #2]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	739a      	strb	r2, [r3, #14]
 80047aa:	e01a      	b.n	80047e2 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	78db      	ldrb	r3, [r3, #3]
 80047b0:	4618      	mov	r0, r3
 80047b2:	f000 f995 	bl	8004ae0 <RTC_Bcd2ToByte>
 80047b6:	4603      	mov	r3, r0
 80047b8:	461a      	mov	r2, r3
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	785b      	ldrb	r3, [r3, #1]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f000 f98c 	bl	8004ae0 <RTC_Bcd2ToByte>
 80047c8:	4603      	mov	r3, r0
 80047ca:	461a      	mov	r2, r3
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	789b      	ldrb	r3, [r3, #2]
 80047d4:	4618      	mov	r0, r3
 80047d6:	f000 f983 	bl	8004ae0 <RTC_Bcd2ToByte>
 80047da:	4603      	mov	r3, r0
 80047dc:	461a      	mov	r2, r3
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	7bdb      	ldrb	r3, [r3, #15]
 80047e6:	4618      	mov	r0, r3
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	7b59      	ldrb	r1, [r3, #13]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	7b9b      	ldrb	r3, [r3, #14]
 80047f0:	461a      	mov	r2, r3
 80047f2:	f000 f993 	bl	8004b1c <RTC_WeekDayNum>
 80047f6:	4603      	mov	r3, r0
 80047f8:	461a      	mov	r2, r3
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	7b1a      	ldrb	r2, [r3, #12]
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8004806:	68f8      	ldr	r0, [r7, #12]
 8004808:	f000 f883 	bl	8004912 <RTC_ReadTimeCounter>
 800480c:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	4a26      	ldr	r2, [pc, #152]	@ (80048ac <HAL_RTC_SetDate+0x160>)
 8004812:	fba2 2303 	umull	r2, r3, r2, r3
 8004816:	0adb      	lsrs	r3, r3, #11
 8004818:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	2b18      	cmp	r3, #24
 800481e:	d93a      	bls.n	8004896 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	4a23      	ldr	r2, [pc, #140]	@ (80048b0 <HAL_RTC_SetDate+0x164>)
 8004824:	fba2 2303 	umull	r2, r3, r2, r3
 8004828:	091b      	lsrs	r3, r3, #4
 800482a:	4a22      	ldr	r2, [pc, #136]	@ (80048b4 <HAL_RTC_SetDate+0x168>)
 800482c:	fb02 f303 	mul.w	r3, r2, r3
 8004830:	69fa      	ldr	r2, [r7, #28]
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004836:	69f9      	ldr	r1, [r7, #28]
 8004838:	68f8      	ldr	r0, [r7, #12]
 800483a:	f000 f89a 	bl	8004972 <RTC_WriteTimeCounter>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d007      	beq.n	8004854 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2204      	movs	r2, #4
 8004848:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2200      	movs	r2, #0
 800484e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e027      	b.n	80048a4 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004854:	68f8      	ldr	r0, [r7, #12]
 8004856:	f000 f8b3 	bl	80049c0 <RTC_ReadAlarmCounter>
 800485a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004862:	d018      	beq.n	8004896 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	429a      	cmp	r2, r3
 800486a:	d214      	bcs.n	8004896 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8004872:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8004876:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004878:	69b9      	ldr	r1, [r7, #24]
 800487a:	68f8      	ldr	r0, [r7, #12]
 800487c:	f000 f8b9 	bl	80049f2 <RTC_WriteAlarmCounter>
 8004880:	4603      	mov	r3, r0
 8004882:	2b00      	cmp	r3, #0
 8004884:	d007      	beq.n	8004896 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2204      	movs	r2, #4
 800488a:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2200      	movs	r2, #0
 8004890:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e006      	b.n	80048a4 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2201      	movs	r2, #1
 800489a:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2200      	movs	r2, #0
 80048a0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80048a2:	2300      	movs	r3, #0
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3720      	adds	r7, #32
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}
 80048ac:	91a2b3c5 	.word	0x91a2b3c5
 80048b0:	aaaaaaab 	.word	0xaaaaaaab
 80048b4:	00015180 	.word	0x00015180

080048b8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80048c0:	2300      	movs	r3, #0
 80048c2:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e01d      	b.n	800490a <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	685a      	ldr	r2, [r3, #4]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f022 0208 	bic.w	r2, r2, #8
 80048dc:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80048de:	f7fd fa1f 	bl	8001d20 <HAL_GetTick>
 80048e2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80048e4:	e009      	b.n	80048fa <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80048e6:	f7fd fa1b 	bl	8001d20 <HAL_GetTick>
 80048ea:	4602      	mov	r2, r0
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	1ad3      	subs	r3, r2, r3
 80048f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80048f4:	d901      	bls.n	80048fa <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e007      	b.n	800490a <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	f003 0308 	and.w	r3, r3, #8
 8004904:	2b00      	cmp	r3, #0
 8004906:	d0ee      	beq.n	80048e6 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8004908:	2300      	movs	r3, #0
}
 800490a:	4618      	mov	r0, r3
 800490c:	3710      	adds	r7, #16
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}

08004912 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8004912:	b480      	push	{r7}
 8004914:	b087      	sub	sp, #28
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 800491a:	2300      	movs	r3, #0
 800491c:	827b      	strh	r3, [r7, #18]
 800491e:	2300      	movs	r3, #0
 8004920:	823b      	strh	r3, [r7, #16]
 8004922:	2300      	movs	r3, #0
 8004924:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8004926:	2300      	movs	r3, #0
 8004928:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	699b      	ldr	r3, [r3, #24]
 8004930:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	69db      	ldr	r3, [r3, #28]
 8004938:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	699b      	ldr	r3, [r3, #24]
 8004940:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8004942:	8a7a      	ldrh	r2, [r7, #18]
 8004944:	8a3b      	ldrh	r3, [r7, #16]
 8004946:	429a      	cmp	r2, r3
 8004948:	d008      	beq.n	800495c <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800494a:	8a3b      	ldrh	r3, [r7, #16]
 800494c:	041a      	lsls	r2, r3, #16
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	69db      	ldr	r3, [r3, #28]
 8004954:	b29b      	uxth	r3, r3
 8004956:	4313      	orrs	r3, r2
 8004958:	617b      	str	r3, [r7, #20]
 800495a:	e004      	b.n	8004966 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800495c:	8a7b      	ldrh	r3, [r7, #18]
 800495e:	041a      	lsls	r2, r3, #16
 8004960:	89fb      	ldrh	r3, [r7, #14]
 8004962:	4313      	orrs	r3, r2
 8004964:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8004966:	697b      	ldr	r3, [r7, #20]
}
 8004968:	4618      	mov	r0, r3
 800496a:	371c      	adds	r7, #28
 800496c:	46bd      	mov	sp, r7
 800496e:	bc80      	pop	{r7}
 8004970:	4770      	bx	lr

08004972 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8004972:	b580      	push	{r7, lr}
 8004974:	b084      	sub	sp, #16
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]
 800497a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800497c:	2300      	movs	r3, #0
 800497e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f000 f85d 	bl	8004a40 <RTC_EnterInitMode>
 8004986:	4603      	mov	r3, r0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d002      	beq.n	8004992 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	73fb      	strb	r3, [r7, #15]
 8004990:	e011      	b.n	80049b6 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	683a      	ldr	r2, [r7, #0]
 8004998:	0c12      	lsrs	r2, r2, #16
 800499a:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	683a      	ldr	r2, [r7, #0]
 80049a2:	b292      	uxth	r2, r2
 80049a4:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f000 f872 	bl	8004a90 <RTC_ExitInitMode>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d001      	beq.n	80049b6 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80049b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3710      	adds	r7, #16
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}

080049c0 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b085      	sub	sp, #20
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80049c8:	2300      	movs	r3, #0
 80049ca:	81fb      	strh	r3, [r7, #14]
 80049cc:	2300      	movs	r3, #0
 80049ce:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	6a1b      	ldr	r3, [r3, #32]
 80049d6:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049de:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80049e0:	89fb      	ldrh	r3, [r7, #14]
 80049e2:	041a      	lsls	r2, r3, #16
 80049e4:	89bb      	ldrh	r3, [r7, #12]
 80049e6:	4313      	orrs	r3, r2
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3714      	adds	r7, #20
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bc80      	pop	{r7}
 80049f0:	4770      	bx	lr

080049f2 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80049f2:	b580      	push	{r7, lr}
 80049f4:	b084      	sub	sp, #16
 80049f6:	af00      	add	r7, sp, #0
 80049f8:	6078      	str	r0, [r7, #4]
 80049fa:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049fc:	2300      	movs	r3, #0
 80049fe:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	f000 f81d 	bl	8004a40 <RTC_EnterInitMode>
 8004a06:	4603      	mov	r3, r0
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d002      	beq.n	8004a12 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	73fb      	strb	r3, [r7, #15]
 8004a10:	e011      	b.n	8004a36 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	683a      	ldr	r2, [r7, #0]
 8004a18:	0c12      	lsrs	r2, r2, #16
 8004a1a:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	683a      	ldr	r2, [r7, #0]
 8004a22:	b292      	uxth	r2, r2
 8004a24:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 f832 	bl	8004a90 <RTC_ExitInitMode>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d001      	beq.n	8004a36 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004a36:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3710      	adds	r7, #16
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}

08004a40 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8004a4c:	f7fd f968 	bl	8001d20 <HAL_GetTick>
 8004a50:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004a52:	e009      	b.n	8004a68 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004a54:	f7fd f964 	bl	8001d20 <HAL_GetTick>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004a62:	d901      	bls.n	8004a68 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e00f      	b.n	8004a88 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f003 0320 	and.w	r3, r3, #32
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d0ee      	beq.n	8004a54 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	685a      	ldr	r2, [r3, #4]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f042 0210 	orr.w	r2, r2, #16
 8004a84:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3710      	adds	r7, #16
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	685a      	ldr	r2, [r3, #4]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f022 0210 	bic.w	r2, r2, #16
 8004aaa:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8004aac:	f7fd f938 	bl	8001d20 <HAL_GetTick>
 8004ab0:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004ab2:	e009      	b.n	8004ac8 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004ab4:	f7fd f934 	bl	8001d20 <HAL_GetTick>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	1ad3      	subs	r3, r2, r3
 8004abe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004ac2:	d901      	bls.n	8004ac8 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e007      	b.n	8004ad8 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	f003 0320 	and.w	r3, r3, #32
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d0ee      	beq.n	8004ab4 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8004ad6:	2300      	movs	r3, #0
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3710      	adds	r7, #16
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}

08004ae0 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8004aea:	2300      	movs	r3, #0
 8004aec:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8004aee:	79fb      	ldrb	r3, [r7, #7]
 8004af0:	091b      	lsrs	r3, r3, #4
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	461a      	mov	r2, r3
 8004af6:	4613      	mov	r3, r2
 8004af8:	009b      	lsls	r3, r3, #2
 8004afa:	4413      	add	r3, r2
 8004afc:	005b      	lsls	r3, r3, #1
 8004afe:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8004b00:	79fb      	ldrb	r3, [r7, #7]
 8004b02:	f003 030f 	and.w	r3, r3, #15
 8004b06:	b2da      	uxtb	r2, r3
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	4413      	add	r3, r2
 8004b0e:	b2db      	uxtb	r3, r3
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	3714      	adds	r7, #20
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bc80      	pop	{r7}
 8004b18:	4770      	bx	lr
	...

08004b1c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b085      	sub	sp, #20
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
 8004b24:	460b      	mov	r3, r1
 8004b26:	70fb      	strb	r3, [r7, #3]
 8004b28:	4613      	mov	r3, r2
 8004b2a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	60bb      	str	r3, [r7, #8]
 8004b30:	2300      	movs	r3, #0
 8004b32:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8004b3a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8004b3c:	78fb      	ldrb	r3, [r7, #3]
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d82d      	bhi.n	8004b9e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8004b42:	78fa      	ldrb	r2, [r7, #3]
 8004b44:	4613      	mov	r3, r2
 8004b46:	005b      	lsls	r3, r3, #1
 8004b48:	4413      	add	r3, r2
 8004b4a:	00db      	lsls	r3, r3, #3
 8004b4c:	1a9b      	subs	r3, r3, r2
 8004b4e:	4a2c      	ldr	r2, [pc, #176]	@ (8004c00 <RTC_WeekDayNum+0xe4>)
 8004b50:	fba2 2303 	umull	r2, r3, r2, r3
 8004b54:	085a      	lsrs	r2, r3, #1
 8004b56:	78bb      	ldrb	r3, [r7, #2]
 8004b58:	441a      	add	r2, r3
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	441a      	add	r2, r3
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	3b01      	subs	r3, #1
 8004b62:	089b      	lsrs	r3, r3, #2
 8004b64:	441a      	add	r2, r3
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	3b01      	subs	r3, #1
 8004b6a:	4926      	ldr	r1, [pc, #152]	@ (8004c04 <RTC_WeekDayNum+0xe8>)
 8004b6c:	fba1 1303 	umull	r1, r3, r1, r3
 8004b70:	095b      	lsrs	r3, r3, #5
 8004b72:	1ad2      	subs	r2, r2, r3
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	3b01      	subs	r3, #1
 8004b78:	4922      	ldr	r1, [pc, #136]	@ (8004c04 <RTC_WeekDayNum+0xe8>)
 8004b7a:	fba1 1303 	umull	r1, r3, r1, r3
 8004b7e:	09db      	lsrs	r3, r3, #7
 8004b80:	4413      	add	r3, r2
 8004b82:	1d1a      	adds	r2, r3, #4
 8004b84:	4b20      	ldr	r3, [pc, #128]	@ (8004c08 <RTC_WeekDayNum+0xec>)
 8004b86:	fba3 1302 	umull	r1, r3, r3, r2
 8004b8a:	1ad1      	subs	r1, r2, r3
 8004b8c:	0849      	lsrs	r1, r1, #1
 8004b8e:	440b      	add	r3, r1
 8004b90:	0899      	lsrs	r1, r3, #2
 8004b92:	460b      	mov	r3, r1
 8004b94:	00db      	lsls	r3, r3, #3
 8004b96:	1a5b      	subs	r3, r3, r1
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	60fb      	str	r3, [r7, #12]
 8004b9c:	e029      	b.n	8004bf2 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8004b9e:	78fa      	ldrb	r2, [r7, #3]
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	005b      	lsls	r3, r3, #1
 8004ba4:	4413      	add	r3, r2
 8004ba6:	00db      	lsls	r3, r3, #3
 8004ba8:	1a9b      	subs	r3, r3, r2
 8004baa:	4a15      	ldr	r2, [pc, #84]	@ (8004c00 <RTC_WeekDayNum+0xe4>)
 8004bac:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb0:	085a      	lsrs	r2, r3, #1
 8004bb2:	78bb      	ldrb	r3, [r7, #2]
 8004bb4:	441a      	add	r2, r3
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	441a      	add	r2, r3
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	089b      	lsrs	r3, r3, #2
 8004bbe:	441a      	add	r2, r3
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	4910      	ldr	r1, [pc, #64]	@ (8004c04 <RTC_WeekDayNum+0xe8>)
 8004bc4:	fba1 1303 	umull	r1, r3, r1, r3
 8004bc8:	095b      	lsrs	r3, r3, #5
 8004bca:	1ad2      	subs	r2, r2, r3
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	490d      	ldr	r1, [pc, #52]	@ (8004c04 <RTC_WeekDayNum+0xe8>)
 8004bd0:	fba1 1303 	umull	r1, r3, r1, r3
 8004bd4:	09db      	lsrs	r3, r3, #7
 8004bd6:	4413      	add	r3, r2
 8004bd8:	1c9a      	adds	r2, r3, #2
 8004bda:	4b0b      	ldr	r3, [pc, #44]	@ (8004c08 <RTC_WeekDayNum+0xec>)
 8004bdc:	fba3 1302 	umull	r1, r3, r3, r2
 8004be0:	1ad1      	subs	r1, r2, r3
 8004be2:	0849      	lsrs	r1, r1, #1
 8004be4:	440b      	add	r3, r1
 8004be6:	0899      	lsrs	r1, r3, #2
 8004be8:	460b      	mov	r3, r1
 8004bea:	00db      	lsls	r3, r3, #3
 8004bec:	1a5b      	subs	r3, r3, r1
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	b2db      	uxtb	r3, r3
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3714      	adds	r7, #20
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bc80      	pop	{r7}
 8004bfe:	4770      	bx	lr
 8004c00:	38e38e39 	.word	0x38e38e39
 8004c04:	51eb851f 	.word	0x51eb851f
 8004c08:	24924925 	.word	0x24924925

08004c0c <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b087      	sub	sp, #28
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 8004c1c:	4b07      	ldr	r3, [pc, #28]	@ (8004c3c <HAL_RTCEx_BKUPWrite+0x30>)
 8004c1e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	697a      	ldr	r2, [r7, #20]
 8004c26:	4413      	add	r3, r2
 8004c28:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	687a      	ldr	r2, [r7, #4]
 8004c2e:	b292      	uxth	r2, r2
 8004c30:	601a      	str	r2, [r3, #0]
}
 8004c32:	bf00      	nop
 8004c34:	371c      	adds	r7, #28
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bc80      	pop	{r7}
 8004c3a:	4770      	bx	lr
 8004c3c:	40006c00 	.word	0x40006c00

08004c40 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b085      	sub	sp, #20
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
 8004c52:	4b08      	ldr	r3, [pc, #32]	@ (8004c74 <HAL_RTCEx_BKUPRead+0x34>)
 8004c54:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	4413      	add	r3, r2
 8004c5e:	60fb      	str	r3, [r7, #12]

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 8004c68:	68bb      	ldr	r3, [r7, #8]
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3714      	adds	r7, #20
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bc80      	pop	{r7}
 8004c72:	4770      	bx	lr
 8004c74:	40006c00 	.word	0x40006c00

08004c78 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b082      	sub	sp, #8
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d101      	bne.n	8004c8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e042      	b.n	8004d10 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d106      	bne.n	8004ca4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f7fc ff30 	bl	8001b04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2224      	movs	r2, #36	@ 0x24
 8004ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	68da      	ldr	r2, [r3, #12]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004cba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	f000 ff3d 	bl	8005b3c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	691a      	ldr	r2, [r3, #16]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004cd0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	695a      	ldr	r2, [r3, #20]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ce0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	68da      	ldr	r2, [r3, #12]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004cf0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2220      	movs	r2, #32
 8004cfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2220      	movs	r2, #32
 8004d04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004d0e:	2300      	movs	r3, #0
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3708      	adds	r7, #8
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b08a      	sub	sp, #40	@ 0x28
 8004d1c:	af02      	add	r7, sp, #8
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	603b      	str	r3, [r7, #0]
 8004d24:	4613      	mov	r3, r2
 8004d26:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d32:	b2db      	uxtb	r3, r3
 8004d34:	2b20      	cmp	r3, #32
 8004d36:	d175      	bne.n	8004e24 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d002      	beq.n	8004d44 <HAL_UART_Transmit+0x2c>
 8004d3e:	88fb      	ldrh	r3, [r7, #6]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d101      	bne.n	8004d48 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e06e      	b.n	8004e26 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2221      	movs	r2, #33	@ 0x21
 8004d52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d56:	f7fc ffe3 	bl	8001d20 <HAL_GetTick>
 8004d5a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	88fa      	ldrh	r2, [r7, #6]
 8004d60:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	88fa      	ldrh	r2, [r7, #6]
 8004d66:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d70:	d108      	bne.n	8004d84 <HAL_UART_Transmit+0x6c>
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	691b      	ldr	r3, [r3, #16]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d104      	bne.n	8004d84 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	61bb      	str	r3, [r7, #24]
 8004d82:	e003      	b.n	8004d8c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004d8c:	e02e      	b.n	8004dec <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	9300      	str	r3, [sp, #0]
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	2200      	movs	r2, #0
 8004d96:	2180      	movs	r1, #128	@ 0x80
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f000 fc1a 	bl	80055d2 <UART_WaitOnFlagUntilTimeout>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d005      	beq.n	8004db0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2220      	movs	r2, #32
 8004da8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004dac:	2303      	movs	r3, #3
 8004dae:	e03a      	b.n	8004e26 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004db0:	69fb      	ldr	r3, [r7, #28]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d10b      	bne.n	8004dce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	881b      	ldrh	r3, [r3, #0]
 8004dba:	461a      	mov	r2, r3
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004dc4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004dc6:	69bb      	ldr	r3, [r7, #24]
 8004dc8:	3302      	adds	r3, #2
 8004dca:	61bb      	str	r3, [r7, #24]
 8004dcc:	e007      	b.n	8004dde <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004dce:	69fb      	ldr	r3, [r7, #28]
 8004dd0:	781a      	ldrb	r2, [r3, #0]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	3301      	adds	r3, #1
 8004ddc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	3b01      	subs	r3, #1
 8004de6:	b29a      	uxth	r2, r3
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d1cb      	bne.n	8004d8e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	9300      	str	r3, [sp, #0]
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	2140      	movs	r1, #64	@ 0x40
 8004e00:	68f8      	ldr	r0, [r7, #12]
 8004e02:	f000 fbe6 	bl	80055d2 <UART_WaitOnFlagUntilTimeout>
 8004e06:	4603      	mov	r3, r0
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d005      	beq.n	8004e18 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2220      	movs	r2, #32
 8004e10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e006      	b.n	8004e26 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2220      	movs	r2, #32
 8004e1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004e20:	2300      	movs	r3, #0
 8004e22:	e000      	b.n	8004e26 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004e24:	2302      	movs	r3, #2
  }
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3720      	adds	r7, #32
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}

08004e2e <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e2e:	b580      	push	{r7, lr}
 8004e30:	b084      	sub	sp, #16
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	60f8      	str	r0, [r7, #12]
 8004e36:	60b9      	str	r1, [r7, #8]
 8004e38:	4613      	mov	r3, r2
 8004e3a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	2b20      	cmp	r3, #32
 8004e46:	d112      	bne.n	8004e6e <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d002      	beq.n	8004e54 <HAL_UART_Receive_DMA+0x26>
 8004e4e:	88fb      	ldrh	r3, [r7, #6]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d101      	bne.n	8004e58 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	e00b      	b.n	8004e70 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004e5e:	88fb      	ldrh	r3, [r7, #6]
 8004e60:	461a      	mov	r2, r3
 8004e62:	68b9      	ldr	r1, [r7, #8]
 8004e64:	68f8      	ldr	r0, [r7, #12]
 8004e66:	f000 fc0d 	bl	8005684 <UART_Start_Receive_DMA>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	e000      	b.n	8004e70 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004e6e:	2302      	movs	r3, #2
  }
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	3710      	adds	r7, #16
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}

08004e78 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b0ba      	sub	sp, #232	@ 0xe8
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	68db      	ldr	r3, [r3, #12]
 8004e90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	695b      	ldr	r3, [r3, #20]
 8004e9a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004eaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004eae:	f003 030f 	and.w	r3, r3, #15
 8004eb2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004eb6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d10f      	bne.n	8004ede <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ebe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ec2:	f003 0320 	and.w	r3, r3, #32
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d009      	beq.n	8004ede <HAL_UART_IRQHandler+0x66>
 8004eca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ece:	f003 0320 	and.w	r3, r3, #32
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d003      	beq.n	8004ede <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f000 fd72 	bl	80059c0 <UART_Receive_IT>
      return;
 8004edc:	e25b      	b.n	8005396 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004ede:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	f000 80de 	beq.w	80050a4 <HAL_UART_IRQHandler+0x22c>
 8004ee8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004eec:	f003 0301 	and.w	r3, r3, #1
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d106      	bne.n	8004f02 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004ef4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ef8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	f000 80d1 	beq.w	80050a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004f02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d00b      	beq.n	8004f26 <HAL_UART_IRQHandler+0xae>
 8004f0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d005      	beq.n	8004f26 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f1e:	f043 0201 	orr.w	r2, r3, #1
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f2a:	f003 0304 	and.w	r3, r3, #4
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d00b      	beq.n	8004f4a <HAL_UART_IRQHandler+0xd2>
 8004f32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f36:	f003 0301 	and.w	r3, r3, #1
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d005      	beq.n	8004f4a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f42:	f043 0202 	orr.w	r2, r3, #2
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f4e:	f003 0302 	and.w	r3, r3, #2
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d00b      	beq.n	8004f6e <HAL_UART_IRQHandler+0xf6>
 8004f56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f5a:	f003 0301 	and.w	r3, r3, #1
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d005      	beq.n	8004f6e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f66:	f043 0204 	orr.w	r2, r3, #4
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f72:	f003 0308 	and.w	r3, r3, #8
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d011      	beq.n	8004f9e <HAL_UART_IRQHandler+0x126>
 8004f7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f7e:	f003 0320 	and.w	r3, r3, #32
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d105      	bne.n	8004f92 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004f86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d005      	beq.n	8004f9e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f96:	f043 0208 	orr.w	r2, r3, #8
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	f000 81f2 	beq.w	800538c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004fa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fac:	f003 0320 	and.w	r3, r3, #32
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d008      	beq.n	8004fc6 <HAL_UART_IRQHandler+0x14e>
 8004fb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fb8:	f003 0320 	and.w	r3, r3, #32
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d002      	beq.n	8004fc6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f000 fcfd 	bl	80059c0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	695b      	ldr	r3, [r3, #20]
 8004fcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	bf14      	ite	ne
 8004fd4:	2301      	movne	r3, #1
 8004fd6:	2300      	moveq	r3, #0
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fe2:	f003 0308 	and.w	r3, r3, #8
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d103      	bne.n	8004ff2 <HAL_UART_IRQHandler+0x17a>
 8004fea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d04f      	beq.n	8005092 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f000 fc07 	bl	8005806 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	695b      	ldr	r3, [r3, #20]
 8004ffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005002:	2b00      	cmp	r3, #0
 8005004:	d041      	beq.n	800508a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	3314      	adds	r3, #20
 800500c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005010:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005014:	e853 3f00 	ldrex	r3, [r3]
 8005018:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800501c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005020:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005024:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	3314      	adds	r3, #20
 800502e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005032:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005036:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800503a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800503e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005042:	e841 2300 	strex	r3, r2, [r1]
 8005046:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800504a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1d9      	bne.n	8005006 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005056:	2b00      	cmp	r3, #0
 8005058:	d013      	beq.n	8005082 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800505e:	4a7e      	ldr	r2, [pc, #504]	@ (8005258 <HAL_UART_IRQHandler+0x3e0>)
 8005060:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005066:	4618      	mov	r0, r3
 8005068:	f7fd fcb8 	bl	80029dc <HAL_DMA_Abort_IT>
 800506c:	4603      	mov	r3, r0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d016      	beq.n	80050a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005076:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800507c:	4610      	mov	r0, r2
 800507e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005080:	e00e      	b.n	80050a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 f993 	bl	80053ae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005088:	e00a      	b.n	80050a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f000 f98f 	bl	80053ae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005090:	e006      	b.n	80050a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f000 f98b 	bl	80053ae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800509e:	e175      	b.n	800538c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050a0:	bf00      	nop
    return;
 80050a2:	e173      	b.n	800538c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	f040 814f 	bne.w	800534c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80050ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050b2:	f003 0310 	and.w	r3, r3, #16
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	f000 8148 	beq.w	800534c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80050bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050c0:	f003 0310 	and.w	r3, r3, #16
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	f000 8141 	beq.w	800534c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80050ca:	2300      	movs	r3, #0
 80050cc:	60bb      	str	r3, [r7, #8]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	60bb      	str	r3, [r7, #8]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	60bb      	str	r3, [r7, #8]
 80050de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	695b      	ldr	r3, [r3, #20]
 80050e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	f000 80b6 	beq.w	800525c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80050fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005100:	2b00      	cmp	r3, #0
 8005102:	f000 8145 	beq.w	8005390 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800510a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800510e:	429a      	cmp	r2, r3
 8005110:	f080 813e 	bcs.w	8005390 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800511a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005120:	699b      	ldr	r3, [r3, #24]
 8005122:	2b20      	cmp	r3, #32
 8005124:	f000 8088 	beq.w	8005238 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	330c      	adds	r3, #12
 800512e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005132:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005136:	e853 3f00 	ldrex	r3, [r3]
 800513a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800513e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005142:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005146:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	330c      	adds	r3, #12
 8005150:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005154:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005158:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005160:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005164:	e841 2300 	strex	r3, r2, [r1]
 8005168:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800516c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005170:	2b00      	cmp	r3, #0
 8005172:	d1d9      	bne.n	8005128 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	3314      	adds	r3, #20
 800517a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800517c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800517e:	e853 3f00 	ldrex	r3, [r3]
 8005182:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005184:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005186:	f023 0301 	bic.w	r3, r3, #1
 800518a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	3314      	adds	r3, #20
 8005194:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005198:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800519c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800519e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80051a0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80051a4:	e841 2300 	strex	r3, r2, [r1]
 80051a8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80051aa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d1e1      	bne.n	8005174 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	3314      	adds	r3, #20
 80051b6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80051ba:	e853 3f00 	ldrex	r3, [r3]
 80051be:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80051c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80051c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	3314      	adds	r3, #20
 80051d0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80051d4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80051d6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80051da:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80051dc:	e841 2300 	strex	r3, r2, [r1]
 80051e0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80051e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d1e3      	bne.n	80051b0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2220      	movs	r2, #32
 80051ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2200      	movs	r2, #0
 80051f4:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	330c      	adds	r3, #12
 80051fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005200:	e853 3f00 	ldrex	r3, [r3]
 8005204:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005206:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005208:	f023 0310 	bic.w	r3, r3, #16
 800520c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	330c      	adds	r3, #12
 8005216:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800521a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800521c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800521e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005220:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005222:	e841 2300 	strex	r3, r2, [r1]
 8005226:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005228:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1e3      	bne.n	80051f6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005232:	4618      	mov	r0, r3
 8005234:	f7fd fb96 	bl	8002964 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2202      	movs	r2, #2
 800523c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005246:	b29b      	uxth	r3, r3
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	b29b      	uxth	r3, r3
 800524c:	4619      	mov	r1, r3
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f000 f8b6 	bl	80053c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005254:	e09c      	b.n	8005390 <HAL_UART_IRQHandler+0x518>
 8005256:	bf00      	nop
 8005258:	080058cb 	.word	0x080058cb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005264:	b29b      	uxth	r3, r3
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005270:	b29b      	uxth	r3, r3
 8005272:	2b00      	cmp	r3, #0
 8005274:	f000 808e 	beq.w	8005394 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005278:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800527c:	2b00      	cmp	r3, #0
 800527e:	f000 8089 	beq.w	8005394 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	330c      	adds	r3, #12
 8005288:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800528a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800528c:	e853 3f00 	ldrex	r3, [r3]
 8005290:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005294:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005298:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	330c      	adds	r3, #12
 80052a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80052a6:	647a      	str	r2, [r7, #68]	@ 0x44
 80052a8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052aa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80052ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052ae:	e841 2300 	strex	r3, r2, [r1]
 80052b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80052b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d1e3      	bne.n	8005282 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	3314      	adds	r3, #20
 80052c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c4:	e853 3f00 	ldrex	r3, [r3]
 80052c8:	623b      	str	r3, [r7, #32]
   return(result);
 80052ca:	6a3b      	ldr	r3, [r7, #32]
 80052cc:	f023 0301 	bic.w	r3, r3, #1
 80052d0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	3314      	adds	r3, #20
 80052da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80052de:	633a      	str	r2, [r7, #48]	@ 0x30
 80052e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80052e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052e6:	e841 2300 	strex	r3, r2, [r1]
 80052ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80052ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d1e3      	bne.n	80052ba <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2220      	movs	r2, #32
 80052f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	330c      	adds	r3, #12
 8005306:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	e853 3f00 	ldrex	r3, [r3]
 800530e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f023 0310 	bic.w	r3, r3, #16
 8005316:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	330c      	adds	r3, #12
 8005320:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005324:	61fa      	str	r2, [r7, #28]
 8005326:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005328:	69b9      	ldr	r1, [r7, #24]
 800532a:	69fa      	ldr	r2, [r7, #28]
 800532c:	e841 2300 	strex	r3, r2, [r1]
 8005330:	617b      	str	r3, [r7, #20]
   return(result);
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d1e3      	bne.n	8005300 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2202      	movs	r2, #2
 800533c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800533e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005342:	4619      	mov	r1, r3
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f000 f83b 	bl	80053c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800534a:	e023      	b.n	8005394 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800534c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005350:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005354:	2b00      	cmp	r3, #0
 8005356:	d009      	beq.n	800536c <HAL_UART_IRQHandler+0x4f4>
 8005358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800535c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005360:	2b00      	cmp	r3, #0
 8005362:	d003      	beq.n	800536c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f000 fac4 	bl	80058f2 <UART_Transmit_IT>
    return;
 800536a:	e014      	b.n	8005396 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800536c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005374:	2b00      	cmp	r3, #0
 8005376:	d00e      	beq.n	8005396 <HAL_UART_IRQHandler+0x51e>
 8005378:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800537c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005380:	2b00      	cmp	r3, #0
 8005382:	d008      	beq.n	8005396 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f000 fb03 	bl	8005990 <UART_EndTransmit_IT>
    return;
 800538a:	e004      	b.n	8005396 <HAL_UART_IRQHandler+0x51e>
    return;
 800538c:	bf00      	nop
 800538e:	e002      	b.n	8005396 <HAL_UART_IRQHandler+0x51e>
      return;
 8005390:	bf00      	nop
 8005392:	e000      	b.n	8005396 <HAL_UART_IRQHandler+0x51e>
      return;
 8005394:	bf00      	nop
  }
}
 8005396:	37e8      	adds	r7, #232	@ 0xe8
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bc80      	pop	{r7}
 80053ac:	4770      	bx	lr

080053ae <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80053ae:	b480      	push	{r7}
 80053b0:	b083      	sub	sp, #12
 80053b2:	af00      	add	r7, sp, #0
 80053b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80053b6:	bf00      	nop
 80053b8:	370c      	adds	r7, #12
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bc80      	pop	{r7}
 80053be:	4770      	bx	lr

080053c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	460b      	mov	r3, r1
 80053ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80053cc:	bf00      	nop
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bc80      	pop	{r7}
 80053d4:	4770      	bx	lr

080053d6 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80053d6:	b580      	push	{r7, lr}
 80053d8:	b09c      	sub	sp, #112	@ 0x70
 80053da:	af00      	add	r7, sp, #0
 80053dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f003 0320 	and.w	r3, r3, #32
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d172      	bne.n	80054d8 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80053f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053f4:	2200      	movs	r2, #0
 80053f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	330c      	adds	r3, #12
 80053fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005400:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005402:	e853 3f00 	ldrex	r3, [r3]
 8005406:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005408:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800540a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800540e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005410:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	330c      	adds	r3, #12
 8005416:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005418:	65ba      	str	r2, [r7, #88]	@ 0x58
 800541a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800541c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800541e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005420:	e841 2300 	strex	r3, r2, [r1]
 8005424:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005426:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005428:	2b00      	cmp	r3, #0
 800542a:	d1e5      	bne.n	80053f8 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800542c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	3314      	adds	r3, #20
 8005432:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005436:	e853 3f00 	ldrex	r3, [r3]
 800543a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800543c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800543e:	f023 0301 	bic.w	r3, r3, #1
 8005442:	667b      	str	r3, [r7, #100]	@ 0x64
 8005444:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	3314      	adds	r3, #20
 800544a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800544c:	647a      	str	r2, [r7, #68]	@ 0x44
 800544e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005450:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005452:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005454:	e841 2300 	strex	r3, r2, [r1]
 8005458:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800545a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800545c:	2b00      	cmp	r3, #0
 800545e:	d1e5      	bne.n	800542c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005460:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	3314      	adds	r3, #20
 8005466:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800546a:	e853 3f00 	ldrex	r3, [r3]
 800546e:	623b      	str	r3, [r7, #32]
   return(result);
 8005470:	6a3b      	ldr	r3, [r7, #32]
 8005472:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005476:	663b      	str	r3, [r7, #96]	@ 0x60
 8005478:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	3314      	adds	r3, #20
 800547e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005480:	633a      	str	r2, [r7, #48]	@ 0x30
 8005482:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005484:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005486:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005488:	e841 2300 	strex	r3, r2, [r1]
 800548c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800548e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005490:	2b00      	cmp	r3, #0
 8005492:	d1e5      	bne.n	8005460 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005494:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005496:	2220      	movs	r2, #32
 8005498:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800549c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800549e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d119      	bne.n	80054d8 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	330c      	adds	r3, #12
 80054aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	e853 3f00 	ldrex	r3, [r3]
 80054b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f023 0310 	bic.w	r3, r3, #16
 80054ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80054bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	330c      	adds	r3, #12
 80054c2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80054c4:	61fa      	str	r2, [r7, #28]
 80054c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c8:	69b9      	ldr	r1, [r7, #24]
 80054ca:	69fa      	ldr	r2, [r7, #28]
 80054cc:	e841 2300 	strex	r3, r2, [r1]
 80054d0:	617b      	str	r3, [r7, #20]
   return(result);
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d1e5      	bne.n	80054a4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054da:	2200      	movs	r2, #0
 80054dc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d106      	bne.n	80054f4 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054e8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80054ea:	4619      	mov	r1, r3
 80054ec:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80054ee:	f7ff ff67 	bl	80053c0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80054f2:	e002      	b.n	80054fa <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80054f4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80054f6:	f7fc f957 	bl	80017a8 <HAL_UART_RxCpltCallback>
}
 80054fa:	bf00      	nop
 80054fc:	3770      	adds	r7, #112	@ 0x70
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}

08005502 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005502:	b580      	push	{r7, lr}
 8005504:	b084      	sub	sp, #16
 8005506:	af00      	add	r7, sp, #0
 8005508:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800550e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2201      	movs	r2, #1
 8005514:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800551a:	2b01      	cmp	r3, #1
 800551c:	d108      	bne.n	8005530 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005522:	085b      	lsrs	r3, r3, #1
 8005524:	b29b      	uxth	r3, r3
 8005526:	4619      	mov	r1, r3
 8005528:	68f8      	ldr	r0, [r7, #12]
 800552a:	f7ff ff49 	bl	80053c0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800552e:	e002      	b.n	8005536 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005530:	68f8      	ldr	r0, [r7, #12]
 8005532:	f7fc f96d 	bl	8001810 <HAL_UART_RxHalfCpltCallback>
}
 8005536:	bf00      	nop
 8005538:	3710      	adds	r7, #16
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}

0800553e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800553e:	b580      	push	{r7, lr}
 8005540:	b084      	sub	sp, #16
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005546:	2300      	movs	r3, #0
 8005548:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800554e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	695b      	ldr	r3, [r3, #20]
 8005556:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800555a:	2b00      	cmp	r3, #0
 800555c:	bf14      	ite	ne
 800555e:	2301      	movne	r3, #1
 8005560:	2300      	moveq	r3, #0
 8005562:	b2db      	uxtb	r3, r3
 8005564:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b21      	cmp	r3, #33	@ 0x21
 8005570:	d108      	bne.n	8005584 <UART_DMAError+0x46>
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d005      	beq.n	8005584 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	2200      	movs	r2, #0
 800557c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800557e:	68b8      	ldr	r0, [r7, #8]
 8005580:	f000 f91a 	bl	80057b8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	695b      	ldr	r3, [r3, #20]
 800558a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800558e:	2b00      	cmp	r3, #0
 8005590:	bf14      	ite	ne
 8005592:	2301      	movne	r3, #1
 8005594:	2300      	moveq	r3, #0
 8005596:	b2db      	uxtb	r3, r3
 8005598:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	2b22      	cmp	r3, #34	@ 0x22
 80055a4:	d108      	bne.n	80055b8 <UART_DMAError+0x7a>
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d005      	beq.n	80055b8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	2200      	movs	r2, #0
 80055b0:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80055b2:	68b8      	ldr	r0, [r7, #8]
 80055b4:	f000 f927 	bl	8005806 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055bc:	f043 0210 	orr.w	r2, r3, #16
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80055c4:	68b8      	ldr	r0, [r7, #8]
 80055c6:	f7ff fef2 	bl	80053ae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055ca:	bf00      	nop
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}

080055d2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80055d2:	b580      	push	{r7, lr}
 80055d4:	b086      	sub	sp, #24
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	60f8      	str	r0, [r7, #12]
 80055da:	60b9      	str	r1, [r7, #8]
 80055dc:	603b      	str	r3, [r7, #0]
 80055de:	4613      	mov	r3, r2
 80055e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055e2:	e03b      	b.n	800565c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055e4:	6a3b      	ldr	r3, [r7, #32]
 80055e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ea:	d037      	beq.n	800565c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055ec:	f7fc fb98 	bl	8001d20 <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	6a3a      	ldr	r2, [r7, #32]
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d302      	bcc.n	8005602 <UART_WaitOnFlagUntilTimeout+0x30>
 80055fc:	6a3b      	ldr	r3, [r7, #32]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d101      	bne.n	8005606 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	e03a      	b.n	800567c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	f003 0304 	and.w	r3, r3, #4
 8005610:	2b00      	cmp	r3, #0
 8005612:	d023      	beq.n	800565c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	2b80      	cmp	r3, #128	@ 0x80
 8005618:	d020      	beq.n	800565c <UART_WaitOnFlagUntilTimeout+0x8a>
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	2b40      	cmp	r3, #64	@ 0x40
 800561e:	d01d      	beq.n	800565c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 0308 	and.w	r3, r3, #8
 800562a:	2b08      	cmp	r3, #8
 800562c:	d116      	bne.n	800565c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800562e:	2300      	movs	r3, #0
 8005630:	617b      	str	r3, [r7, #20]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	617b      	str	r3, [r7, #20]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	617b      	str	r3, [r7, #20]
 8005642:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005644:	68f8      	ldr	r0, [r7, #12]
 8005646:	f000 f8de 	bl	8005806 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2208      	movs	r2, #8
 800564e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2200      	movs	r2, #0
 8005654:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e00f      	b.n	800567c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	4013      	ands	r3, r2
 8005666:	68ba      	ldr	r2, [r7, #8]
 8005668:	429a      	cmp	r2, r3
 800566a:	bf0c      	ite	eq
 800566c:	2301      	moveq	r3, #1
 800566e:	2300      	movne	r3, #0
 8005670:	b2db      	uxtb	r3, r3
 8005672:	461a      	mov	r2, r3
 8005674:	79fb      	ldrb	r3, [r7, #7]
 8005676:	429a      	cmp	r2, r3
 8005678:	d0b4      	beq.n	80055e4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800567a:	2300      	movs	r3, #0
}
 800567c:	4618      	mov	r0, r3
 800567e:	3718      	adds	r7, #24
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}

08005684 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b098      	sub	sp, #96	@ 0x60
 8005688:	af00      	add	r7, sp, #0
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	4613      	mov	r3, r2
 8005690:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005692:	68ba      	ldr	r2, [r7, #8]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	88fa      	ldrh	r2, [r7, #6]
 800569c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2200      	movs	r2, #0
 80056a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2222      	movs	r2, #34	@ 0x22
 80056a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056b0:	4a3e      	ldr	r2, [pc, #248]	@ (80057ac <UART_Start_Receive_DMA+0x128>)
 80056b2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056b8:	4a3d      	ldr	r2, [pc, #244]	@ (80057b0 <UART_Start_Receive_DMA+0x12c>)
 80056ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056c0:	4a3c      	ldr	r2, [pc, #240]	@ (80057b4 <UART_Start_Receive_DMA+0x130>)
 80056c2:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056c8:	2200      	movs	r2, #0
 80056ca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80056cc:	f107 0308 	add.w	r3, r7, #8
 80056d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	3304      	adds	r3, #4
 80056dc:	4619      	mov	r1, r3
 80056de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	88fb      	ldrh	r3, [r7, #6]
 80056e4:	f7fd f8de 	bl	80028a4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80056e8:	2300      	movs	r3, #0
 80056ea:	613b      	str	r3, [r7, #16]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	613b      	str	r3, [r7, #16]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	613b      	str	r3, [r7, #16]
 80056fc:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	691b      	ldr	r3, [r3, #16]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d019      	beq.n	800573a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	330c      	adds	r3, #12
 800570c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005710:	e853 3f00 	ldrex	r3, [r3]
 8005714:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005716:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005718:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800571c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	330c      	adds	r3, #12
 8005724:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005726:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005728:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800572c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800572e:	e841 2300 	strex	r3, r2, [r1]
 8005732:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005734:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005736:	2b00      	cmp	r3, #0
 8005738:	d1e5      	bne.n	8005706 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	3314      	adds	r3, #20
 8005740:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005744:	e853 3f00 	ldrex	r3, [r3]
 8005748:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800574a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800574c:	f043 0301 	orr.w	r3, r3, #1
 8005750:	657b      	str	r3, [r7, #84]	@ 0x54
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	3314      	adds	r3, #20
 8005758:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800575a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800575c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005760:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005762:	e841 2300 	strex	r3, r2, [r1]
 8005766:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1e5      	bne.n	800573a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	3314      	adds	r3, #20
 8005774:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005776:	69bb      	ldr	r3, [r7, #24]
 8005778:	e853 3f00 	ldrex	r3, [r3]
 800577c:	617b      	str	r3, [r7, #20]
   return(result);
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005784:	653b      	str	r3, [r7, #80]	@ 0x50
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	3314      	adds	r3, #20
 800578c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800578e:	627a      	str	r2, [r7, #36]	@ 0x24
 8005790:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005792:	6a39      	ldr	r1, [r7, #32]
 8005794:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005796:	e841 2300 	strex	r3, r2, [r1]
 800579a:	61fb      	str	r3, [r7, #28]
   return(result);
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d1e5      	bne.n	800576e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80057a2:	2300      	movs	r3, #0
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3760      	adds	r7, #96	@ 0x60
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	080053d7 	.word	0x080053d7
 80057b0:	08005503 	.word	0x08005503
 80057b4:	0800553f 	.word	0x0800553f

080057b8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b089      	sub	sp, #36	@ 0x24
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	330c      	adds	r3, #12
 80057c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	e853 3f00 	ldrex	r3, [r3]
 80057ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80057d6:	61fb      	str	r3, [r7, #28]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	330c      	adds	r3, #12
 80057de:	69fa      	ldr	r2, [r7, #28]
 80057e0:	61ba      	str	r2, [r7, #24]
 80057e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e4:	6979      	ldr	r1, [r7, #20]
 80057e6:	69ba      	ldr	r2, [r7, #24]
 80057e8:	e841 2300 	strex	r3, r2, [r1]
 80057ec:	613b      	str	r3, [r7, #16]
   return(result);
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d1e5      	bne.n	80057c0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2220      	movs	r2, #32
 80057f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80057fc:	bf00      	nop
 80057fe:	3724      	adds	r7, #36	@ 0x24
 8005800:	46bd      	mov	sp, r7
 8005802:	bc80      	pop	{r7}
 8005804:	4770      	bx	lr

08005806 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005806:	b480      	push	{r7}
 8005808:	b095      	sub	sp, #84	@ 0x54
 800580a:	af00      	add	r7, sp, #0
 800580c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	330c      	adds	r3, #12
 8005814:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005816:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005818:	e853 3f00 	ldrex	r3, [r3]
 800581c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800581e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005820:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005824:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	330c      	adds	r3, #12
 800582c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800582e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005830:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005832:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005834:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005836:	e841 2300 	strex	r3, r2, [r1]
 800583a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800583c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800583e:	2b00      	cmp	r3, #0
 8005840:	d1e5      	bne.n	800580e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	3314      	adds	r3, #20
 8005848:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800584a:	6a3b      	ldr	r3, [r7, #32]
 800584c:	e853 3f00 	ldrex	r3, [r3]
 8005850:	61fb      	str	r3, [r7, #28]
   return(result);
 8005852:	69fb      	ldr	r3, [r7, #28]
 8005854:	f023 0301 	bic.w	r3, r3, #1
 8005858:	64bb      	str	r3, [r7, #72]	@ 0x48
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	3314      	adds	r3, #20
 8005860:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005862:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005864:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005866:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005868:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800586a:	e841 2300 	strex	r3, r2, [r1]
 800586e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1e5      	bne.n	8005842 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800587a:	2b01      	cmp	r3, #1
 800587c:	d119      	bne.n	80058b2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	330c      	adds	r3, #12
 8005884:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	e853 3f00 	ldrex	r3, [r3]
 800588c:	60bb      	str	r3, [r7, #8]
   return(result);
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	f023 0310 	bic.w	r3, r3, #16
 8005894:	647b      	str	r3, [r7, #68]	@ 0x44
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	330c      	adds	r3, #12
 800589c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800589e:	61ba      	str	r2, [r7, #24]
 80058a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a2:	6979      	ldr	r1, [r7, #20]
 80058a4:	69ba      	ldr	r2, [r7, #24]
 80058a6:	e841 2300 	strex	r3, r2, [r1]
 80058aa:	613b      	str	r3, [r7, #16]
   return(result);
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d1e5      	bne.n	800587e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2220      	movs	r2, #32
 80058b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2200      	movs	r2, #0
 80058be:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80058c0:	bf00      	nop
 80058c2:	3754      	adds	r7, #84	@ 0x54
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bc80      	pop	{r7}
 80058c8:	4770      	bx	lr

080058ca <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80058ca:	b580      	push	{r7, lr}
 80058cc:	b084      	sub	sp, #16
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058d6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2200      	movs	r2, #0
 80058dc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2200      	movs	r2, #0
 80058e2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058e4:	68f8      	ldr	r0, [r7, #12]
 80058e6:	f7ff fd62 	bl	80053ae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058ea:	bf00      	nop
 80058ec:	3710      	adds	r7, #16
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}

080058f2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80058f2:	b480      	push	{r7}
 80058f4:	b085      	sub	sp, #20
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005900:	b2db      	uxtb	r3, r3
 8005902:	2b21      	cmp	r3, #33	@ 0x21
 8005904:	d13e      	bne.n	8005984 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800590e:	d114      	bne.n	800593a <UART_Transmit_IT+0x48>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	691b      	ldr	r3, [r3, #16]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d110      	bne.n	800593a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6a1b      	ldr	r3, [r3, #32]
 800591c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	881b      	ldrh	r3, [r3, #0]
 8005922:	461a      	mov	r2, r3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800592c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a1b      	ldr	r3, [r3, #32]
 8005932:	1c9a      	adds	r2, r3, #2
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	621a      	str	r2, [r3, #32]
 8005938:	e008      	b.n	800594c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a1b      	ldr	r3, [r3, #32]
 800593e:	1c59      	adds	r1, r3, #1
 8005940:	687a      	ldr	r2, [r7, #4]
 8005942:	6211      	str	r1, [r2, #32]
 8005944:	781a      	ldrb	r2, [r3, #0]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005950:	b29b      	uxth	r3, r3
 8005952:	3b01      	subs	r3, #1
 8005954:	b29b      	uxth	r3, r3
 8005956:	687a      	ldr	r2, [r7, #4]
 8005958:	4619      	mov	r1, r3
 800595a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800595c:	2b00      	cmp	r3, #0
 800595e:	d10f      	bne.n	8005980 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68da      	ldr	r2, [r3, #12]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800596e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68da      	ldr	r2, [r3, #12]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800597e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005980:	2300      	movs	r3, #0
 8005982:	e000      	b.n	8005986 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005984:	2302      	movs	r3, #2
  }
}
 8005986:	4618      	mov	r0, r3
 8005988:	3714      	adds	r7, #20
 800598a:	46bd      	mov	sp, r7
 800598c:	bc80      	pop	{r7}
 800598e:	4770      	bx	lr

08005990 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b082      	sub	sp, #8
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	68da      	ldr	r2, [r3, #12]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059a6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2220      	movs	r2, #32
 80059ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059b0:	6878      	ldr	r0, [r7, #4]
 80059b2:	f7ff fcf3 	bl	800539c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80059b6:	2300      	movs	r3, #0
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	3708      	adds	r7, #8
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}

080059c0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b08c      	sub	sp, #48	@ 0x30
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	2b22      	cmp	r3, #34	@ 0x22
 80059d2:	f040 80ae 	bne.w	8005b32 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059de:	d117      	bne.n	8005a10 <UART_Receive_IT+0x50>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	691b      	ldr	r3, [r3, #16]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d113      	bne.n	8005a10 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80059e8:	2300      	movs	r3, #0
 80059ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059fe:	b29a      	uxth	r2, r3
 8005a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a02:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a08:	1c9a      	adds	r2, r3, #2
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a0e:	e026      	b.n	8005a5e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005a16:	2300      	movs	r3, #0
 8005a18:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a22:	d007      	beq.n	8005a34 <UART_Receive_IT+0x74>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d10a      	bne.n	8005a42 <UART_Receive_IT+0x82>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	691b      	ldr	r3, [r3, #16]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d106      	bne.n	8005a42 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	b2da      	uxtb	r2, r3
 8005a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a3e:	701a      	strb	r2, [r3, #0]
 8005a40:	e008      	b.n	8005a54 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a4e:	b2da      	uxtb	r2, r3
 8005a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a52:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a58:	1c5a      	adds	r2, r3, #1
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	3b01      	subs	r3, #1
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	687a      	ldr	r2, [r7, #4]
 8005a6a:	4619      	mov	r1, r3
 8005a6c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d15d      	bne.n	8005b2e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68da      	ldr	r2, [r3, #12]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f022 0220 	bic.w	r2, r2, #32
 8005a80:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	68da      	ldr	r2, [r3, #12]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a90:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	695a      	ldr	r2, [r3, #20]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f022 0201 	bic.w	r2, r2, #1
 8005aa0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2220      	movs	r2, #32
 8005aa6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d135      	bne.n	8005b24 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2200      	movs	r2, #0
 8005abc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	330c      	adds	r3, #12
 8005ac4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	e853 3f00 	ldrex	r3, [r3]
 8005acc:	613b      	str	r3, [r7, #16]
   return(result);
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	f023 0310 	bic.w	r3, r3, #16
 8005ad4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	330c      	adds	r3, #12
 8005adc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ade:	623a      	str	r2, [r7, #32]
 8005ae0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae2:	69f9      	ldr	r1, [r7, #28]
 8005ae4:	6a3a      	ldr	r2, [r7, #32]
 8005ae6:	e841 2300 	strex	r3, r2, [r1]
 8005aea:	61bb      	str	r3, [r7, #24]
   return(result);
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d1e5      	bne.n	8005abe <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f003 0310 	and.w	r3, r3, #16
 8005afc:	2b10      	cmp	r3, #16
 8005afe:	d10a      	bne.n	8005b16 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b00:	2300      	movs	r3, #0
 8005b02:	60fb      	str	r3, [r7, #12]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	60fb      	str	r3, [r7, #12]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	60fb      	str	r3, [r7, #12]
 8005b14:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b1a:	4619      	mov	r1, r3
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f7ff fc4f 	bl	80053c0 <HAL_UARTEx_RxEventCallback>
 8005b22:	e002      	b.n	8005b2a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f7fb fe3f 	bl	80017a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	e002      	b.n	8005b34 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	e000      	b.n	8005b34 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005b32:	2302      	movs	r3, #2
  }
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3730      	adds	r7, #48	@ 0x30
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}

08005b3c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b084      	sub	sp, #16
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	691b      	ldr	r3, [r3, #16]
 8005b4a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	68da      	ldr	r2, [r3, #12]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	430a      	orrs	r2, r1
 8005b58:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	689a      	ldr	r2, [r3, #8]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	691b      	ldr	r3, [r3, #16]
 8005b62:	431a      	orrs	r2, r3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	695b      	ldr	r3, [r3, #20]
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005b76:	f023 030c 	bic.w	r3, r3, #12
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	6812      	ldr	r2, [r2, #0]
 8005b7e:	68b9      	ldr	r1, [r7, #8]
 8005b80:	430b      	orrs	r3, r1
 8005b82:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	695b      	ldr	r3, [r3, #20]
 8005b8a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	699a      	ldr	r2, [r3, #24]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	430a      	orrs	r2, r1
 8005b98:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a2c      	ldr	r2, [pc, #176]	@ (8005c50 <UART_SetConfig+0x114>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d103      	bne.n	8005bac <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005ba4:	f7fe fb10 	bl	80041c8 <HAL_RCC_GetPCLK2Freq>
 8005ba8:	60f8      	str	r0, [r7, #12]
 8005baa:	e002      	b.n	8005bb2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005bac:	f7fe faf8 	bl	80041a0 <HAL_RCC_GetPCLK1Freq>
 8005bb0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	4613      	mov	r3, r2
 8005bb6:	009b      	lsls	r3, r3, #2
 8005bb8:	4413      	add	r3, r2
 8005bba:	009a      	lsls	r2, r3, #2
 8005bbc:	441a      	add	r2, r3
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	009b      	lsls	r3, r3, #2
 8005bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bc8:	4a22      	ldr	r2, [pc, #136]	@ (8005c54 <UART_SetConfig+0x118>)
 8005bca:	fba2 2303 	umull	r2, r3, r2, r3
 8005bce:	095b      	lsrs	r3, r3, #5
 8005bd0:	0119      	lsls	r1, r3, #4
 8005bd2:	68fa      	ldr	r2, [r7, #12]
 8005bd4:	4613      	mov	r3, r2
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	4413      	add	r3, r2
 8005bda:	009a      	lsls	r2, r3, #2
 8005bdc:	441a      	add	r2, r3
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	009b      	lsls	r3, r3, #2
 8005be4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005be8:	4b1a      	ldr	r3, [pc, #104]	@ (8005c54 <UART_SetConfig+0x118>)
 8005bea:	fba3 0302 	umull	r0, r3, r3, r2
 8005bee:	095b      	lsrs	r3, r3, #5
 8005bf0:	2064      	movs	r0, #100	@ 0x64
 8005bf2:	fb00 f303 	mul.w	r3, r0, r3
 8005bf6:	1ad3      	subs	r3, r2, r3
 8005bf8:	011b      	lsls	r3, r3, #4
 8005bfa:	3332      	adds	r3, #50	@ 0x32
 8005bfc:	4a15      	ldr	r2, [pc, #84]	@ (8005c54 <UART_SetConfig+0x118>)
 8005bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8005c02:	095b      	lsrs	r3, r3, #5
 8005c04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c08:	4419      	add	r1, r3
 8005c0a:	68fa      	ldr	r2, [r7, #12]
 8005c0c:	4613      	mov	r3, r2
 8005c0e:	009b      	lsls	r3, r3, #2
 8005c10:	4413      	add	r3, r2
 8005c12:	009a      	lsls	r2, r3, #2
 8005c14:	441a      	add	r2, r3
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	009b      	lsls	r3, r3, #2
 8005c1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c20:	4b0c      	ldr	r3, [pc, #48]	@ (8005c54 <UART_SetConfig+0x118>)
 8005c22:	fba3 0302 	umull	r0, r3, r3, r2
 8005c26:	095b      	lsrs	r3, r3, #5
 8005c28:	2064      	movs	r0, #100	@ 0x64
 8005c2a:	fb00 f303 	mul.w	r3, r0, r3
 8005c2e:	1ad3      	subs	r3, r2, r3
 8005c30:	011b      	lsls	r3, r3, #4
 8005c32:	3332      	adds	r3, #50	@ 0x32
 8005c34:	4a07      	ldr	r2, [pc, #28]	@ (8005c54 <UART_SetConfig+0x118>)
 8005c36:	fba2 2303 	umull	r2, r3, r2, r3
 8005c3a:	095b      	lsrs	r3, r3, #5
 8005c3c:	f003 020f 	and.w	r2, r3, #15
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	440a      	add	r2, r1
 8005c46:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005c48:	bf00      	nop
 8005c4a:	3710      	adds	r7, #16
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	40013800 	.word	0x40013800
 8005c54:	51eb851f 	.word	0x51eb851f

08005c58 <__cvt>:
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c5e:	461d      	mov	r5, r3
 8005c60:	bfbb      	ittet	lt
 8005c62:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005c66:	461d      	movlt	r5, r3
 8005c68:	2300      	movge	r3, #0
 8005c6a:	232d      	movlt	r3, #45	@ 0x2d
 8005c6c:	b088      	sub	sp, #32
 8005c6e:	4614      	mov	r4, r2
 8005c70:	bfb8      	it	lt
 8005c72:	4614      	movlt	r4, r2
 8005c74:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005c76:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005c78:	7013      	strb	r3, [r2, #0]
 8005c7a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005c7c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005c80:	f023 0820 	bic.w	r8, r3, #32
 8005c84:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005c88:	d005      	beq.n	8005c96 <__cvt+0x3e>
 8005c8a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005c8e:	d100      	bne.n	8005c92 <__cvt+0x3a>
 8005c90:	3601      	adds	r6, #1
 8005c92:	2302      	movs	r3, #2
 8005c94:	e000      	b.n	8005c98 <__cvt+0x40>
 8005c96:	2303      	movs	r3, #3
 8005c98:	aa07      	add	r2, sp, #28
 8005c9a:	9204      	str	r2, [sp, #16]
 8005c9c:	aa06      	add	r2, sp, #24
 8005c9e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005ca2:	e9cd 3600 	strd	r3, r6, [sp]
 8005ca6:	4622      	mov	r2, r4
 8005ca8:	462b      	mov	r3, r5
 8005caa:	f001 f98d 	bl	8006fc8 <_dtoa_r>
 8005cae:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005cb2:	4607      	mov	r7, r0
 8005cb4:	d119      	bne.n	8005cea <__cvt+0x92>
 8005cb6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005cb8:	07db      	lsls	r3, r3, #31
 8005cba:	d50e      	bpl.n	8005cda <__cvt+0x82>
 8005cbc:	eb00 0906 	add.w	r9, r0, r6
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	4620      	mov	r0, r4
 8005cc6:	4629      	mov	r1, r5
 8005cc8:	f7fa fe6e 	bl	80009a8 <__aeabi_dcmpeq>
 8005ccc:	b108      	cbz	r0, 8005cd2 <__cvt+0x7a>
 8005cce:	f8cd 901c 	str.w	r9, [sp, #28]
 8005cd2:	2230      	movs	r2, #48	@ 0x30
 8005cd4:	9b07      	ldr	r3, [sp, #28]
 8005cd6:	454b      	cmp	r3, r9
 8005cd8:	d31e      	bcc.n	8005d18 <__cvt+0xc0>
 8005cda:	4638      	mov	r0, r7
 8005cdc:	9b07      	ldr	r3, [sp, #28]
 8005cde:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005ce0:	1bdb      	subs	r3, r3, r7
 8005ce2:	6013      	str	r3, [r2, #0]
 8005ce4:	b008      	add	sp, #32
 8005ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cea:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005cee:	eb00 0906 	add.w	r9, r0, r6
 8005cf2:	d1e5      	bne.n	8005cc0 <__cvt+0x68>
 8005cf4:	7803      	ldrb	r3, [r0, #0]
 8005cf6:	2b30      	cmp	r3, #48	@ 0x30
 8005cf8:	d10a      	bne.n	8005d10 <__cvt+0xb8>
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	4620      	mov	r0, r4
 8005d00:	4629      	mov	r1, r5
 8005d02:	f7fa fe51 	bl	80009a8 <__aeabi_dcmpeq>
 8005d06:	b918      	cbnz	r0, 8005d10 <__cvt+0xb8>
 8005d08:	f1c6 0601 	rsb	r6, r6, #1
 8005d0c:	f8ca 6000 	str.w	r6, [sl]
 8005d10:	f8da 3000 	ldr.w	r3, [sl]
 8005d14:	4499      	add	r9, r3
 8005d16:	e7d3      	b.n	8005cc0 <__cvt+0x68>
 8005d18:	1c59      	adds	r1, r3, #1
 8005d1a:	9107      	str	r1, [sp, #28]
 8005d1c:	701a      	strb	r2, [r3, #0]
 8005d1e:	e7d9      	b.n	8005cd4 <__cvt+0x7c>

08005d20 <__exponent>:
 8005d20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d22:	2900      	cmp	r1, #0
 8005d24:	bfb6      	itet	lt
 8005d26:	232d      	movlt	r3, #45	@ 0x2d
 8005d28:	232b      	movge	r3, #43	@ 0x2b
 8005d2a:	4249      	neglt	r1, r1
 8005d2c:	2909      	cmp	r1, #9
 8005d2e:	7002      	strb	r2, [r0, #0]
 8005d30:	7043      	strb	r3, [r0, #1]
 8005d32:	dd29      	ble.n	8005d88 <__exponent+0x68>
 8005d34:	f10d 0307 	add.w	r3, sp, #7
 8005d38:	461d      	mov	r5, r3
 8005d3a:	270a      	movs	r7, #10
 8005d3c:	fbb1 f6f7 	udiv	r6, r1, r7
 8005d40:	461a      	mov	r2, r3
 8005d42:	fb07 1416 	mls	r4, r7, r6, r1
 8005d46:	3430      	adds	r4, #48	@ 0x30
 8005d48:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005d4c:	460c      	mov	r4, r1
 8005d4e:	2c63      	cmp	r4, #99	@ 0x63
 8005d50:	4631      	mov	r1, r6
 8005d52:	f103 33ff 	add.w	r3, r3, #4294967295
 8005d56:	dcf1      	bgt.n	8005d3c <__exponent+0x1c>
 8005d58:	3130      	adds	r1, #48	@ 0x30
 8005d5a:	1e94      	subs	r4, r2, #2
 8005d5c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005d60:	4623      	mov	r3, r4
 8005d62:	1c41      	adds	r1, r0, #1
 8005d64:	42ab      	cmp	r3, r5
 8005d66:	d30a      	bcc.n	8005d7e <__exponent+0x5e>
 8005d68:	f10d 0309 	add.w	r3, sp, #9
 8005d6c:	1a9b      	subs	r3, r3, r2
 8005d6e:	42ac      	cmp	r4, r5
 8005d70:	bf88      	it	hi
 8005d72:	2300      	movhi	r3, #0
 8005d74:	3302      	adds	r3, #2
 8005d76:	4403      	add	r3, r0
 8005d78:	1a18      	subs	r0, r3, r0
 8005d7a:	b003      	add	sp, #12
 8005d7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d7e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005d82:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005d86:	e7ed      	b.n	8005d64 <__exponent+0x44>
 8005d88:	2330      	movs	r3, #48	@ 0x30
 8005d8a:	3130      	adds	r1, #48	@ 0x30
 8005d8c:	7083      	strb	r3, [r0, #2]
 8005d8e:	70c1      	strb	r1, [r0, #3]
 8005d90:	1d03      	adds	r3, r0, #4
 8005d92:	e7f1      	b.n	8005d78 <__exponent+0x58>

08005d94 <_printf_float>:
 8005d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d98:	b091      	sub	sp, #68	@ 0x44
 8005d9a:	460c      	mov	r4, r1
 8005d9c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005da0:	4616      	mov	r6, r2
 8005da2:	461f      	mov	r7, r3
 8005da4:	4605      	mov	r5, r0
 8005da6:	f000 fffd 	bl	8006da4 <_localeconv_r>
 8005daa:	6803      	ldr	r3, [r0, #0]
 8005dac:	4618      	mov	r0, r3
 8005dae:	9308      	str	r3, [sp, #32]
 8005db0:	f7fa f9ce 	bl	8000150 <strlen>
 8005db4:	2300      	movs	r3, #0
 8005db6:	930e      	str	r3, [sp, #56]	@ 0x38
 8005db8:	f8d8 3000 	ldr.w	r3, [r8]
 8005dbc:	9009      	str	r0, [sp, #36]	@ 0x24
 8005dbe:	3307      	adds	r3, #7
 8005dc0:	f023 0307 	bic.w	r3, r3, #7
 8005dc4:	f103 0208 	add.w	r2, r3, #8
 8005dc8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005dcc:	f8d4 b000 	ldr.w	fp, [r4]
 8005dd0:	f8c8 2000 	str.w	r2, [r8]
 8005dd4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005dd8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005ddc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005dde:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005de2:	f04f 32ff 	mov.w	r2, #4294967295
 8005de6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005dea:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005dee:	4b9c      	ldr	r3, [pc, #624]	@ (8006060 <_printf_float+0x2cc>)
 8005df0:	f7fa fe0c 	bl	8000a0c <__aeabi_dcmpun>
 8005df4:	bb70      	cbnz	r0, 8005e54 <_printf_float+0xc0>
 8005df6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005dfa:	f04f 32ff 	mov.w	r2, #4294967295
 8005dfe:	4b98      	ldr	r3, [pc, #608]	@ (8006060 <_printf_float+0x2cc>)
 8005e00:	f7fa fde6 	bl	80009d0 <__aeabi_dcmple>
 8005e04:	bb30      	cbnz	r0, 8005e54 <_printf_float+0xc0>
 8005e06:	2200      	movs	r2, #0
 8005e08:	2300      	movs	r3, #0
 8005e0a:	4640      	mov	r0, r8
 8005e0c:	4649      	mov	r1, r9
 8005e0e:	f7fa fdd5 	bl	80009bc <__aeabi_dcmplt>
 8005e12:	b110      	cbz	r0, 8005e1a <_printf_float+0x86>
 8005e14:	232d      	movs	r3, #45	@ 0x2d
 8005e16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e1a:	4a92      	ldr	r2, [pc, #584]	@ (8006064 <_printf_float+0x2d0>)
 8005e1c:	4b92      	ldr	r3, [pc, #584]	@ (8006068 <_printf_float+0x2d4>)
 8005e1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005e22:	bf94      	ite	ls
 8005e24:	4690      	movls	r8, r2
 8005e26:	4698      	movhi	r8, r3
 8005e28:	2303      	movs	r3, #3
 8005e2a:	f04f 0900 	mov.w	r9, #0
 8005e2e:	6123      	str	r3, [r4, #16]
 8005e30:	f02b 0304 	bic.w	r3, fp, #4
 8005e34:	6023      	str	r3, [r4, #0]
 8005e36:	4633      	mov	r3, r6
 8005e38:	4621      	mov	r1, r4
 8005e3a:	4628      	mov	r0, r5
 8005e3c:	9700      	str	r7, [sp, #0]
 8005e3e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005e40:	f000 f9d4 	bl	80061ec <_printf_common>
 8005e44:	3001      	adds	r0, #1
 8005e46:	f040 8090 	bne.w	8005f6a <_printf_float+0x1d6>
 8005e4a:	f04f 30ff 	mov.w	r0, #4294967295
 8005e4e:	b011      	add	sp, #68	@ 0x44
 8005e50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e54:	4642      	mov	r2, r8
 8005e56:	464b      	mov	r3, r9
 8005e58:	4640      	mov	r0, r8
 8005e5a:	4649      	mov	r1, r9
 8005e5c:	f7fa fdd6 	bl	8000a0c <__aeabi_dcmpun>
 8005e60:	b148      	cbz	r0, 8005e76 <_printf_float+0xe2>
 8005e62:	464b      	mov	r3, r9
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	bfb8      	it	lt
 8005e68:	232d      	movlt	r3, #45	@ 0x2d
 8005e6a:	4a80      	ldr	r2, [pc, #512]	@ (800606c <_printf_float+0x2d8>)
 8005e6c:	bfb8      	it	lt
 8005e6e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005e72:	4b7f      	ldr	r3, [pc, #508]	@ (8006070 <_printf_float+0x2dc>)
 8005e74:	e7d3      	b.n	8005e1e <_printf_float+0x8a>
 8005e76:	6863      	ldr	r3, [r4, #4]
 8005e78:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005e7c:	1c5a      	adds	r2, r3, #1
 8005e7e:	d13f      	bne.n	8005f00 <_printf_float+0x16c>
 8005e80:	2306      	movs	r3, #6
 8005e82:	6063      	str	r3, [r4, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005e8a:	6023      	str	r3, [r4, #0]
 8005e8c:	9206      	str	r2, [sp, #24]
 8005e8e:	aa0e      	add	r2, sp, #56	@ 0x38
 8005e90:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005e94:	aa0d      	add	r2, sp, #52	@ 0x34
 8005e96:	9203      	str	r2, [sp, #12]
 8005e98:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005e9c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005ea0:	6863      	ldr	r3, [r4, #4]
 8005ea2:	4642      	mov	r2, r8
 8005ea4:	9300      	str	r3, [sp, #0]
 8005ea6:	4628      	mov	r0, r5
 8005ea8:	464b      	mov	r3, r9
 8005eaa:	910a      	str	r1, [sp, #40]	@ 0x28
 8005eac:	f7ff fed4 	bl	8005c58 <__cvt>
 8005eb0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005eb2:	4680      	mov	r8, r0
 8005eb4:	2947      	cmp	r1, #71	@ 0x47
 8005eb6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005eb8:	d128      	bne.n	8005f0c <_printf_float+0x178>
 8005eba:	1cc8      	adds	r0, r1, #3
 8005ebc:	db02      	blt.n	8005ec4 <_printf_float+0x130>
 8005ebe:	6863      	ldr	r3, [r4, #4]
 8005ec0:	4299      	cmp	r1, r3
 8005ec2:	dd40      	ble.n	8005f46 <_printf_float+0x1b2>
 8005ec4:	f1aa 0a02 	sub.w	sl, sl, #2
 8005ec8:	fa5f fa8a 	uxtb.w	sl, sl
 8005ecc:	4652      	mov	r2, sl
 8005ece:	3901      	subs	r1, #1
 8005ed0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005ed4:	910d      	str	r1, [sp, #52]	@ 0x34
 8005ed6:	f7ff ff23 	bl	8005d20 <__exponent>
 8005eda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005edc:	4681      	mov	r9, r0
 8005ede:	1813      	adds	r3, r2, r0
 8005ee0:	2a01      	cmp	r2, #1
 8005ee2:	6123      	str	r3, [r4, #16]
 8005ee4:	dc02      	bgt.n	8005eec <_printf_float+0x158>
 8005ee6:	6822      	ldr	r2, [r4, #0]
 8005ee8:	07d2      	lsls	r2, r2, #31
 8005eea:	d501      	bpl.n	8005ef0 <_printf_float+0x15c>
 8005eec:	3301      	adds	r3, #1
 8005eee:	6123      	str	r3, [r4, #16]
 8005ef0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d09e      	beq.n	8005e36 <_printf_float+0xa2>
 8005ef8:	232d      	movs	r3, #45	@ 0x2d
 8005efa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005efe:	e79a      	b.n	8005e36 <_printf_float+0xa2>
 8005f00:	2947      	cmp	r1, #71	@ 0x47
 8005f02:	d1bf      	bne.n	8005e84 <_printf_float+0xf0>
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d1bd      	bne.n	8005e84 <_printf_float+0xf0>
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e7ba      	b.n	8005e82 <_printf_float+0xee>
 8005f0c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005f10:	d9dc      	bls.n	8005ecc <_printf_float+0x138>
 8005f12:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005f16:	d118      	bne.n	8005f4a <_printf_float+0x1b6>
 8005f18:	2900      	cmp	r1, #0
 8005f1a:	6863      	ldr	r3, [r4, #4]
 8005f1c:	dd0b      	ble.n	8005f36 <_printf_float+0x1a2>
 8005f1e:	6121      	str	r1, [r4, #16]
 8005f20:	b913      	cbnz	r3, 8005f28 <_printf_float+0x194>
 8005f22:	6822      	ldr	r2, [r4, #0]
 8005f24:	07d0      	lsls	r0, r2, #31
 8005f26:	d502      	bpl.n	8005f2e <_printf_float+0x19a>
 8005f28:	3301      	adds	r3, #1
 8005f2a:	440b      	add	r3, r1
 8005f2c:	6123      	str	r3, [r4, #16]
 8005f2e:	f04f 0900 	mov.w	r9, #0
 8005f32:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005f34:	e7dc      	b.n	8005ef0 <_printf_float+0x15c>
 8005f36:	b913      	cbnz	r3, 8005f3e <_printf_float+0x1aa>
 8005f38:	6822      	ldr	r2, [r4, #0]
 8005f3a:	07d2      	lsls	r2, r2, #31
 8005f3c:	d501      	bpl.n	8005f42 <_printf_float+0x1ae>
 8005f3e:	3302      	adds	r3, #2
 8005f40:	e7f4      	b.n	8005f2c <_printf_float+0x198>
 8005f42:	2301      	movs	r3, #1
 8005f44:	e7f2      	b.n	8005f2c <_printf_float+0x198>
 8005f46:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005f4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f4c:	4299      	cmp	r1, r3
 8005f4e:	db05      	blt.n	8005f5c <_printf_float+0x1c8>
 8005f50:	6823      	ldr	r3, [r4, #0]
 8005f52:	6121      	str	r1, [r4, #16]
 8005f54:	07d8      	lsls	r0, r3, #31
 8005f56:	d5ea      	bpl.n	8005f2e <_printf_float+0x19a>
 8005f58:	1c4b      	adds	r3, r1, #1
 8005f5a:	e7e7      	b.n	8005f2c <_printf_float+0x198>
 8005f5c:	2900      	cmp	r1, #0
 8005f5e:	bfcc      	ite	gt
 8005f60:	2201      	movgt	r2, #1
 8005f62:	f1c1 0202 	rsble	r2, r1, #2
 8005f66:	4413      	add	r3, r2
 8005f68:	e7e0      	b.n	8005f2c <_printf_float+0x198>
 8005f6a:	6823      	ldr	r3, [r4, #0]
 8005f6c:	055a      	lsls	r2, r3, #21
 8005f6e:	d407      	bmi.n	8005f80 <_printf_float+0x1ec>
 8005f70:	6923      	ldr	r3, [r4, #16]
 8005f72:	4642      	mov	r2, r8
 8005f74:	4631      	mov	r1, r6
 8005f76:	4628      	mov	r0, r5
 8005f78:	47b8      	blx	r7
 8005f7a:	3001      	adds	r0, #1
 8005f7c:	d12b      	bne.n	8005fd6 <_printf_float+0x242>
 8005f7e:	e764      	b.n	8005e4a <_printf_float+0xb6>
 8005f80:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005f84:	f240 80dc 	bls.w	8006140 <_printf_float+0x3ac>
 8005f88:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	2300      	movs	r3, #0
 8005f90:	f7fa fd0a 	bl	80009a8 <__aeabi_dcmpeq>
 8005f94:	2800      	cmp	r0, #0
 8005f96:	d033      	beq.n	8006000 <_printf_float+0x26c>
 8005f98:	2301      	movs	r3, #1
 8005f9a:	4631      	mov	r1, r6
 8005f9c:	4628      	mov	r0, r5
 8005f9e:	4a35      	ldr	r2, [pc, #212]	@ (8006074 <_printf_float+0x2e0>)
 8005fa0:	47b8      	blx	r7
 8005fa2:	3001      	adds	r0, #1
 8005fa4:	f43f af51 	beq.w	8005e4a <_printf_float+0xb6>
 8005fa8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005fac:	4543      	cmp	r3, r8
 8005fae:	db02      	blt.n	8005fb6 <_printf_float+0x222>
 8005fb0:	6823      	ldr	r3, [r4, #0]
 8005fb2:	07d8      	lsls	r0, r3, #31
 8005fb4:	d50f      	bpl.n	8005fd6 <_printf_float+0x242>
 8005fb6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005fba:	4631      	mov	r1, r6
 8005fbc:	4628      	mov	r0, r5
 8005fbe:	47b8      	blx	r7
 8005fc0:	3001      	adds	r0, #1
 8005fc2:	f43f af42 	beq.w	8005e4a <_printf_float+0xb6>
 8005fc6:	f04f 0900 	mov.w	r9, #0
 8005fca:	f108 38ff 	add.w	r8, r8, #4294967295
 8005fce:	f104 0a1a 	add.w	sl, r4, #26
 8005fd2:	45c8      	cmp	r8, r9
 8005fd4:	dc09      	bgt.n	8005fea <_printf_float+0x256>
 8005fd6:	6823      	ldr	r3, [r4, #0]
 8005fd8:	079b      	lsls	r3, r3, #30
 8005fda:	f100 8102 	bmi.w	80061e2 <_printf_float+0x44e>
 8005fde:	68e0      	ldr	r0, [r4, #12]
 8005fe0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005fe2:	4298      	cmp	r0, r3
 8005fe4:	bfb8      	it	lt
 8005fe6:	4618      	movlt	r0, r3
 8005fe8:	e731      	b.n	8005e4e <_printf_float+0xba>
 8005fea:	2301      	movs	r3, #1
 8005fec:	4652      	mov	r2, sl
 8005fee:	4631      	mov	r1, r6
 8005ff0:	4628      	mov	r0, r5
 8005ff2:	47b8      	blx	r7
 8005ff4:	3001      	adds	r0, #1
 8005ff6:	f43f af28 	beq.w	8005e4a <_printf_float+0xb6>
 8005ffa:	f109 0901 	add.w	r9, r9, #1
 8005ffe:	e7e8      	b.n	8005fd2 <_printf_float+0x23e>
 8006000:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006002:	2b00      	cmp	r3, #0
 8006004:	dc38      	bgt.n	8006078 <_printf_float+0x2e4>
 8006006:	2301      	movs	r3, #1
 8006008:	4631      	mov	r1, r6
 800600a:	4628      	mov	r0, r5
 800600c:	4a19      	ldr	r2, [pc, #100]	@ (8006074 <_printf_float+0x2e0>)
 800600e:	47b8      	blx	r7
 8006010:	3001      	adds	r0, #1
 8006012:	f43f af1a 	beq.w	8005e4a <_printf_float+0xb6>
 8006016:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800601a:	ea59 0303 	orrs.w	r3, r9, r3
 800601e:	d102      	bne.n	8006026 <_printf_float+0x292>
 8006020:	6823      	ldr	r3, [r4, #0]
 8006022:	07d9      	lsls	r1, r3, #31
 8006024:	d5d7      	bpl.n	8005fd6 <_printf_float+0x242>
 8006026:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800602a:	4631      	mov	r1, r6
 800602c:	4628      	mov	r0, r5
 800602e:	47b8      	blx	r7
 8006030:	3001      	adds	r0, #1
 8006032:	f43f af0a 	beq.w	8005e4a <_printf_float+0xb6>
 8006036:	f04f 0a00 	mov.w	sl, #0
 800603a:	f104 0b1a 	add.w	fp, r4, #26
 800603e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006040:	425b      	negs	r3, r3
 8006042:	4553      	cmp	r3, sl
 8006044:	dc01      	bgt.n	800604a <_printf_float+0x2b6>
 8006046:	464b      	mov	r3, r9
 8006048:	e793      	b.n	8005f72 <_printf_float+0x1de>
 800604a:	2301      	movs	r3, #1
 800604c:	465a      	mov	r2, fp
 800604e:	4631      	mov	r1, r6
 8006050:	4628      	mov	r0, r5
 8006052:	47b8      	blx	r7
 8006054:	3001      	adds	r0, #1
 8006056:	f43f aef8 	beq.w	8005e4a <_printf_float+0xb6>
 800605a:	f10a 0a01 	add.w	sl, sl, #1
 800605e:	e7ee      	b.n	800603e <_printf_float+0x2aa>
 8006060:	7fefffff 	.word	0x7fefffff
 8006064:	0800adb6 	.word	0x0800adb6
 8006068:	0800adba 	.word	0x0800adba
 800606c:	0800adbe 	.word	0x0800adbe
 8006070:	0800adc2 	.word	0x0800adc2
 8006074:	0800adc6 	.word	0x0800adc6
 8006078:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800607a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800607e:	4553      	cmp	r3, sl
 8006080:	bfa8      	it	ge
 8006082:	4653      	movge	r3, sl
 8006084:	2b00      	cmp	r3, #0
 8006086:	4699      	mov	r9, r3
 8006088:	dc36      	bgt.n	80060f8 <_printf_float+0x364>
 800608a:	f04f 0b00 	mov.w	fp, #0
 800608e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006092:	f104 021a 	add.w	r2, r4, #26
 8006096:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006098:	930a      	str	r3, [sp, #40]	@ 0x28
 800609a:	eba3 0309 	sub.w	r3, r3, r9
 800609e:	455b      	cmp	r3, fp
 80060a0:	dc31      	bgt.n	8006106 <_printf_float+0x372>
 80060a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80060a4:	459a      	cmp	sl, r3
 80060a6:	dc3a      	bgt.n	800611e <_printf_float+0x38a>
 80060a8:	6823      	ldr	r3, [r4, #0]
 80060aa:	07da      	lsls	r2, r3, #31
 80060ac:	d437      	bmi.n	800611e <_printf_float+0x38a>
 80060ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80060b0:	ebaa 0903 	sub.w	r9, sl, r3
 80060b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060b6:	ebaa 0303 	sub.w	r3, sl, r3
 80060ba:	4599      	cmp	r9, r3
 80060bc:	bfa8      	it	ge
 80060be:	4699      	movge	r9, r3
 80060c0:	f1b9 0f00 	cmp.w	r9, #0
 80060c4:	dc33      	bgt.n	800612e <_printf_float+0x39a>
 80060c6:	f04f 0800 	mov.w	r8, #0
 80060ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060ce:	f104 0b1a 	add.w	fp, r4, #26
 80060d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80060d4:	ebaa 0303 	sub.w	r3, sl, r3
 80060d8:	eba3 0309 	sub.w	r3, r3, r9
 80060dc:	4543      	cmp	r3, r8
 80060de:	f77f af7a 	ble.w	8005fd6 <_printf_float+0x242>
 80060e2:	2301      	movs	r3, #1
 80060e4:	465a      	mov	r2, fp
 80060e6:	4631      	mov	r1, r6
 80060e8:	4628      	mov	r0, r5
 80060ea:	47b8      	blx	r7
 80060ec:	3001      	adds	r0, #1
 80060ee:	f43f aeac 	beq.w	8005e4a <_printf_float+0xb6>
 80060f2:	f108 0801 	add.w	r8, r8, #1
 80060f6:	e7ec      	b.n	80060d2 <_printf_float+0x33e>
 80060f8:	4642      	mov	r2, r8
 80060fa:	4631      	mov	r1, r6
 80060fc:	4628      	mov	r0, r5
 80060fe:	47b8      	blx	r7
 8006100:	3001      	adds	r0, #1
 8006102:	d1c2      	bne.n	800608a <_printf_float+0x2f6>
 8006104:	e6a1      	b.n	8005e4a <_printf_float+0xb6>
 8006106:	2301      	movs	r3, #1
 8006108:	4631      	mov	r1, r6
 800610a:	4628      	mov	r0, r5
 800610c:	920a      	str	r2, [sp, #40]	@ 0x28
 800610e:	47b8      	blx	r7
 8006110:	3001      	adds	r0, #1
 8006112:	f43f ae9a 	beq.w	8005e4a <_printf_float+0xb6>
 8006116:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006118:	f10b 0b01 	add.w	fp, fp, #1
 800611c:	e7bb      	b.n	8006096 <_printf_float+0x302>
 800611e:	4631      	mov	r1, r6
 8006120:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006124:	4628      	mov	r0, r5
 8006126:	47b8      	blx	r7
 8006128:	3001      	adds	r0, #1
 800612a:	d1c0      	bne.n	80060ae <_printf_float+0x31a>
 800612c:	e68d      	b.n	8005e4a <_printf_float+0xb6>
 800612e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006130:	464b      	mov	r3, r9
 8006132:	4631      	mov	r1, r6
 8006134:	4628      	mov	r0, r5
 8006136:	4442      	add	r2, r8
 8006138:	47b8      	blx	r7
 800613a:	3001      	adds	r0, #1
 800613c:	d1c3      	bne.n	80060c6 <_printf_float+0x332>
 800613e:	e684      	b.n	8005e4a <_printf_float+0xb6>
 8006140:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006144:	f1ba 0f01 	cmp.w	sl, #1
 8006148:	dc01      	bgt.n	800614e <_printf_float+0x3ba>
 800614a:	07db      	lsls	r3, r3, #31
 800614c:	d536      	bpl.n	80061bc <_printf_float+0x428>
 800614e:	2301      	movs	r3, #1
 8006150:	4642      	mov	r2, r8
 8006152:	4631      	mov	r1, r6
 8006154:	4628      	mov	r0, r5
 8006156:	47b8      	blx	r7
 8006158:	3001      	adds	r0, #1
 800615a:	f43f ae76 	beq.w	8005e4a <_printf_float+0xb6>
 800615e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006162:	4631      	mov	r1, r6
 8006164:	4628      	mov	r0, r5
 8006166:	47b8      	blx	r7
 8006168:	3001      	adds	r0, #1
 800616a:	f43f ae6e 	beq.w	8005e4a <_printf_float+0xb6>
 800616e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006172:	2200      	movs	r2, #0
 8006174:	2300      	movs	r3, #0
 8006176:	f10a 3aff 	add.w	sl, sl, #4294967295
 800617a:	f7fa fc15 	bl	80009a8 <__aeabi_dcmpeq>
 800617e:	b9c0      	cbnz	r0, 80061b2 <_printf_float+0x41e>
 8006180:	4653      	mov	r3, sl
 8006182:	f108 0201 	add.w	r2, r8, #1
 8006186:	4631      	mov	r1, r6
 8006188:	4628      	mov	r0, r5
 800618a:	47b8      	blx	r7
 800618c:	3001      	adds	r0, #1
 800618e:	d10c      	bne.n	80061aa <_printf_float+0x416>
 8006190:	e65b      	b.n	8005e4a <_printf_float+0xb6>
 8006192:	2301      	movs	r3, #1
 8006194:	465a      	mov	r2, fp
 8006196:	4631      	mov	r1, r6
 8006198:	4628      	mov	r0, r5
 800619a:	47b8      	blx	r7
 800619c:	3001      	adds	r0, #1
 800619e:	f43f ae54 	beq.w	8005e4a <_printf_float+0xb6>
 80061a2:	f108 0801 	add.w	r8, r8, #1
 80061a6:	45d0      	cmp	r8, sl
 80061a8:	dbf3      	blt.n	8006192 <_printf_float+0x3fe>
 80061aa:	464b      	mov	r3, r9
 80061ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80061b0:	e6e0      	b.n	8005f74 <_printf_float+0x1e0>
 80061b2:	f04f 0800 	mov.w	r8, #0
 80061b6:	f104 0b1a 	add.w	fp, r4, #26
 80061ba:	e7f4      	b.n	80061a6 <_printf_float+0x412>
 80061bc:	2301      	movs	r3, #1
 80061be:	4642      	mov	r2, r8
 80061c0:	e7e1      	b.n	8006186 <_printf_float+0x3f2>
 80061c2:	2301      	movs	r3, #1
 80061c4:	464a      	mov	r2, r9
 80061c6:	4631      	mov	r1, r6
 80061c8:	4628      	mov	r0, r5
 80061ca:	47b8      	blx	r7
 80061cc:	3001      	adds	r0, #1
 80061ce:	f43f ae3c 	beq.w	8005e4a <_printf_float+0xb6>
 80061d2:	f108 0801 	add.w	r8, r8, #1
 80061d6:	68e3      	ldr	r3, [r4, #12]
 80061d8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80061da:	1a5b      	subs	r3, r3, r1
 80061dc:	4543      	cmp	r3, r8
 80061de:	dcf0      	bgt.n	80061c2 <_printf_float+0x42e>
 80061e0:	e6fd      	b.n	8005fde <_printf_float+0x24a>
 80061e2:	f04f 0800 	mov.w	r8, #0
 80061e6:	f104 0919 	add.w	r9, r4, #25
 80061ea:	e7f4      	b.n	80061d6 <_printf_float+0x442>

080061ec <_printf_common>:
 80061ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061f0:	4616      	mov	r6, r2
 80061f2:	4698      	mov	r8, r3
 80061f4:	688a      	ldr	r2, [r1, #8]
 80061f6:	690b      	ldr	r3, [r1, #16]
 80061f8:	4607      	mov	r7, r0
 80061fa:	4293      	cmp	r3, r2
 80061fc:	bfb8      	it	lt
 80061fe:	4613      	movlt	r3, r2
 8006200:	6033      	str	r3, [r6, #0]
 8006202:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006206:	460c      	mov	r4, r1
 8006208:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800620c:	b10a      	cbz	r2, 8006212 <_printf_common+0x26>
 800620e:	3301      	adds	r3, #1
 8006210:	6033      	str	r3, [r6, #0]
 8006212:	6823      	ldr	r3, [r4, #0]
 8006214:	0699      	lsls	r1, r3, #26
 8006216:	bf42      	ittt	mi
 8006218:	6833      	ldrmi	r3, [r6, #0]
 800621a:	3302      	addmi	r3, #2
 800621c:	6033      	strmi	r3, [r6, #0]
 800621e:	6825      	ldr	r5, [r4, #0]
 8006220:	f015 0506 	ands.w	r5, r5, #6
 8006224:	d106      	bne.n	8006234 <_printf_common+0x48>
 8006226:	f104 0a19 	add.w	sl, r4, #25
 800622a:	68e3      	ldr	r3, [r4, #12]
 800622c:	6832      	ldr	r2, [r6, #0]
 800622e:	1a9b      	subs	r3, r3, r2
 8006230:	42ab      	cmp	r3, r5
 8006232:	dc2b      	bgt.n	800628c <_printf_common+0xa0>
 8006234:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006238:	6822      	ldr	r2, [r4, #0]
 800623a:	3b00      	subs	r3, #0
 800623c:	bf18      	it	ne
 800623e:	2301      	movne	r3, #1
 8006240:	0692      	lsls	r2, r2, #26
 8006242:	d430      	bmi.n	80062a6 <_printf_common+0xba>
 8006244:	4641      	mov	r1, r8
 8006246:	4638      	mov	r0, r7
 8006248:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800624c:	47c8      	blx	r9
 800624e:	3001      	adds	r0, #1
 8006250:	d023      	beq.n	800629a <_printf_common+0xae>
 8006252:	6823      	ldr	r3, [r4, #0]
 8006254:	6922      	ldr	r2, [r4, #16]
 8006256:	f003 0306 	and.w	r3, r3, #6
 800625a:	2b04      	cmp	r3, #4
 800625c:	bf14      	ite	ne
 800625e:	2500      	movne	r5, #0
 8006260:	6833      	ldreq	r3, [r6, #0]
 8006262:	f04f 0600 	mov.w	r6, #0
 8006266:	bf08      	it	eq
 8006268:	68e5      	ldreq	r5, [r4, #12]
 800626a:	f104 041a 	add.w	r4, r4, #26
 800626e:	bf08      	it	eq
 8006270:	1aed      	subeq	r5, r5, r3
 8006272:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006276:	bf08      	it	eq
 8006278:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800627c:	4293      	cmp	r3, r2
 800627e:	bfc4      	itt	gt
 8006280:	1a9b      	subgt	r3, r3, r2
 8006282:	18ed      	addgt	r5, r5, r3
 8006284:	42b5      	cmp	r5, r6
 8006286:	d11a      	bne.n	80062be <_printf_common+0xd2>
 8006288:	2000      	movs	r0, #0
 800628a:	e008      	b.n	800629e <_printf_common+0xb2>
 800628c:	2301      	movs	r3, #1
 800628e:	4652      	mov	r2, sl
 8006290:	4641      	mov	r1, r8
 8006292:	4638      	mov	r0, r7
 8006294:	47c8      	blx	r9
 8006296:	3001      	adds	r0, #1
 8006298:	d103      	bne.n	80062a2 <_printf_common+0xb6>
 800629a:	f04f 30ff 	mov.w	r0, #4294967295
 800629e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062a2:	3501      	adds	r5, #1
 80062a4:	e7c1      	b.n	800622a <_printf_common+0x3e>
 80062a6:	2030      	movs	r0, #48	@ 0x30
 80062a8:	18e1      	adds	r1, r4, r3
 80062aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80062ae:	1c5a      	adds	r2, r3, #1
 80062b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80062b4:	4422      	add	r2, r4
 80062b6:	3302      	adds	r3, #2
 80062b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80062bc:	e7c2      	b.n	8006244 <_printf_common+0x58>
 80062be:	2301      	movs	r3, #1
 80062c0:	4622      	mov	r2, r4
 80062c2:	4641      	mov	r1, r8
 80062c4:	4638      	mov	r0, r7
 80062c6:	47c8      	blx	r9
 80062c8:	3001      	adds	r0, #1
 80062ca:	d0e6      	beq.n	800629a <_printf_common+0xae>
 80062cc:	3601      	adds	r6, #1
 80062ce:	e7d9      	b.n	8006284 <_printf_common+0x98>

080062d0 <_printf_i>:
 80062d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062d4:	7e0f      	ldrb	r7, [r1, #24]
 80062d6:	4691      	mov	r9, r2
 80062d8:	2f78      	cmp	r7, #120	@ 0x78
 80062da:	4680      	mov	r8, r0
 80062dc:	460c      	mov	r4, r1
 80062de:	469a      	mov	sl, r3
 80062e0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80062e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80062e6:	d807      	bhi.n	80062f8 <_printf_i+0x28>
 80062e8:	2f62      	cmp	r7, #98	@ 0x62
 80062ea:	d80a      	bhi.n	8006302 <_printf_i+0x32>
 80062ec:	2f00      	cmp	r7, #0
 80062ee:	f000 80d3 	beq.w	8006498 <_printf_i+0x1c8>
 80062f2:	2f58      	cmp	r7, #88	@ 0x58
 80062f4:	f000 80ba 	beq.w	800646c <_printf_i+0x19c>
 80062f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006300:	e03a      	b.n	8006378 <_printf_i+0xa8>
 8006302:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006306:	2b15      	cmp	r3, #21
 8006308:	d8f6      	bhi.n	80062f8 <_printf_i+0x28>
 800630a:	a101      	add	r1, pc, #4	@ (adr r1, 8006310 <_printf_i+0x40>)
 800630c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006310:	08006369 	.word	0x08006369
 8006314:	0800637d 	.word	0x0800637d
 8006318:	080062f9 	.word	0x080062f9
 800631c:	080062f9 	.word	0x080062f9
 8006320:	080062f9 	.word	0x080062f9
 8006324:	080062f9 	.word	0x080062f9
 8006328:	0800637d 	.word	0x0800637d
 800632c:	080062f9 	.word	0x080062f9
 8006330:	080062f9 	.word	0x080062f9
 8006334:	080062f9 	.word	0x080062f9
 8006338:	080062f9 	.word	0x080062f9
 800633c:	0800647f 	.word	0x0800647f
 8006340:	080063a7 	.word	0x080063a7
 8006344:	08006439 	.word	0x08006439
 8006348:	080062f9 	.word	0x080062f9
 800634c:	080062f9 	.word	0x080062f9
 8006350:	080064a1 	.word	0x080064a1
 8006354:	080062f9 	.word	0x080062f9
 8006358:	080063a7 	.word	0x080063a7
 800635c:	080062f9 	.word	0x080062f9
 8006360:	080062f9 	.word	0x080062f9
 8006364:	08006441 	.word	0x08006441
 8006368:	6833      	ldr	r3, [r6, #0]
 800636a:	1d1a      	adds	r2, r3, #4
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	6032      	str	r2, [r6, #0]
 8006370:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006374:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006378:	2301      	movs	r3, #1
 800637a:	e09e      	b.n	80064ba <_printf_i+0x1ea>
 800637c:	6833      	ldr	r3, [r6, #0]
 800637e:	6820      	ldr	r0, [r4, #0]
 8006380:	1d19      	adds	r1, r3, #4
 8006382:	6031      	str	r1, [r6, #0]
 8006384:	0606      	lsls	r6, r0, #24
 8006386:	d501      	bpl.n	800638c <_printf_i+0xbc>
 8006388:	681d      	ldr	r5, [r3, #0]
 800638a:	e003      	b.n	8006394 <_printf_i+0xc4>
 800638c:	0645      	lsls	r5, r0, #25
 800638e:	d5fb      	bpl.n	8006388 <_printf_i+0xb8>
 8006390:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006394:	2d00      	cmp	r5, #0
 8006396:	da03      	bge.n	80063a0 <_printf_i+0xd0>
 8006398:	232d      	movs	r3, #45	@ 0x2d
 800639a:	426d      	negs	r5, r5
 800639c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063a0:	230a      	movs	r3, #10
 80063a2:	4859      	ldr	r0, [pc, #356]	@ (8006508 <_printf_i+0x238>)
 80063a4:	e011      	b.n	80063ca <_printf_i+0xfa>
 80063a6:	6821      	ldr	r1, [r4, #0]
 80063a8:	6833      	ldr	r3, [r6, #0]
 80063aa:	0608      	lsls	r0, r1, #24
 80063ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80063b0:	d402      	bmi.n	80063b8 <_printf_i+0xe8>
 80063b2:	0649      	lsls	r1, r1, #25
 80063b4:	bf48      	it	mi
 80063b6:	b2ad      	uxthmi	r5, r5
 80063b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80063ba:	6033      	str	r3, [r6, #0]
 80063bc:	bf14      	ite	ne
 80063be:	230a      	movne	r3, #10
 80063c0:	2308      	moveq	r3, #8
 80063c2:	4851      	ldr	r0, [pc, #324]	@ (8006508 <_printf_i+0x238>)
 80063c4:	2100      	movs	r1, #0
 80063c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80063ca:	6866      	ldr	r6, [r4, #4]
 80063cc:	2e00      	cmp	r6, #0
 80063ce:	bfa8      	it	ge
 80063d0:	6821      	ldrge	r1, [r4, #0]
 80063d2:	60a6      	str	r6, [r4, #8]
 80063d4:	bfa4      	itt	ge
 80063d6:	f021 0104 	bicge.w	r1, r1, #4
 80063da:	6021      	strge	r1, [r4, #0]
 80063dc:	b90d      	cbnz	r5, 80063e2 <_printf_i+0x112>
 80063de:	2e00      	cmp	r6, #0
 80063e0:	d04b      	beq.n	800647a <_printf_i+0x1aa>
 80063e2:	4616      	mov	r6, r2
 80063e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80063e8:	fb03 5711 	mls	r7, r3, r1, r5
 80063ec:	5dc7      	ldrb	r7, [r0, r7]
 80063ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80063f2:	462f      	mov	r7, r5
 80063f4:	42bb      	cmp	r3, r7
 80063f6:	460d      	mov	r5, r1
 80063f8:	d9f4      	bls.n	80063e4 <_printf_i+0x114>
 80063fa:	2b08      	cmp	r3, #8
 80063fc:	d10b      	bne.n	8006416 <_printf_i+0x146>
 80063fe:	6823      	ldr	r3, [r4, #0]
 8006400:	07df      	lsls	r7, r3, #31
 8006402:	d508      	bpl.n	8006416 <_printf_i+0x146>
 8006404:	6923      	ldr	r3, [r4, #16]
 8006406:	6861      	ldr	r1, [r4, #4]
 8006408:	4299      	cmp	r1, r3
 800640a:	bfde      	ittt	le
 800640c:	2330      	movle	r3, #48	@ 0x30
 800640e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006412:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006416:	1b92      	subs	r2, r2, r6
 8006418:	6122      	str	r2, [r4, #16]
 800641a:	464b      	mov	r3, r9
 800641c:	4621      	mov	r1, r4
 800641e:	4640      	mov	r0, r8
 8006420:	f8cd a000 	str.w	sl, [sp]
 8006424:	aa03      	add	r2, sp, #12
 8006426:	f7ff fee1 	bl	80061ec <_printf_common>
 800642a:	3001      	adds	r0, #1
 800642c:	d14a      	bne.n	80064c4 <_printf_i+0x1f4>
 800642e:	f04f 30ff 	mov.w	r0, #4294967295
 8006432:	b004      	add	sp, #16
 8006434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006438:	6823      	ldr	r3, [r4, #0]
 800643a:	f043 0320 	orr.w	r3, r3, #32
 800643e:	6023      	str	r3, [r4, #0]
 8006440:	2778      	movs	r7, #120	@ 0x78
 8006442:	4832      	ldr	r0, [pc, #200]	@ (800650c <_printf_i+0x23c>)
 8006444:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006448:	6823      	ldr	r3, [r4, #0]
 800644a:	6831      	ldr	r1, [r6, #0]
 800644c:	061f      	lsls	r7, r3, #24
 800644e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006452:	d402      	bmi.n	800645a <_printf_i+0x18a>
 8006454:	065f      	lsls	r7, r3, #25
 8006456:	bf48      	it	mi
 8006458:	b2ad      	uxthmi	r5, r5
 800645a:	6031      	str	r1, [r6, #0]
 800645c:	07d9      	lsls	r1, r3, #31
 800645e:	bf44      	itt	mi
 8006460:	f043 0320 	orrmi.w	r3, r3, #32
 8006464:	6023      	strmi	r3, [r4, #0]
 8006466:	b11d      	cbz	r5, 8006470 <_printf_i+0x1a0>
 8006468:	2310      	movs	r3, #16
 800646a:	e7ab      	b.n	80063c4 <_printf_i+0xf4>
 800646c:	4826      	ldr	r0, [pc, #152]	@ (8006508 <_printf_i+0x238>)
 800646e:	e7e9      	b.n	8006444 <_printf_i+0x174>
 8006470:	6823      	ldr	r3, [r4, #0]
 8006472:	f023 0320 	bic.w	r3, r3, #32
 8006476:	6023      	str	r3, [r4, #0]
 8006478:	e7f6      	b.n	8006468 <_printf_i+0x198>
 800647a:	4616      	mov	r6, r2
 800647c:	e7bd      	b.n	80063fa <_printf_i+0x12a>
 800647e:	6833      	ldr	r3, [r6, #0]
 8006480:	6825      	ldr	r5, [r4, #0]
 8006482:	1d18      	adds	r0, r3, #4
 8006484:	6961      	ldr	r1, [r4, #20]
 8006486:	6030      	str	r0, [r6, #0]
 8006488:	062e      	lsls	r6, r5, #24
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	d501      	bpl.n	8006492 <_printf_i+0x1c2>
 800648e:	6019      	str	r1, [r3, #0]
 8006490:	e002      	b.n	8006498 <_printf_i+0x1c8>
 8006492:	0668      	lsls	r0, r5, #25
 8006494:	d5fb      	bpl.n	800648e <_printf_i+0x1be>
 8006496:	8019      	strh	r1, [r3, #0]
 8006498:	2300      	movs	r3, #0
 800649a:	4616      	mov	r6, r2
 800649c:	6123      	str	r3, [r4, #16]
 800649e:	e7bc      	b.n	800641a <_printf_i+0x14a>
 80064a0:	6833      	ldr	r3, [r6, #0]
 80064a2:	2100      	movs	r1, #0
 80064a4:	1d1a      	adds	r2, r3, #4
 80064a6:	6032      	str	r2, [r6, #0]
 80064a8:	681e      	ldr	r6, [r3, #0]
 80064aa:	6862      	ldr	r2, [r4, #4]
 80064ac:	4630      	mov	r0, r6
 80064ae:	f000 fcf0 	bl	8006e92 <memchr>
 80064b2:	b108      	cbz	r0, 80064b8 <_printf_i+0x1e8>
 80064b4:	1b80      	subs	r0, r0, r6
 80064b6:	6060      	str	r0, [r4, #4]
 80064b8:	6863      	ldr	r3, [r4, #4]
 80064ba:	6123      	str	r3, [r4, #16]
 80064bc:	2300      	movs	r3, #0
 80064be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064c2:	e7aa      	b.n	800641a <_printf_i+0x14a>
 80064c4:	4632      	mov	r2, r6
 80064c6:	4649      	mov	r1, r9
 80064c8:	4640      	mov	r0, r8
 80064ca:	6923      	ldr	r3, [r4, #16]
 80064cc:	47d0      	blx	sl
 80064ce:	3001      	adds	r0, #1
 80064d0:	d0ad      	beq.n	800642e <_printf_i+0x15e>
 80064d2:	6823      	ldr	r3, [r4, #0]
 80064d4:	079b      	lsls	r3, r3, #30
 80064d6:	d413      	bmi.n	8006500 <_printf_i+0x230>
 80064d8:	68e0      	ldr	r0, [r4, #12]
 80064da:	9b03      	ldr	r3, [sp, #12]
 80064dc:	4298      	cmp	r0, r3
 80064de:	bfb8      	it	lt
 80064e0:	4618      	movlt	r0, r3
 80064e2:	e7a6      	b.n	8006432 <_printf_i+0x162>
 80064e4:	2301      	movs	r3, #1
 80064e6:	4632      	mov	r2, r6
 80064e8:	4649      	mov	r1, r9
 80064ea:	4640      	mov	r0, r8
 80064ec:	47d0      	blx	sl
 80064ee:	3001      	adds	r0, #1
 80064f0:	d09d      	beq.n	800642e <_printf_i+0x15e>
 80064f2:	3501      	adds	r5, #1
 80064f4:	68e3      	ldr	r3, [r4, #12]
 80064f6:	9903      	ldr	r1, [sp, #12]
 80064f8:	1a5b      	subs	r3, r3, r1
 80064fa:	42ab      	cmp	r3, r5
 80064fc:	dcf2      	bgt.n	80064e4 <_printf_i+0x214>
 80064fe:	e7eb      	b.n	80064d8 <_printf_i+0x208>
 8006500:	2500      	movs	r5, #0
 8006502:	f104 0619 	add.w	r6, r4, #25
 8006506:	e7f5      	b.n	80064f4 <_printf_i+0x224>
 8006508:	0800adc8 	.word	0x0800adc8
 800650c:	0800add9 	.word	0x0800add9

08006510 <_scanf_float>:
 8006510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006514:	b087      	sub	sp, #28
 8006516:	9303      	str	r3, [sp, #12]
 8006518:	688b      	ldr	r3, [r1, #8]
 800651a:	4617      	mov	r7, r2
 800651c:	1e5a      	subs	r2, r3, #1
 800651e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006522:	bf82      	ittt	hi
 8006524:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006528:	eb03 0b05 	addhi.w	fp, r3, r5
 800652c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006530:	460a      	mov	r2, r1
 8006532:	f04f 0500 	mov.w	r5, #0
 8006536:	bf88      	it	hi
 8006538:	608b      	strhi	r3, [r1, #8]
 800653a:	680b      	ldr	r3, [r1, #0]
 800653c:	4680      	mov	r8, r0
 800653e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006542:	f842 3b1c 	str.w	r3, [r2], #28
 8006546:	460c      	mov	r4, r1
 8006548:	bf98      	it	ls
 800654a:	f04f 0b00 	movls.w	fp, #0
 800654e:	4616      	mov	r6, r2
 8006550:	46aa      	mov	sl, r5
 8006552:	46a9      	mov	r9, r5
 8006554:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006558:	9201      	str	r2, [sp, #4]
 800655a:	9502      	str	r5, [sp, #8]
 800655c:	68a2      	ldr	r2, [r4, #8]
 800655e:	b152      	cbz	r2, 8006576 <_scanf_float+0x66>
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	2b4e      	cmp	r3, #78	@ 0x4e
 8006566:	d865      	bhi.n	8006634 <_scanf_float+0x124>
 8006568:	2b40      	cmp	r3, #64	@ 0x40
 800656a:	d83d      	bhi.n	80065e8 <_scanf_float+0xd8>
 800656c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006570:	b2c8      	uxtb	r0, r1
 8006572:	280e      	cmp	r0, #14
 8006574:	d93b      	bls.n	80065ee <_scanf_float+0xde>
 8006576:	f1b9 0f00 	cmp.w	r9, #0
 800657a:	d003      	beq.n	8006584 <_scanf_float+0x74>
 800657c:	6823      	ldr	r3, [r4, #0]
 800657e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006582:	6023      	str	r3, [r4, #0]
 8006584:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006588:	f1ba 0f01 	cmp.w	sl, #1
 800658c:	f200 8118 	bhi.w	80067c0 <_scanf_float+0x2b0>
 8006590:	9b01      	ldr	r3, [sp, #4]
 8006592:	429e      	cmp	r6, r3
 8006594:	f200 8109 	bhi.w	80067aa <_scanf_float+0x29a>
 8006598:	2001      	movs	r0, #1
 800659a:	b007      	add	sp, #28
 800659c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065a0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80065a4:	2a0d      	cmp	r2, #13
 80065a6:	d8e6      	bhi.n	8006576 <_scanf_float+0x66>
 80065a8:	a101      	add	r1, pc, #4	@ (adr r1, 80065b0 <_scanf_float+0xa0>)
 80065aa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80065ae:	bf00      	nop
 80065b0:	080066f7 	.word	0x080066f7
 80065b4:	08006577 	.word	0x08006577
 80065b8:	08006577 	.word	0x08006577
 80065bc:	08006577 	.word	0x08006577
 80065c0:	08006757 	.word	0x08006757
 80065c4:	0800672f 	.word	0x0800672f
 80065c8:	08006577 	.word	0x08006577
 80065cc:	08006577 	.word	0x08006577
 80065d0:	08006705 	.word	0x08006705
 80065d4:	08006577 	.word	0x08006577
 80065d8:	08006577 	.word	0x08006577
 80065dc:	08006577 	.word	0x08006577
 80065e0:	08006577 	.word	0x08006577
 80065e4:	080066bd 	.word	0x080066bd
 80065e8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80065ec:	e7da      	b.n	80065a4 <_scanf_float+0x94>
 80065ee:	290e      	cmp	r1, #14
 80065f0:	d8c1      	bhi.n	8006576 <_scanf_float+0x66>
 80065f2:	a001      	add	r0, pc, #4	@ (adr r0, 80065f8 <_scanf_float+0xe8>)
 80065f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80065f8:	080066ad 	.word	0x080066ad
 80065fc:	08006577 	.word	0x08006577
 8006600:	080066ad 	.word	0x080066ad
 8006604:	08006743 	.word	0x08006743
 8006608:	08006577 	.word	0x08006577
 800660c:	08006655 	.word	0x08006655
 8006610:	08006693 	.word	0x08006693
 8006614:	08006693 	.word	0x08006693
 8006618:	08006693 	.word	0x08006693
 800661c:	08006693 	.word	0x08006693
 8006620:	08006693 	.word	0x08006693
 8006624:	08006693 	.word	0x08006693
 8006628:	08006693 	.word	0x08006693
 800662c:	08006693 	.word	0x08006693
 8006630:	08006693 	.word	0x08006693
 8006634:	2b6e      	cmp	r3, #110	@ 0x6e
 8006636:	d809      	bhi.n	800664c <_scanf_float+0x13c>
 8006638:	2b60      	cmp	r3, #96	@ 0x60
 800663a:	d8b1      	bhi.n	80065a0 <_scanf_float+0x90>
 800663c:	2b54      	cmp	r3, #84	@ 0x54
 800663e:	d07b      	beq.n	8006738 <_scanf_float+0x228>
 8006640:	2b59      	cmp	r3, #89	@ 0x59
 8006642:	d198      	bne.n	8006576 <_scanf_float+0x66>
 8006644:	2d07      	cmp	r5, #7
 8006646:	d196      	bne.n	8006576 <_scanf_float+0x66>
 8006648:	2508      	movs	r5, #8
 800664a:	e02c      	b.n	80066a6 <_scanf_float+0x196>
 800664c:	2b74      	cmp	r3, #116	@ 0x74
 800664e:	d073      	beq.n	8006738 <_scanf_float+0x228>
 8006650:	2b79      	cmp	r3, #121	@ 0x79
 8006652:	e7f6      	b.n	8006642 <_scanf_float+0x132>
 8006654:	6821      	ldr	r1, [r4, #0]
 8006656:	05c8      	lsls	r0, r1, #23
 8006658:	d51b      	bpl.n	8006692 <_scanf_float+0x182>
 800665a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800665e:	6021      	str	r1, [r4, #0]
 8006660:	f109 0901 	add.w	r9, r9, #1
 8006664:	f1bb 0f00 	cmp.w	fp, #0
 8006668:	d003      	beq.n	8006672 <_scanf_float+0x162>
 800666a:	3201      	adds	r2, #1
 800666c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006670:	60a2      	str	r2, [r4, #8]
 8006672:	68a3      	ldr	r3, [r4, #8]
 8006674:	3b01      	subs	r3, #1
 8006676:	60a3      	str	r3, [r4, #8]
 8006678:	6923      	ldr	r3, [r4, #16]
 800667a:	3301      	adds	r3, #1
 800667c:	6123      	str	r3, [r4, #16]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	3b01      	subs	r3, #1
 8006682:	2b00      	cmp	r3, #0
 8006684:	607b      	str	r3, [r7, #4]
 8006686:	f340 8087 	ble.w	8006798 <_scanf_float+0x288>
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	3301      	adds	r3, #1
 800668e:	603b      	str	r3, [r7, #0]
 8006690:	e764      	b.n	800655c <_scanf_float+0x4c>
 8006692:	eb1a 0105 	adds.w	r1, sl, r5
 8006696:	f47f af6e 	bne.w	8006576 <_scanf_float+0x66>
 800669a:	460d      	mov	r5, r1
 800669c:	468a      	mov	sl, r1
 800669e:	6822      	ldr	r2, [r4, #0]
 80066a0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80066a4:	6022      	str	r2, [r4, #0]
 80066a6:	f806 3b01 	strb.w	r3, [r6], #1
 80066aa:	e7e2      	b.n	8006672 <_scanf_float+0x162>
 80066ac:	6822      	ldr	r2, [r4, #0]
 80066ae:	0610      	lsls	r0, r2, #24
 80066b0:	f57f af61 	bpl.w	8006576 <_scanf_float+0x66>
 80066b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80066b8:	6022      	str	r2, [r4, #0]
 80066ba:	e7f4      	b.n	80066a6 <_scanf_float+0x196>
 80066bc:	f1ba 0f00 	cmp.w	sl, #0
 80066c0:	d10e      	bne.n	80066e0 <_scanf_float+0x1d0>
 80066c2:	f1b9 0f00 	cmp.w	r9, #0
 80066c6:	d10e      	bne.n	80066e6 <_scanf_float+0x1d6>
 80066c8:	6822      	ldr	r2, [r4, #0]
 80066ca:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80066ce:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80066d2:	d108      	bne.n	80066e6 <_scanf_float+0x1d6>
 80066d4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80066d8:	f04f 0a01 	mov.w	sl, #1
 80066dc:	6022      	str	r2, [r4, #0]
 80066de:	e7e2      	b.n	80066a6 <_scanf_float+0x196>
 80066e0:	f1ba 0f02 	cmp.w	sl, #2
 80066e4:	d055      	beq.n	8006792 <_scanf_float+0x282>
 80066e6:	2d01      	cmp	r5, #1
 80066e8:	d002      	beq.n	80066f0 <_scanf_float+0x1e0>
 80066ea:	2d04      	cmp	r5, #4
 80066ec:	f47f af43 	bne.w	8006576 <_scanf_float+0x66>
 80066f0:	3501      	adds	r5, #1
 80066f2:	b2ed      	uxtb	r5, r5
 80066f4:	e7d7      	b.n	80066a6 <_scanf_float+0x196>
 80066f6:	f1ba 0f01 	cmp.w	sl, #1
 80066fa:	f47f af3c 	bne.w	8006576 <_scanf_float+0x66>
 80066fe:	f04f 0a02 	mov.w	sl, #2
 8006702:	e7d0      	b.n	80066a6 <_scanf_float+0x196>
 8006704:	b97d      	cbnz	r5, 8006726 <_scanf_float+0x216>
 8006706:	f1b9 0f00 	cmp.w	r9, #0
 800670a:	f47f af37 	bne.w	800657c <_scanf_float+0x6c>
 800670e:	6822      	ldr	r2, [r4, #0]
 8006710:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006714:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006718:	f040 8103 	bne.w	8006922 <_scanf_float+0x412>
 800671c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006720:	2501      	movs	r5, #1
 8006722:	6022      	str	r2, [r4, #0]
 8006724:	e7bf      	b.n	80066a6 <_scanf_float+0x196>
 8006726:	2d03      	cmp	r5, #3
 8006728:	d0e2      	beq.n	80066f0 <_scanf_float+0x1e0>
 800672a:	2d05      	cmp	r5, #5
 800672c:	e7de      	b.n	80066ec <_scanf_float+0x1dc>
 800672e:	2d02      	cmp	r5, #2
 8006730:	f47f af21 	bne.w	8006576 <_scanf_float+0x66>
 8006734:	2503      	movs	r5, #3
 8006736:	e7b6      	b.n	80066a6 <_scanf_float+0x196>
 8006738:	2d06      	cmp	r5, #6
 800673a:	f47f af1c 	bne.w	8006576 <_scanf_float+0x66>
 800673e:	2507      	movs	r5, #7
 8006740:	e7b1      	b.n	80066a6 <_scanf_float+0x196>
 8006742:	6822      	ldr	r2, [r4, #0]
 8006744:	0591      	lsls	r1, r2, #22
 8006746:	f57f af16 	bpl.w	8006576 <_scanf_float+0x66>
 800674a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800674e:	6022      	str	r2, [r4, #0]
 8006750:	f8cd 9008 	str.w	r9, [sp, #8]
 8006754:	e7a7      	b.n	80066a6 <_scanf_float+0x196>
 8006756:	6822      	ldr	r2, [r4, #0]
 8006758:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800675c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006760:	d006      	beq.n	8006770 <_scanf_float+0x260>
 8006762:	0550      	lsls	r0, r2, #21
 8006764:	f57f af07 	bpl.w	8006576 <_scanf_float+0x66>
 8006768:	f1b9 0f00 	cmp.w	r9, #0
 800676c:	f000 80d9 	beq.w	8006922 <_scanf_float+0x412>
 8006770:	0591      	lsls	r1, r2, #22
 8006772:	bf58      	it	pl
 8006774:	9902      	ldrpl	r1, [sp, #8]
 8006776:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800677a:	bf58      	it	pl
 800677c:	eba9 0101 	subpl.w	r1, r9, r1
 8006780:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006784:	f04f 0900 	mov.w	r9, #0
 8006788:	bf58      	it	pl
 800678a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800678e:	6022      	str	r2, [r4, #0]
 8006790:	e789      	b.n	80066a6 <_scanf_float+0x196>
 8006792:	f04f 0a03 	mov.w	sl, #3
 8006796:	e786      	b.n	80066a6 <_scanf_float+0x196>
 8006798:	4639      	mov	r1, r7
 800679a:	4640      	mov	r0, r8
 800679c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80067a0:	4798      	blx	r3
 80067a2:	2800      	cmp	r0, #0
 80067a4:	f43f aeda 	beq.w	800655c <_scanf_float+0x4c>
 80067a8:	e6e5      	b.n	8006576 <_scanf_float+0x66>
 80067aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80067ae:	463a      	mov	r2, r7
 80067b0:	4640      	mov	r0, r8
 80067b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80067b6:	4798      	blx	r3
 80067b8:	6923      	ldr	r3, [r4, #16]
 80067ba:	3b01      	subs	r3, #1
 80067bc:	6123      	str	r3, [r4, #16]
 80067be:	e6e7      	b.n	8006590 <_scanf_float+0x80>
 80067c0:	1e6b      	subs	r3, r5, #1
 80067c2:	2b06      	cmp	r3, #6
 80067c4:	d824      	bhi.n	8006810 <_scanf_float+0x300>
 80067c6:	2d02      	cmp	r5, #2
 80067c8:	d836      	bhi.n	8006838 <_scanf_float+0x328>
 80067ca:	9b01      	ldr	r3, [sp, #4]
 80067cc:	429e      	cmp	r6, r3
 80067ce:	f67f aee3 	bls.w	8006598 <_scanf_float+0x88>
 80067d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80067d6:	463a      	mov	r2, r7
 80067d8:	4640      	mov	r0, r8
 80067da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80067de:	4798      	blx	r3
 80067e0:	6923      	ldr	r3, [r4, #16]
 80067e2:	3b01      	subs	r3, #1
 80067e4:	6123      	str	r3, [r4, #16]
 80067e6:	e7f0      	b.n	80067ca <_scanf_float+0x2ba>
 80067e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80067ec:	463a      	mov	r2, r7
 80067ee:	4640      	mov	r0, r8
 80067f0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80067f4:	4798      	blx	r3
 80067f6:	6923      	ldr	r3, [r4, #16]
 80067f8:	3b01      	subs	r3, #1
 80067fa:	6123      	str	r3, [r4, #16]
 80067fc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006800:	fa5f fa8a 	uxtb.w	sl, sl
 8006804:	f1ba 0f02 	cmp.w	sl, #2
 8006808:	d1ee      	bne.n	80067e8 <_scanf_float+0x2d8>
 800680a:	3d03      	subs	r5, #3
 800680c:	b2ed      	uxtb	r5, r5
 800680e:	1b76      	subs	r6, r6, r5
 8006810:	6823      	ldr	r3, [r4, #0]
 8006812:	05da      	lsls	r2, r3, #23
 8006814:	d530      	bpl.n	8006878 <_scanf_float+0x368>
 8006816:	055b      	lsls	r3, r3, #21
 8006818:	d511      	bpl.n	800683e <_scanf_float+0x32e>
 800681a:	9b01      	ldr	r3, [sp, #4]
 800681c:	429e      	cmp	r6, r3
 800681e:	f67f aebb 	bls.w	8006598 <_scanf_float+0x88>
 8006822:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006826:	463a      	mov	r2, r7
 8006828:	4640      	mov	r0, r8
 800682a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800682e:	4798      	blx	r3
 8006830:	6923      	ldr	r3, [r4, #16]
 8006832:	3b01      	subs	r3, #1
 8006834:	6123      	str	r3, [r4, #16]
 8006836:	e7f0      	b.n	800681a <_scanf_float+0x30a>
 8006838:	46aa      	mov	sl, r5
 800683a:	46b3      	mov	fp, r6
 800683c:	e7de      	b.n	80067fc <_scanf_float+0x2ec>
 800683e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006842:	6923      	ldr	r3, [r4, #16]
 8006844:	2965      	cmp	r1, #101	@ 0x65
 8006846:	f103 33ff 	add.w	r3, r3, #4294967295
 800684a:	f106 35ff 	add.w	r5, r6, #4294967295
 800684e:	6123      	str	r3, [r4, #16]
 8006850:	d00c      	beq.n	800686c <_scanf_float+0x35c>
 8006852:	2945      	cmp	r1, #69	@ 0x45
 8006854:	d00a      	beq.n	800686c <_scanf_float+0x35c>
 8006856:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800685a:	463a      	mov	r2, r7
 800685c:	4640      	mov	r0, r8
 800685e:	4798      	blx	r3
 8006860:	6923      	ldr	r3, [r4, #16]
 8006862:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006866:	3b01      	subs	r3, #1
 8006868:	1eb5      	subs	r5, r6, #2
 800686a:	6123      	str	r3, [r4, #16]
 800686c:	463a      	mov	r2, r7
 800686e:	4640      	mov	r0, r8
 8006870:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006874:	4798      	blx	r3
 8006876:	462e      	mov	r6, r5
 8006878:	6822      	ldr	r2, [r4, #0]
 800687a:	f012 0210 	ands.w	r2, r2, #16
 800687e:	d001      	beq.n	8006884 <_scanf_float+0x374>
 8006880:	2000      	movs	r0, #0
 8006882:	e68a      	b.n	800659a <_scanf_float+0x8a>
 8006884:	7032      	strb	r2, [r6, #0]
 8006886:	6823      	ldr	r3, [r4, #0]
 8006888:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800688c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006890:	d11c      	bne.n	80068cc <_scanf_float+0x3bc>
 8006892:	9b02      	ldr	r3, [sp, #8]
 8006894:	454b      	cmp	r3, r9
 8006896:	eba3 0209 	sub.w	r2, r3, r9
 800689a:	d123      	bne.n	80068e4 <_scanf_float+0x3d4>
 800689c:	2200      	movs	r2, #0
 800689e:	4640      	mov	r0, r8
 80068a0:	9901      	ldr	r1, [sp, #4]
 80068a2:	f002 fcf9 	bl	8009298 <_strtod_r>
 80068a6:	9b03      	ldr	r3, [sp, #12]
 80068a8:	6825      	ldr	r5, [r4, #0]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f015 0f02 	tst.w	r5, #2
 80068b0:	4606      	mov	r6, r0
 80068b2:	460f      	mov	r7, r1
 80068b4:	f103 0204 	add.w	r2, r3, #4
 80068b8:	d01f      	beq.n	80068fa <_scanf_float+0x3ea>
 80068ba:	9903      	ldr	r1, [sp, #12]
 80068bc:	600a      	str	r2, [r1, #0]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	e9c3 6700 	strd	r6, r7, [r3]
 80068c4:	68e3      	ldr	r3, [r4, #12]
 80068c6:	3301      	adds	r3, #1
 80068c8:	60e3      	str	r3, [r4, #12]
 80068ca:	e7d9      	b.n	8006880 <_scanf_float+0x370>
 80068cc:	9b04      	ldr	r3, [sp, #16]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d0e4      	beq.n	800689c <_scanf_float+0x38c>
 80068d2:	9905      	ldr	r1, [sp, #20]
 80068d4:	230a      	movs	r3, #10
 80068d6:	4640      	mov	r0, r8
 80068d8:	3101      	adds	r1, #1
 80068da:	f002 fd5d 	bl	8009398 <_strtol_r>
 80068de:	9b04      	ldr	r3, [sp, #16]
 80068e0:	9e05      	ldr	r6, [sp, #20]
 80068e2:	1ac2      	subs	r2, r0, r3
 80068e4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80068e8:	429e      	cmp	r6, r3
 80068ea:	bf28      	it	cs
 80068ec:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80068f0:	4630      	mov	r0, r6
 80068f2:	490d      	ldr	r1, [pc, #52]	@ (8006928 <_scanf_float+0x418>)
 80068f4:	f000 f956 	bl	8006ba4 <siprintf>
 80068f8:	e7d0      	b.n	800689c <_scanf_float+0x38c>
 80068fa:	076d      	lsls	r5, r5, #29
 80068fc:	d4dd      	bmi.n	80068ba <_scanf_float+0x3aa>
 80068fe:	9d03      	ldr	r5, [sp, #12]
 8006900:	602a      	str	r2, [r5, #0]
 8006902:	681d      	ldr	r5, [r3, #0]
 8006904:	4602      	mov	r2, r0
 8006906:	460b      	mov	r3, r1
 8006908:	f7fa f880 	bl	8000a0c <__aeabi_dcmpun>
 800690c:	b120      	cbz	r0, 8006918 <_scanf_float+0x408>
 800690e:	4807      	ldr	r0, [pc, #28]	@ (800692c <_scanf_float+0x41c>)
 8006910:	f000 face 	bl	8006eb0 <nanf>
 8006914:	6028      	str	r0, [r5, #0]
 8006916:	e7d5      	b.n	80068c4 <_scanf_float+0x3b4>
 8006918:	4630      	mov	r0, r6
 800691a:	4639      	mov	r1, r7
 800691c:	f7fa f8d4 	bl	8000ac8 <__aeabi_d2f>
 8006920:	e7f8      	b.n	8006914 <_scanf_float+0x404>
 8006922:	f04f 0900 	mov.w	r9, #0
 8006926:	e62d      	b.n	8006584 <_scanf_float+0x74>
 8006928:	0800adea 	.word	0x0800adea
 800692c:	0800b185 	.word	0x0800b185

08006930 <std>:
 8006930:	2300      	movs	r3, #0
 8006932:	b510      	push	{r4, lr}
 8006934:	4604      	mov	r4, r0
 8006936:	e9c0 3300 	strd	r3, r3, [r0]
 800693a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800693e:	6083      	str	r3, [r0, #8]
 8006940:	8181      	strh	r1, [r0, #12]
 8006942:	6643      	str	r3, [r0, #100]	@ 0x64
 8006944:	81c2      	strh	r2, [r0, #14]
 8006946:	6183      	str	r3, [r0, #24]
 8006948:	4619      	mov	r1, r3
 800694a:	2208      	movs	r2, #8
 800694c:	305c      	adds	r0, #92	@ 0x5c
 800694e:	f000 fa21 	bl	8006d94 <memset>
 8006952:	4b0d      	ldr	r3, [pc, #52]	@ (8006988 <std+0x58>)
 8006954:	6224      	str	r4, [r4, #32]
 8006956:	6263      	str	r3, [r4, #36]	@ 0x24
 8006958:	4b0c      	ldr	r3, [pc, #48]	@ (800698c <std+0x5c>)
 800695a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800695c:	4b0c      	ldr	r3, [pc, #48]	@ (8006990 <std+0x60>)
 800695e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006960:	4b0c      	ldr	r3, [pc, #48]	@ (8006994 <std+0x64>)
 8006962:	6323      	str	r3, [r4, #48]	@ 0x30
 8006964:	4b0c      	ldr	r3, [pc, #48]	@ (8006998 <std+0x68>)
 8006966:	429c      	cmp	r4, r3
 8006968:	d006      	beq.n	8006978 <std+0x48>
 800696a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800696e:	4294      	cmp	r4, r2
 8006970:	d002      	beq.n	8006978 <std+0x48>
 8006972:	33d0      	adds	r3, #208	@ 0xd0
 8006974:	429c      	cmp	r4, r3
 8006976:	d105      	bne.n	8006984 <std+0x54>
 8006978:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800697c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006980:	f000 ba84 	b.w	8006e8c <__retarget_lock_init_recursive>
 8006984:	bd10      	pop	{r4, pc}
 8006986:	bf00      	nop
 8006988:	08006be5 	.word	0x08006be5
 800698c:	08006c07 	.word	0x08006c07
 8006990:	08006c3f 	.word	0x08006c3f
 8006994:	08006c63 	.word	0x08006c63
 8006998:	20000424 	.word	0x20000424

0800699c <stdio_exit_handler>:
 800699c:	4a02      	ldr	r2, [pc, #8]	@ (80069a8 <stdio_exit_handler+0xc>)
 800699e:	4903      	ldr	r1, [pc, #12]	@ (80069ac <stdio_exit_handler+0x10>)
 80069a0:	4803      	ldr	r0, [pc, #12]	@ (80069b0 <stdio_exit_handler+0x14>)
 80069a2:	f000 b869 	b.w	8006a78 <_fwalk_sglue>
 80069a6:	bf00      	nop
 80069a8:	2000000c 	.word	0x2000000c
 80069ac:	080099cd 	.word	0x080099cd
 80069b0:	2000001c 	.word	0x2000001c

080069b4 <cleanup_stdio>:
 80069b4:	6841      	ldr	r1, [r0, #4]
 80069b6:	4b0c      	ldr	r3, [pc, #48]	@ (80069e8 <cleanup_stdio+0x34>)
 80069b8:	b510      	push	{r4, lr}
 80069ba:	4299      	cmp	r1, r3
 80069bc:	4604      	mov	r4, r0
 80069be:	d001      	beq.n	80069c4 <cleanup_stdio+0x10>
 80069c0:	f003 f804 	bl	80099cc <_fflush_r>
 80069c4:	68a1      	ldr	r1, [r4, #8]
 80069c6:	4b09      	ldr	r3, [pc, #36]	@ (80069ec <cleanup_stdio+0x38>)
 80069c8:	4299      	cmp	r1, r3
 80069ca:	d002      	beq.n	80069d2 <cleanup_stdio+0x1e>
 80069cc:	4620      	mov	r0, r4
 80069ce:	f002 fffd 	bl	80099cc <_fflush_r>
 80069d2:	68e1      	ldr	r1, [r4, #12]
 80069d4:	4b06      	ldr	r3, [pc, #24]	@ (80069f0 <cleanup_stdio+0x3c>)
 80069d6:	4299      	cmp	r1, r3
 80069d8:	d004      	beq.n	80069e4 <cleanup_stdio+0x30>
 80069da:	4620      	mov	r0, r4
 80069dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069e0:	f002 bff4 	b.w	80099cc <_fflush_r>
 80069e4:	bd10      	pop	{r4, pc}
 80069e6:	bf00      	nop
 80069e8:	20000424 	.word	0x20000424
 80069ec:	2000048c 	.word	0x2000048c
 80069f0:	200004f4 	.word	0x200004f4

080069f4 <global_stdio_init.part.0>:
 80069f4:	b510      	push	{r4, lr}
 80069f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006a24 <global_stdio_init.part.0+0x30>)
 80069f8:	4c0b      	ldr	r4, [pc, #44]	@ (8006a28 <global_stdio_init.part.0+0x34>)
 80069fa:	4a0c      	ldr	r2, [pc, #48]	@ (8006a2c <global_stdio_init.part.0+0x38>)
 80069fc:	4620      	mov	r0, r4
 80069fe:	601a      	str	r2, [r3, #0]
 8006a00:	2104      	movs	r1, #4
 8006a02:	2200      	movs	r2, #0
 8006a04:	f7ff ff94 	bl	8006930 <std>
 8006a08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	2109      	movs	r1, #9
 8006a10:	f7ff ff8e 	bl	8006930 <std>
 8006a14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006a18:	2202      	movs	r2, #2
 8006a1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a1e:	2112      	movs	r1, #18
 8006a20:	f7ff bf86 	b.w	8006930 <std>
 8006a24:	2000055c 	.word	0x2000055c
 8006a28:	20000424 	.word	0x20000424
 8006a2c:	0800699d 	.word	0x0800699d

08006a30 <__sfp_lock_acquire>:
 8006a30:	4801      	ldr	r0, [pc, #4]	@ (8006a38 <__sfp_lock_acquire+0x8>)
 8006a32:	f000 ba2c 	b.w	8006e8e <__retarget_lock_acquire_recursive>
 8006a36:	bf00      	nop
 8006a38:	20000565 	.word	0x20000565

08006a3c <__sfp_lock_release>:
 8006a3c:	4801      	ldr	r0, [pc, #4]	@ (8006a44 <__sfp_lock_release+0x8>)
 8006a3e:	f000 ba27 	b.w	8006e90 <__retarget_lock_release_recursive>
 8006a42:	bf00      	nop
 8006a44:	20000565 	.word	0x20000565

08006a48 <__sinit>:
 8006a48:	b510      	push	{r4, lr}
 8006a4a:	4604      	mov	r4, r0
 8006a4c:	f7ff fff0 	bl	8006a30 <__sfp_lock_acquire>
 8006a50:	6a23      	ldr	r3, [r4, #32]
 8006a52:	b11b      	cbz	r3, 8006a5c <__sinit+0x14>
 8006a54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a58:	f7ff bff0 	b.w	8006a3c <__sfp_lock_release>
 8006a5c:	4b04      	ldr	r3, [pc, #16]	@ (8006a70 <__sinit+0x28>)
 8006a5e:	6223      	str	r3, [r4, #32]
 8006a60:	4b04      	ldr	r3, [pc, #16]	@ (8006a74 <__sinit+0x2c>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d1f5      	bne.n	8006a54 <__sinit+0xc>
 8006a68:	f7ff ffc4 	bl	80069f4 <global_stdio_init.part.0>
 8006a6c:	e7f2      	b.n	8006a54 <__sinit+0xc>
 8006a6e:	bf00      	nop
 8006a70:	080069b5 	.word	0x080069b5
 8006a74:	2000055c 	.word	0x2000055c

08006a78 <_fwalk_sglue>:
 8006a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a7c:	4607      	mov	r7, r0
 8006a7e:	4688      	mov	r8, r1
 8006a80:	4614      	mov	r4, r2
 8006a82:	2600      	movs	r6, #0
 8006a84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a88:	f1b9 0901 	subs.w	r9, r9, #1
 8006a8c:	d505      	bpl.n	8006a9a <_fwalk_sglue+0x22>
 8006a8e:	6824      	ldr	r4, [r4, #0]
 8006a90:	2c00      	cmp	r4, #0
 8006a92:	d1f7      	bne.n	8006a84 <_fwalk_sglue+0xc>
 8006a94:	4630      	mov	r0, r6
 8006a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a9a:	89ab      	ldrh	r3, [r5, #12]
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	d907      	bls.n	8006ab0 <_fwalk_sglue+0x38>
 8006aa0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006aa4:	3301      	adds	r3, #1
 8006aa6:	d003      	beq.n	8006ab0 <_fwalk_sglue+0x38>
 8006aa8:	4629      	mov	r1, r5
 8006aaa:	4638      	mov	r0, r7
 8006aac:	47c0      	blx	r8
 8006aae:	4306      	orrs	r6, r0
 8006ab0:	3568      	adds	r5, #104	@ 0x68
 8006ab2:	e7e9      	b.n	8006a88 <_fwalk_sglue+0x10>

08006ab4 <iprintf>:
 8006ab4:	b40f      	push	{r0, r1, r2, r3}
 8006ab6:	b507      	push	{r0, r1, r2, lr}
 8006ab8:	4906      	ldr	r1, [pc, #24]	@ (8006ad4 <iprintf+0x20>)
 8006aba:	ab04      	add	r3, sp, #16
 8006abc:	6808      	ldr	r0, [r1, #0]
 8006abe:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ac2:	6881      	ldr	r1, [r0, #8]
 8006ac4:	9301      	str	r3, [sp, #4]
 8006ac6:	f002 fde9 	bl	800969c <_vfiprintf_r>
 8006aca:	b003      	add	sp, #12
 8006acc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ad0:	b004      	add	sp, #16
 8006ad2:	4770      	bx	lr
 8006ad4:	20000018 	.word	0x20000018

08006ad8 <putchar>:
 8006ad8:	4b02      	ldr	r3, [pc, #8]	@ (8006ae4 <putchar+0xc>)
 8006ada:	4601      	mov	r1, r0
 8006adc:	6818      	ldr	r0, [r3, #0]
 8006ade:	6882      	ldr	r2, [r0, #8]
 8006ae0:	f002 bffd 	b.w	8009ade <_putc_r>
 8006ae4:	20000018 	.word	0x20000018

08006ae8 <_puts_r>:
 8006ae8:	6a03      	ldr	r3, [r0, #32]
 8006aea:	b570      	push	{r4, r5, r6, lr}
 8006aec:	4605      	mov	r5, r0
 8006aee:	460e      	mov	r6, r1
 8006af0:	6884      	ldr	r4, [r0, #8]
 8006af2:	b90b      	cbnz	r3, 8006af8 <_puts_r+0x10>
 8006af4:	f7ff ffa8 	bl	8006a48 <__sinit>
 8006af8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006afa:	07db      	lsls	r3, r3, #31
 8006afc:	d405      	bmi.n	8006b0a <_puts_r+0x22>
 8006afe:	89a3      	ldrh	r3, [r4, #12]
 8006b00:	0598      	lsls	r0, r3, #22
 8006b02:	d402      	bmi.n	8006b0a <_puts_r+0x22>
 8006b04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b06:	f000 f9c2 	bl	8006e8e <__retarget_lock_acquire_recursive>
 8006b0a:	89a3      	ldrh	r3, [r4, #12]
 8006b0c:	0719      	lsls	r1, r3, #28
 8006b0e:	d502      	bpl.n	8006b16 <_puts_r+0x2e>
 8006b10:	6923      	ldr	r3, [r4, #16]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d135      	bne.n	8006b82 <_puts_r+0x9a>
 8006b16:	4621      	mov	r1, r4
 8006b18:	4628      	mov	r0, r5
 8006b1a:	f000 f8e5 	bl	8006ce8 <__swsetup_r>
 8006b1e:	b380      	cbz	r0, 8006b82 <_puts_r+0x9a>
 8006b20:	f04f 35ff 	mov.w	r5, #4294967295
 8006b24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b26:	07da      	lsls	r2, r3, #31
 8006b28:	d405      	bmi.n	8006b36 <_puts_r+0x4e>
 8006b2a:	89a3      	ldrh	r3, [r4, #12]
 8006b2c:	059b      	lsls	r3, r3, #22
 8006b2e:	d402      	bmi.n	8006b36 <_puts_r+0x4e>
 8006b30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b32:	f000 f9ad 	bl	8006e90 <__retarget_lock_release_recursive>
 8006b36:	4628      	mov	r0, r5
 8006b38:	bd70      	pop	{r4, r5, r6, pc}
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	da04      	bge.n	8006b48 <_puts_r+0x60>
 8006b3e:	69a2      	ldr	r2, [r4, #24]
 8006b40:	429a      	cmp	r2, r3
 8006b42:	dc17      	bgt.n	8006b74 <_puts_r+0x8c>
 8006b44:	290a      	cmp	r1, #10
 8006b46:	d015      	beq.n	8006b74 <_puts_r+0x8c>
 8006b48:	6823      	ldr	r3, [r4, #0]
 8006b4a:	1c5a      	adds	r2, r3, #1
 8006b4c:	6022      	str	r2, [r4, #0]
 8006b4e:	7019      	strb	r1, [r3, #0]
 8006b50:	68a3      	ldr	r3, [r4, #8]
 8006b52:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006b56:	3b01      	subs	r3, #1
 8006b58:	60a3      	str	r3, [r4, #8]
 8006b5a:	2900      	cmp	r1, #0
 8006b5c:	d1ed      	bne.n	8006b3a <_puts_r+0x52>
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	da11      	bge.n	8006b86 <_puts_r+0x9e>
 8006b62:	4622      	mov	r2, r4
 8006b64:	210a      	movs	r1, #10
 8006b66:	4628      	mov	r0, r5
 8006b68:	f000 f87f 	bl	8006c6a <__swbuf_r>
 8006b6c:	3001      	adds	r0, #1
 8006b6e:	d0d7      	beq.n	8006b20 <_puts_r+0x38>
 8006b70:	250a      	movs	r5, #10
 8006b72:	e7d7      	b.n	8006b24 <_puts_r+0x3c>
 8006b74:	4622      	mov	r2, r4
 8006b76:	4628      	mov	r0, r5
 8006b78:	f000 f877 	bl	8006c6a <__swbuf_r>
 8006b7c:	3001      	adds	r0, #1
 8006b7e:	d1e7      	bne.n	8006b50 <_puts_r+0x68>
 8006b80:	e7ce      	b.n	8006b20 <_puts_r+0x38>
 8006b82:	3e01      	subs	r6, #1
 8006b84:	e7e4      	b.n	8006b50 <_puts_r+0x68>
 8006b86:	6823      	ldr	r3, [r4, #0]
 8006b88:	1c5a      	adds	r2, r3, #1
 8006b8a:	6022      	str	r2, [r4, #0]
 8006b8c:	220a      	movs	r2, #10
 8006b8e:	701a      	strb	r2, [r3, #0]
 8006b90:	e7ee      	b.n	8006b70 <_puts_r+0x88>
	...

08006b94 <puts>:
 8006b94:	4b02      	ldr	r3, [pc, #8]	@ (8006ba0 <puts+0xc>)
 8006b96:	4601      	mov	r1, r0
 8006b98:	6818      	ldr	r0, [r3, #0]
 8006b9a:	f7ff bfa5 	b.w	8006ae8 <_puts_r>
 8006b9e:	bf00      	nop
 8006ba0:	20000018 	.word	0x20000018

08006ba4 <siprintf>:
 8006ba4:	b40e      	push	{r1, r2, r3}
 8006ba6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006baa:	b500      	push	{lr}
 8006bac:	b09c      	sub	sp, #112	@ 0x70
 8006bae:	ab1d      	add	r3, sp, #116	@ 0x74
 8006bb0:	9002      	str	r0, [sp, #8]
 8006bb2:	9006      	str	r0, [sp, #24]
 8006bb4:	9107      	str	r1, [sp, #28]
 8006bb6:	9104      	str	r1, [sp, #16]
 8006bb8:	4808      	ldr	r0, [pc, #32]	@ (8006bdc <siprintf+0x38>)
 8006bba:	4909      	ldr	r1, [pc, #36]	@ (8006be0 <siprintf+0x3c>)
 8006bbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bc0:	9105      	str	r1, [sp, #20]
 8006bc2:	6800      	ldr	r0, [r0, #0]
 8006bc4:	a902      	add	r1, sp, #8
 8006bc6:	9301      	str	r3, [sp, #4]
 8006bc8:	f002 fc44 	bl	8009454 <_svfiprintf_r>
 8006bcc:	2200      	movs	r2, #0
 8006bce:	9b02      	ldr	r3, [sp, #8]
 8006bd0:	701a      	strb	r2, [r3, #0]
 8006bd2:	b01c      	add	sp, #112	@ 0x70
 8006bd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006bd8:	b003      	add	sp, #12
 8006bda:	4770      	bx	lr
 8006bdc:	20000018 	.word	0x20000018
 8006be0:	ffff0208 	.word	0xffff0208

08006be4 <__sread>:
 8006be4:	b510      	push	{r4, lr}
 8006be6:	460c      	mov	r4, r1
 8006be8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bec:	f000 f900 	bl	8006df0 <_read_r>
 8006bf0:	2800      	cmp	r0, #0
 8006bf2:	bfab      	itete	ge
 8006bf4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006bf6:	89a3      	ldrhlt	r3, [r4, #12]
 8006bf8:	181b      	addge	r3, r3, r0
 8006bfa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006bfe:	bfac      	ite	ge
 8006c00:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006c02:	81a3      	strhlt	r3, [r4, #12]
 8006c04:	bd10      	pop	{r4, pc}

08006c06 <__swrite>:
 8006c06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c0a:	461f      	mov	r7, r3
 8006c0c:	898b      	ldrh	r3, [r1, #12]
 8006c0e:	4605      	mov	r5, r0
 8006c10:	05db      	lsls	r3, r3, #23
 8006c12:	460c      	mov	r4, r1
 8006c14:	4616      	mov	r6, r2
 8006c16:	d505      	bpl.n	8006c24 <__swrite+0x1e>
 8006c18:	2302      	movs	r3, #2
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c20:	f000 f8d4 	bl	8006dcc <_lseek_r>
 8006c24:	89a3      	ldrh	r3, [r4, #12]
 8006c26:	4632      	mov	r2, r6
 8006c28:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c2c:	81a3      	strh	r3, [r4, #12]
 8006c2e:	4628      	mov	r0, r5
 8006c30:	463b      	mov	r3, r7
 8006c32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c3a:	f000 b8eb 	b.w	8006e14 <_write_r>

08006c3e <__sseek>:
 8006c3e:	b510      	push	{r4, lr}
 8006c40:	460c      	mov	r4, r1
 8006c42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c46:	f000 f8c1 	bl	8006dcc <_lseek_r>
 8006c4a:	1c43      	adds	r3, r0, #1
 8006c4c:	89a3      	ldrh	r3, [r4, #12]
 8006c4e:	bf15      	itete	ne
 8006c50:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006c52:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006c56:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006c5a:	81a3      	strheq	r3, [r4, #12]
 8006c5c:	bf18      	it	ne
 8006c5e:	81a3      	strhne	r3, [r4, #12]
 8006c60:	bd10      	pop	{r4, pc}

08006c62 <__sclose>:
 8006c62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c66:	f000 b8a1 	b.w	8006dac <_close_r>

08006c6a <__swbuf_r>:
 8006c6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c6c:	460e      	mov	r6, r1
 8006c6e:	4614      	mov	r4, r2
 8006c70:	4605      	mov	r5, r0
 8006c72:	b118      	cbz	r0, 8006c7c <__swbuf_r+0x12>
 8006c74:	6a03      	ldr	r3, [r0, #32]
 8006c76:	b90b      	cbnz	r3, 8006c7c <__swbuf_r+0x12>
 8006c78:	f7ff fee6 	bl	8006a48 <__sinit>
 8006c7c:	69a3      	ldr	r3, [r4, #24]
 8006c7e:	60a3      	str	r3, [r4, #8]
 8006c80:	89a3      	ldrh	r3, [r4, #12]
 8006c82:	071a      	lsls	r2, r3, #28
 8006c84:	d501      	bpl.n	8006c8a <__swbuf_r+0x20>
 8006c86:	6923      	ldr	r3, [r4, #16]
 8006c88:	b943      	cbnz	r3, 8006c9c <__swbuf_r+0x32>
 8006c8a:	4621      	mov	r1, r4
 8006c8c:	4628      	mov	r0, r5
 8006c8e:	f000 f82b 	bl	8006ce8 <__swsetup_r>
 8006c92:	b118      	cbz	r0, 8006c9c <__swbuf_r+0x32>
 8006c94:	f04f 37ff 	mov.w	r7, #4294967295
 8006c98:	4638      	mov	r0, r7
 8006c9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c9c:	6823      	ldr	r3, [r4, #0]
 8006c9e:	6922      	ldr	r2, [r4, #16]
 8006ca0:	b2f6      	uxtb	r6, r6
 8006ca2:	1a98      	subs	r0, r3, r2
 8006ca4:	6963      	ldr	r3, [r4, #20]
 8006ca6:	4637      	mov	r7, r6
 8006ca8:	4283      	cmp	r3, r0
 8006caa:	dc05      	bgt.n	8006cb8 <__swbuf_r+0x4e>
 8006cac:	4621      	mov	r1, r4
 8006cae:	4628      	mov	r0, r5
 8006cb0:	f002 fe8c 	bl	80099cc <_fflush_r>
 8006cb4:	2800      	cmp	r0, #0
 8006cb6:	d1ed      	bne.n	8006c94 <__swbuf_r+0x2a>
 8006cb8:	68a3      	ldr	r3, [r4, #8]
 8006cba:	3b01      	subs	r3, #1
 8006cbc:	60a3      	str	r3, [r4, #8]
 8006cbe:	6823      	ldr	r3, [r4, #0]
 8006cc0:	1c5a      	adds	r2, r3, #1
 8006cc2:	6022      	str	r2, [r4, #0]
 8006cc4:	701e      	strb	r6, [r3, #0]
 8006cc6:	6962      	ldr	r2, [r4, #20]
 8006cc8:	1c43      	adds	r3, r0, #1
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d004      	beq.n	8006cd8 <__swbuf_r+0x6e>
 8006cce:	89a3      	ldrh	r3, [r4, #12]
 8006cd0:	07db      	lsls	r3, r3, #31
 8006cd2:	d5e1      	bpl.n	8006c98 <__swbuf_r+0x2e>
 8006cd4:	2e0a      	cmp	r6, #10
 8006cd6:	d1df      	bne.n	8006c98 <__swbuf_r+0x2e>
 8006cd8:	4621      	mov	r1, r4
 8006cda:	4628      	mov	r0, r5
 8006cdc:	f002 fe76 	bl	80099cc <_fflush_r>
 8006ce0:	2800      	cmp	r0, #0
 8006ce2:	d0d9      	beq.n	8006c98 <__swbuf_r+0x2e>
 8006ce4:	e7d6      	b.n	8006c94 <__swbuf_r+0x2a>
	...

08006ce8 <__swsetup_r>:
 8006ce8:	b538      	push	{r3, r4, r5, lr}
 8006cea:	4b29      	ldr	r3, [pc, #164]	@ (8006d90 <__swsetup_r+0xa8>)
 8006cec:	4605      	mov	r5, r0
 8006cee:	6818      	ldr	r0, [r3, #0]
 8006cf0:	460c      	mov	r4, r1
 8006cf2:	b118      	cbz	r0, 8006cfc <__swsetup_r+0x14>
 8006cf4:	6a03      	ldr	r3, [r0, #32]
 8006cf6:	b90b      	cbnz	r3, 8006cfc <__swsetup_r+0x14>
 8006cf8:	f7ff fea6 	bl	8006a48 <__sinit>
 8006cfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d00:	0719      	lsls	r1, r3, #28
 8006d02:	d422      	bmi.n	8006d4a <__swsetup_r+0x62>
 8006d04:	06da      	lsls	r2, r3, #27
 8006d06:	d407      	bmi.n	8006d18 <__swsetup_r+0x30>
 8006d08:	2209      	movs	r2, #9
 8006d0a:	602a      	str	r2, [r5, #0]
 8006d0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d10:	f04f 30ff 	mov.w	r0, #4294967295
 8006d14:	81a3      	strh	r3, [r4, #12]
 8006d16:	e033      	b.n	8006d80 <__swsetup_r+0x98>
 8006d18:	0758      	lsls	r0, r3, #29
 8006d1a:	d512      	bpl.n	8006d42 <__swsetup_r+0x5a>
 8006d1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d1e:	b141      	cbz	r1, 8006d32 <__swsetup_r+0x4a>
 8006d20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d24:	4299      	cmp	r1, r3
 8006d26:	d002      	beq.n	8006d2e <__swsetup_r+0x46>
 8006d28:	4628      	mov	r0, r5
 8006d2a:	f000 ff15 	bl	8007b58 <_free_r>
 8006d2e:	2300      	movs	r3, #0
 8006d30:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d32:	89a3      	ldrh	r3, [r4, #12]
 8006d34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006d38:	81a3      	strh	r3, [r4, #12]
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	6063      	str	r3, [r4, #4]
 8006d3e:	6923      	ldr	r3, [r4, #16]
 8006d40:	6023      	str	r3, [r4, #0]
 8006d42:	89a3      	ldrh	r3, [r4, #12]
 8006d44:	f043 0308 	orr.w	r3, r3, #8
 8006d48:	81a3      	strh	r3, [r4, #12]
 8006d4a:	6923      	ldr	r3, [r4, #16]
 8006d4c:	b94b      	cbnz	r3, 8006d62 <__swsetup_r+0x7a>
 8006d4e:	89a3      	ldrh	r3, [r4, #12]
 8006d50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006d54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d58:	d003      	beq.n	8006d62 <__swsetup_r+0x7a>
 8006d5a:	4621      	mov	r1, r4
 8006d5c:	4628      	mov	r0, r5
 8006d5e:	f002 fe82 	bl	8009a66 <__smakebuf_r>
 8006d62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d66:	f013 0201 	ands.w	r2, r3, #1
 8006d6a:	d00a      	beq.n	8006d82 <__swsetup_r+0x9a>
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	60a2      	str	r2, [r4, #8]
 8006d70:	6962      	ldr	r2, [r4, #20]
 8006d72:	4252      	negs	r2, r2
 8006d74:	61a2      	str	r2, [r4, #24]
 8006d76:	6922      	ldr	r2, [r4, #16]
 8006d78:	b942      	cbnz	r2, 8006d8c <__swsetup_r+0xa4>
 8006d7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006d7e:	d1c5      	bne.n	8006d0c <__swsetup_r+0x24>
 8006d80:	bd38      	pop	{r3, r4, r5, pc}
 8006d82:	0799      	lsls	r1, r3, #30
 8006d84:	bf58      	it	pl
 8006d86:	6962      	ldrpl	r2, [r4, #20]
 8006d88:	60a2      	str	r2, [r4, #8]
 8006d8a:	e7f4      	b.n	8006d76 <__swsetup_r+0x8e>
 8006d8c:	2000      	movs	r0, #0
 8006d8e:	e7f7      	b.n	8006d80 <__swsetup_r+0x98>
 8006d90:	20000018 	.word	0x20000018

08006d94 <memset>:
 8006d94:	4603      	mov	r3, r0
 8006d96:	4402      	add	r2, r0
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d100      	bne.n	8006d9e <memset+0xa>
 8006d9c:	4770      	bx	lr
 8006d9e:	f803 1b01 	strb.w	r1, [r3], #1
 8006da2:	e7f9      	b.n	8006d98 <memset+0x4>

08006da4 <_localeconv_r>:
 8006da4:	4800      	ldr	r0, [pc, #0]	@ (8006da8 <_localeconv_r+0x4>)
 8006da6:	4770      	bx	lr
 8006da8:	20000158 	.word	0x20000158

08006dac <_close_r>:
 8006dac:	b538      	push	{r3, r4, r5, lr}
 8006dae:	2300      	movs	r3, #0
 8006db0:	4d05      	ldr	r5, [pc, #20]	@ (8006dc8 <_close_r+0x1c>)
 8006db2:	4604      	mov	r4, r0
 8006db4:	4608      	mov	r0, r1
 8006db6:	602b      	str	r3, [r5, #0]
 8006db8:	f7fa fe0d 	bl	80019d6 <_close>
 8006dbc:	1c43      	adds	r3, r0, #1
 8006dbe:	d102      	bne.n	8006dc6 <_close_r+0x1a>
 8006dc0:	682b      	ldr	r3, [r5, #0]
 8006dc2:	b103      	cbz	r3, 8006dc6 <_close_r+0x1a>
 8006dc4:	6023      	str	r3, [r4, #0]
 8006dc6:	bd38      	pop	{r3, r4, r5, pc}
 8006dc8:	20000560 	.word	0x20000560

08006dcc <_lseek_r>:
 8006dcc:	b538      	push	{r3, r4, r5, lr}
 8006dce:	4604      	mov	r4, r0
 8006dd0:	4608      	mov	r0, r1
 8006dd2:	4611      	mov	r1, r2
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	4d05      	ldr	r5, [pc, #20]	@ (8006dec <_lseek_r+0x20>)
 8006dd8:	602a      	str	r2, [r5, #0]
 8006dda:	461a      	mov	r2, r3
 8006ddc:	f7fa fe1f 	bl	8001a1e <_lseek>
 8006de0:	1c43      	adds	r3, r0, #1
 8006de2:	d102      	bne.n	8006dea <_lseek_r+0x1e>
 8006de4:	682b      	ldr	r3, [r5, #0]
 8006de6:	b103      	cbz	r3, 8006dea <_lseek_r+0x1e>
 8006de8:	6023      	str	r3, [r4, #0]
 8006dea:	bd38      	pop	{r3, r4, r5, pc}
 8006dec:	20000560 	.word	0x20000560

08006df0 <_read_r>:
 8006df0:	b538      	push	{r3, r4, r5, lr}
 8006df2:	4604      	mov	r4, r0
 8006df4:	4608      	mov	r0, r1
 8006df6:	4611      	mov	r1, r2
 8006df8:	2200      	movs	r2, #0
 8006dfa:	4d05      	ldr	r5, [pc, #20]	@ (8006e10 <_read_r+0x20>)
 8006dfc:	602a      	str	r2, [r5, #0]
 8006dfe:	461a      	mov	r2, r3
 8006e00:	f7fa fdb0 	bl	8001964 <_read>
 8006e04:	1c43      	adds	r3, r0, #1
 8006e06:	d102      	bne.n	8006e0e <_read_r+0x1e>
 8006e08:	682b      	ldr	r3, [r5, #0]
 8006e0a:	b103      	cbz	r3, 8006e0e <_read_r+0x1e>
 8006e0c:	6023      	str	r3, [r4, #0]
 8006e0e:	bd38      	pop	{r3, r4, r5, pc}
 8006e10:	20000560 	.word	0x20000560

08006e14 <_write_r>:
 8006e14:	b538      	push	{r3, r4, r5, lr}
 8006e16:	4604      	mov	r4, r0
 8006e18:	4608      	mov	r0, r1
 8006e1a:	4611      	mov	r1, r2
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	4d05      	ldr	r5, [pc, #20]	@ (8006e34 <_write_r+0x20>)
 8006e20:	602a      	str	r2, [r5, #0]
 8006e22:	461a      	mov	r2, r3
 8006e24:	f7fa fdbb 	bl	800199e <_write>
 8006e28:	1c43      	adds	r3, r0, #1
 8006e2a:	d102      	bne.n	8006e32 <_write_r+0x1e>
 8006e2c:	682b      	ldr	r3, [r5, #0]
 8006e2e:	b103      	cbz	r3, 8006e32 <_write_r+0x1e>
 8006e30:	6023      	str	r3, [r4, #0]
 8006e32:	bd38      	pop	{r3, r4, r5, pc}
 8006e34:	20000560 	.word	0x20000560

08006e38 <__errno>:
 8006e38:	4b01      	ldr	r3, [pc, #4]	@ (8006e40 <__errno+0x8>)
 8006e3a:	6818      	ldr	r0, [r3, #0]
 8006e3c:	4770      	bx	lr
 8006e3e:	bf00      	nop
 8006e40:	20000018 	.word	0x20000018

08006e44 <__libc_init_array>:
 8006e44:	b570      	push	{r4, r5, r6, lr}
 8006e46:	2600      	movs	r6, #0
 8006e48:	4d0c      	ldr	r5, [pc, #48]	@ (8006e7c <__libc_init_array+0x38>)
 8006e4a:	4c0d      	ldr	r4, [pc, #52]	@ (8006e80 <__libc_init_array+0x3c>)
 8006e4c:	1b64      	subs	r4, r4, r5
 8006e4e:	10a4      	asrs	r4, r4, #2
 8006e50:	42a6      	cmp	r6, r4
 8006e52:	d109      	bne.n	8006e68 <__libc_init_array+0x24>
 8006e54:	f003 fb08 	bl	800a468 <_init>
 8006e58:	2600      	movs	r6, #0
 8006e5a:	4d0a      	ldr	r5, [pc, #40]	@ (8006e84 <__libc_init_array+0x40>)
 8006e5c:	4c0a      	ldr	r4, [pc, #40]	@ (8006e88 <__libc_init_array+0x44>)
 8006e5e:	1b64      	subs	r4, r4, r5
 8006e60:	10a4      	asrs	r4, r4, #2
 8006e62:	42a6      	cmp	r6, r4
 8006e64:	d105      	bne.n	8006e72 <__libc_init_array+0x2e>
 8006e66:	bd70      	pop	{r4, r5, r6, pc}
 8006e68:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e6c:	4798      	blx	r3
 8006e6e:	3601      	adds	r6, #1
 8006e70:	e7ee      	b.n	8006e50 <__libc_init_array+0xc>
 8006e72:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e76:	4798      	blx	r3
 8006e78:	3601      	adds	r6, #1
 8006e7a:	e7f2      	b.n	8006e62 <__libc_init_array+0x1e>
 8006e7c:	0800b1f0 	.word	0x0800b1f0
 8006e80:	0800b1f0 	.word	0x0800b1f0
 8006e84:	0800b1f0 	.word	0x0800b1f0
 8006e88:	0800b1f4 	.word	0x0800b1f4

08006e8c <__retarget_lock_init_recursive>:
 8006e8c:	4770      	bx	lr

08006e8e <__retarget_lock_acquire_recursive>:
 8006e8e:	4770      	bx	lr

08006e90 <__retarget_lock_release_recursive>:
 8006e90:	4770      	bx	lr

08006e92 <memchr>:
 8006e92:	4603      	mov	r3, r0
 8006e94:	b510      	push	{r4, lr}
 8006e96:	b2c9      	uxtb	r1, r1
 8006e98:	4402      	add	r2, r0
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	d101      	bne.n	8006ea4 <memchr+0x12>
 8006ea0:	2000      	movs	r0, #0
 8006ea2:	e003      	b.n	8006eac <memchr+0x1a>
 8006ea4:	7804      	ldrb	r4, [r0, #0]
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	428c      	cmp	r4, r1
 8006eaa:	d1f6      	bne.n	8006e9a <memchr+0x8>
 8006eac:	bd10      	pop	{r4, pc}
	...

08006eb0 <nanf>:
 8006eb0:	4800      	ldr	r0, [pc, #0]	@ (8006eb4 <nanf+0x4>)
 8006eb2:	4770      	bx	lr
 8006eb4:	7fc00000 	.word	0x7fc00000

08006eb8 <quorem>:
 8006eb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ebc:	6903      	ldr	r3, [r0, #16]
 8006ebe:	690c      	ldr	r4, [r1, #16]
 8006ec0:	4607      	mov	r7, r0
 8006ec2:	42a3      	cmp	r3, r4
 8006ec4:	db7e      	blt.n	8006fc4 <quorem+0x10c>
 8006ec6:	3c01      	subs	r4, #1
 8006ec8:	00a3      	lsls	r3, r4, #2
 8006eca:	f100 0514 	add.w	r5, r0, #20
 8006ece:	f101 0814 	add.w	r8, r1, #20
 8006ed2:	9300      	str	r3, [sp, #0]
 8006ed4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ed8:	9301      	str	r3, [sp, #4]
 8006eda:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ede:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	429a      	cmp	r2, r3
 8006ee6:	fbb2 f6f3 	udiv	r6, r2, r3
 8006eea:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006eee:	d32e      	bcc.n	8006f4e <quorem+0x96>
 8006ef0:	f04f 0a00 	mov.w	sl, #0
 8006ef4:	46c4      	mov	ip, r8
 8006ef6:	46ae      	mov	lr, r5
 8006ef8:	46d3      	mov	fp, sl
 8006efa:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006efe:	b298      	uxth	r0, r3
 8006f00:	fb06 a000 	mla	r0, r6, r0, sl
 8006f04:	0c1b      	lsrs	r3, r3, #16
 8006f06:	0c02      	lsrs	r2, r0, #16
 8006f08:	fb06 2303 	mla	r3, r6, r3, r2
 8006f0c:	f8de 2000 	ldr.w	r2, [lr]
 8006f10:	b280      	uxth	r0, r0
 8006f12:	b292      	uxth	r2, r2
 8006f14:	1a12      	subs	r2, r2, r0
 8006f16:	445a      	add	r2, fp
 8006f18:	f8de 0000 	ldr.w	r0, [lr]
 8006f1c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f20:	b29b      	uxth	r3, r3
 8006f22:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006f26:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006f2a:	b292      	uxth	r2, r2
 8006f2c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006f30:	45e1      	cmp	r9, ip
 8006f32:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006f36:	f84e 2b04 	str.w	r2, [lr], #4
 8006f3a:	d2de      	bcs.n	8006efa <quorem+0x42>
 8006f3c:	9b00      	ldr	r3, [sp, #0]
 8006f3e:	58eb      	ldr	r3, [r5, r3]
 8006f40:	b92b      	cbnz	r3, 8006f4e <quorem+0x96>
 8006f42:	9b01      	ldr	r3, [sp, #4]
 8006f44:	3b04      	subs	r3, #4
 8006f46:	429d      	cmp	r5, r3
 8006f48:	461a      	mov	r2, r3
 8006f4a:	d32f      	bcc.n	8006fac <quorem+0xf4>
 8006f4c:	613c      	str	r4, [r7, #16]
 8006f4e:	4638      	mov	r0, r7
 8006f50:	f001 f9c2 	bl	80082d8 <__mcmp>
 8006f54:	2800      	cmp	r0, #0
 8006f56:	db25      	blt.n	8006fa4 <quorem+0xec>
 8006f58:	4629      	mov	r1, r5
 8006f5a:	2000      	movs	r0, #0
 8006f5c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006f60:	f8d1 c000 	ldr.w	ip, [r1]
 8006f64:	fa1f fe82 	uxth.w	lr, r2
 8006f68:	fa1f f38c 	uxth.w	r3, ip
 8006f6c:	eba3 030e 	sub.w	r3, r3, lr
 8006f70:	4403      	add	r3, r0
 8006f72:	0c12      	lsrs	r2, r2, #16
 8006f74:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006f78:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006f7c:	b29b      	uxth	r3, r3
 8006f7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f82:	45c1      	cmp	r9, r8
 8006f84:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006f88:	f841 3b04 	str.w	r3, [r1], #4
 8006f8c:	d2e6      	bcs.n	8006f5c <quorem+0xa4>
 8006f8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f96:	b922      	cbnz	r2, 8006fa2 <quorem+0xea>
 8006f98:	3b04      	subs	r3, #4
 8006f9a:	429d      	cmp	r5, r3
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	d30b      	bcc.n	8006fb8 <quorem+0x100>
 8006fa0:	613c      	str	r4, [r7, #16]
 8006fa2:	3601      	adds	r6, #1
 8006fa4:	4630      	mov	r0, r6
 8006fa6:	b003      	add	sp, #12
 8006fa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fac:	6812      	ldr	r2, [r2, #0]
 8006fae:	3b04      	subs	r3, #4
 8006fb0:	2a00      	cmp	r2, #0
 8006fb2:	d1cb      	bne.n	8006f4c <quorem+0x94>
 8006fb4:	3c01      	subs	r4, #1
 8006fb6:	e7c6      	b.n	8006f46 <quorem+0x8e>
 8006fb8:	6812      	ldr	r2, [r2, #0]
 8006fba:	3b04      	subs	r3, #4
 8006fbc:	2a00      	cmp	r2, #0
 8006fbe:	d1ef      	bne.n	8006fa0 <quorem+0xe8>
 8006fc0:	3c01      	subs	r4, #1
 8006fc2:	e7ea      	b.n	8006f9a <quorem+0xe2>
 8006fc4:	2000      	movs	r0, #0
 8006fc6:	e7ee      	b.n	8006fa6 <quorem+0xee>

08006fc8 <_dtoa_r>:
 8006fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fcc:	4614      	mov	r4, r2
 8006fce:	461d      	mov	r5, r3
 8006fd0:	69c7      	ldr	r7, [r0, #28]
 8006fd2:	b097      	sub	sp, #92	@ 0x5c
 8006fd4:	4683      	mov	fp, r0
 8006fd6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006fda:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006fdc:	b97f      	cbnz	r7, 8006ffe <_dtoa_r+0x36>
 8006fde:	2010      	movs	r0, #16
 8006fe0:	f000 fe02 	bl	8007be8 <malloc>
 8006fe4:	4602      	mov	r2, r0
 8006fe6:	f8cb 001c 	str.w	r0, [fp, #28]
 8006fea:	b920      	cbnz	r0, 8006ff6 <_dtoa_r+0x2e>
 8006fec:	21ef      	movs	r1, #239	@ 0xef
 8006fee:	4ba8      	ldr	r3, [pc, #672]	@ (8007290 <_dtoa_r+0x2c8>)
 8006ff0:	48a8      	ldr	r0, [pc, #672]	@ (8007294 <_dtoa_r+0x2cc>)
 8006ff2:	f002 fe1b 	bl	8009c2c <__assert_func>
 8006ff6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006ffa:	6007      	str	r7, [r0, #0]
 8006ffc:	60c7      	str	r7, [r0, #12]
 8006ffe:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007002:	6819      	ldr	r1, [r3, #0]
 8007004:	b159      	cbz	r1, 800701e <_dtoa_r+0x56>
 8007006:	685a      	ldr	r2, [r3, #4]
 8007008:	2301      	movs	r3, #1
 800700a:	4093      	lsls	r3, r2
 800700c:	604a      	str	r2, [r1, #4]
 800700e:	608b      	str	r3, [r1, #8]
 8007010:	4658      	mov	r0, fp
 8007012:	f000 fedf 	bl	8007dd4 <_Bfree>
 8007016:	2200      	movs	r2, #0
 8007018:	f8db 301c 	ldr.w	r3, [fp, #28]
 800701c:	601a      	str	r2, [r3, #0]
 800701e:	1e2b      	subs	r3, r5, #0
 8007020:	bfaf      	iteee	ge
 8007022:	2300      	movge	r3, #0
 8007024:	2201      	movlt	r2, #1
 8007026:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800702a:	9303      	strlt	r3, [sp, #12]
 800702c:	bfa8      	it	ge
 800702e:	6033      	strge	r3, [r6, #0]
 8007030:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007034:	4b98      	ldr	r3, [pc, #608]	@ (8007298 <_dtoa_r+0x2d0>)
 8007036:	bfb8      	it	lt
 8007038:	6032      	strlt	r2, [r6, #0]
 800703a:	ea33 0308 	bics.w	r3, r3, r8
 800703e:	d112      	bne.n	8007066 <_dtoa_r+0x9e>
 8007040:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007044:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007046:	6013      	str	r3, [r2, #0]
 8007048:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800704c:	4323      	orrs	r3, r4
 800704e:	f000 8550 	beq.w	8007af2 <_dtoa_r+0xb2a>
 8007052:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007054:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800729c <_dtoa_r+0x2d4>
 8007058:	2b00      	cmp	r3, #0
 800705a:	f000 8552 	beq.w	8007b02 <_dtoa_r+0xb3a>
 800705e:	f10a 0303 	add.w	r3, sl, #3
 8007062:	f000 bd4c 	b.w	8007afe <_dtoa_r+0xb36>
 8007066:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800706a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800706e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007072:	2200      	movs	r2, #0
 8007074:	2300      	movs	r3, #0
 8007076:	f7f9 fc97 	bl	80009a8 <__aeabi_dcmpeq>
 800707a:	4607      	mov	r7, r0
 800707c:	b158      	cbz	r0, 8007096 <_dtoa_r+0xce>
 800707e:	2301      	movs	r3, #1
 8007080:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007082:	6013      	str	r3, [r2, #0]
 8007084:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007086:	b113      	cbz	r3, 800708e <_dtoa_r+0xc6>
 8007088:	4b85      	ldr	r3, [pc, #532]	@ (80072a0 <_dtoa_r+0x2d8>)
 800708a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800708c:	6013      	str	r3, [r2, #0]
 800708e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80072a4 <_dtoa_r+0x2dc>
 8007092:	f000 bd36 	b.w	8007b02 <_dtoa_r+0xb3a>
 8007096:	ab14      	add	r3, sp, #80	@ 0x50
 8007098:	9301      	str	r3, [sp, #4]
 800709a:	ab15      	add	r3, sp, #84	@ 0x54
 800709c:	9300      	str	r3, [sp, #0]
 800709e:	4658      	mov	r0, fp
 80070a0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80070a4:	f001 fa30 	bl	8008508 <__d2b>
 80070a8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80070ac:	4681      	mov	r9, r0
 80070ae:	2e00      	cmp	r6, #0
 80070b0:	d077      	beq.n	80071a2 <_dtoa_r+0x1da>
 80070b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80070b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070b8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80070bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070c0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80070c4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80070c8:	9712      	str	r7, [sp, #72]	@ 0x48
 80070ca:	4619      	mov	r1, r3
 80070cc:	2200      	movs	r2, #0
 80070ce:	4b76      	ldr	r3, [pc, #472]	@ (80072a8 <_dtoa_r+0x2e0>)
 80070d0:	f7f9 f84a 	bl	8000168 <__aeabi_dsub>
 80070d4:	a368      	add	r3, pc, #416	@ (adr r3, 8007278 <_dtoa_r+0x2b0>)
 80070d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070da:	f7f9 f9fd 	bl	80004d8 <__aeabi_dmul>
 80070de:	a368      	add	r3, pc, #416	@ (adr r3, 8007280 <_dtoa_r+0x2b8>)
 80070e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070e4:	f7f9 f842 	bl	800016c <__adddf3>
 80070e8:	4604      	mov	r4, r0
 80070ea:	4630      	mov	r0, r6
 80070ec:	460d      	mov	r5, r1
 80070ee:	f7f9 f989 	bl	8000404 <__aeabi_i2d>
 80070f2:	a365      	add	r3, pc, #404	@ (adr r3, 8007288 <_dtoa_r+0x2c0>)
 80070f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f8:	f7f9 f9ee 	bl	80004d8 <__aeabi_dmul>
 80070fc:	4602      	mov	r2, r0
 80070fe:	460b      	mov	r3, r1
 8007100:	4620      	mov	r0, r4
 8007102:	4629      	mov	r1, r5
 8007104:	f7f9 f832 	bl	800016c <__adddf3>
 8007108:	4604      	mov	r4, r0
 800710a:	460d      	mov	r5, r1
 800710c:	f7f9 fc94 	bl	8000a38 <__aeabi_d2iz>
 8007110:	2200      	movs	r2, #0
 8007112:	4607      	mov	r7, r0
 8007114:	2300      	movs	r3, #0
 8007116:	4620      	mov	r0, r4
 8007118:	4629      	mov	r1, r5
 800711a:	f7f9 fc4f 	bl	80009bc <__aeabi_dcmplt>
 800711e:	b140      	cbz	r0, 8007132 <_dtoa_r+0x16a>
 8007120:	4638      	mov	r0, r7
 8007122:	f7f9 f96f 	bl	8000404 <__aeabi_i2d>
 8007126:	4622      	mov	r2, r4
 8007128:	462b      	mov	r3, r5
 800712a:	f7f9 fc3d 	bl	80009a8 <__aeabi_dcmpeq>
 800712e:	b900      	cbnz	r0, 8007132 <_dtoa_r+0x16a>
 8007130:	3f01      	subs	r7, #1
 8007132:	2f16      	cmp	r7, #22
 8007134:	d853      	bhi.n	80071de <_dtoa_r+0x216>
 8007136:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800713a:	4b5c      	ldr	r3, [pc, #368]	@ (80072ac <_dtoa_r+0x2e4>)
 800713c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007144:	f7f9 fc3a 	bl	80009bc <__aeabi_dcmplt>
 8007148:	2800      	cmp	r0, #0
 800714a:	d04a      	beq.n	80071e2 <_dtoa_r+0x21a>
 800714c:	2300      	movs	r3, #0
 800714e:	3f01      	subs	r7, #1
 8007150:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007152:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007154:	1b9b      	subs	r3, r3, r6
 8007156:	1e5a      	subs	r2, r3, #1
 8007158:	bf46      	itte	mi
 800715a:	f1c3 0801 	rsbmi	r8, r3, #1
 800715e:	2300      	movmi	r3, #0
 8007160:	f04f 0800 	movpl.w	r8, #0
 8007164:	9209      	str	r2, [sp, #36]	@ 0x24
 8007166:	bf48      	it	mi
 8007168:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800716a:	2f00      	cmp	r7, #0
 800716c:	db3b      	blt.n	80071e6 <_dtoa_r+0x21e>
 800716e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007170:	970e      	str	r7, [sp, #56]	@ 0x38
 8007172:	443b      	add	r3, r7
 8007174:	9309      	str	r3, [sp, #36]	@ 0x24
 8007176:	2300      	movs	r3, #0
 8007178:	930a      	str	r3, [sp, #40]	@ 0x28
 800717a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800717c:	2b09      	cmp	r3, #9
 800717e:	d866      	bhi.n	800724e <_dtoa_r+0x286>
 8007180:	2b05      	cmp	r3, #5
 8007182:	bfc4      	itt	gt
 8007184:	3b04      	subgt	r3, #4
 8007186:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007188:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800718a:	bfc8      	it	gt
 800718c:	2400      	movgt	r4, #0
 800718e:	f1a3 0302 	sub.w	r3, r3, #2
 8007192:	bfd8      	it	le
 8007194:	2401      	movle	r4, #1
 8007196:	2b03      	cmp	r3, #3
 8007198:	d864      	bhi.n	8007264 <_dtoa_r+0x29c>
 800719a:	e8df f003 	tbb	[pc, r3]
 800719e:	382b      	.short	0x382b
 80071a0:	5636      	.short	0x5636
 80071a2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80071a6:	441e      	add	r6, r3
 80071a8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80071ac:	2b20      	cmp	r3, #32
 80071ae:	bfc1      	itttt	gt
 80071b0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80071b4:	fa08 f803 	lslgt.w	r8, r8, r3
 80071b8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80071bc:	fa24 f303 	lsrgt.w	r3, r4, r3
 80071c0:	bfd6      	itet	le
 80071c2:	f1c3 0320 	rsble	r3, r3, #32
 80071c6:	ea48 0003 	orrgt.w	r0, r8, r3
 80071ca:	fa04 f003 	lslle.w	r0, r4, r3
 80071ce:	f7f9 f909 	bl	80003e4 <__aeabi_ui2d>
 80071d2:	2201      	movs	r2, #1
 80071d4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80071d8:	3e01      	subs	r6, #1
 80071da:	9212      	str	r2, [sp, #72]	@ 0x48
 80071dc:	e775      	b.n	80070ca <_dtoa_r+0x102>
 80071de:	2301      	movs	r3, #1
 80071e0:	e7b6      	b.n	8007150 <_dtoa_r+0x188>
 80071e2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80071e4:	e7b5      	b.n	8007152 <_dtoa_r+0x18a>
 80071e6:	427b      	negs	r3, r7
 80071e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80071ea:	2300      	movs	r3, #0
 80071ec:	eba8 0807 	sub.w	r8, r8, r7
 80071f0:	930e      	str	r3, [sp, #56]	@ 0x38
 80071f2:	e7c2      	b.n	800717a <_dtoa_r+0x1b2>
 80071f4:	2300      	movs	r3, #0
 80071f6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80071f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	dc35      	bgt.n	800726a <_dtoa_r+0x2a2>
 80071fe:	2301      	movs	r3, #1
 8007200:	461a      	mov	r2, r3
 8007202:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007206:	9221      	str	r2, [sp, #132]	@ 0x84
 8007208:	e00b      	b.n	8007222 <_dtoa_r+0x25a>
 800720a:	2301      	movs	r3, #1
 800720c:	e7f3      	b.n	80071f6 <_dtoa_r+0x22e>
 800720e:	2300      	movs	r3, #0
 8007210:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007212:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007214:	18fb      	adds	r3, r7, r3
 8007216:	9308      	str	r3, [sp, #32]
 8007218:	3301      	adds	r3, #1
 800721a:	2b01      	cmp	r3, #1
 800721c:	9307      	str	r3, [sp, #28]
 800721e:	bfb8      	it	lt
 8007220:	2301      	movlt	r3, #1
 8007222:	2100      	movs	r1, #0
 8007224:	2204      	movs	r2, #4
 8007226:	f8db 001c 	ldr.w	r0, [fp, #28]
 800722a:	f102 0514 	add.w	r5, r2, #20
 800722e:	429d      	cmp	r5, r3
 8007230:	d91f      	bls.n	8007272 <_dtoa_r+0x2aa>
 8007232:	6041      	str	r1, [r0, #4]
 8007234:	4658      	mov	r0, fp
 8007236:	f000 fd8d 	bl	8007d54 <_Balloc>
 800723a:	4682      	mov	sl, r0
 800723c:	2800      	cmp	r0, #0
 800723e:	d139      	bne.n	80072b4 <_dtoa_r+0x2ec>
 8007240:	4602      	mov	r2, r0
 8007242:	f240 11af 	movw	r1, #431	@ 0x1af
 8007246:	4b1a      	ldr	r3, [pc, #104]	@ (80072b0 <_dtoa_r+0x2e8>)
 8007248:	e6d2      	b.n	8006ff0 <_dtoa_r+0x28>
 800724a:	2301      	movs	r3, #1
 800724c:	e7e0      	b.n	8007210 <_dtoa_r+0x248>
 800724e:	2401      	movs	r4, #1
 8007250:	2300      	movs	r3, #0
 8007252:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007254:	9320      	str	r3, [sp, #128]	@ 0x80
 8007256:	f04f 33ff 	mov.w	r3, #4294967295
 800725a:	2200      	movs	r2, #0
 800725c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007260:	2312      	movs	r3, #18
 8007262:	e7d0      	b.n	8007206 <_dtoa_r+0x23e>
 8007264:	2301      	movs	r3, #1
 8007266:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007268:	e7f5      	b.n	8007256 <_dtoa_r+0x28e>
 800726a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800726c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007270:	e7d7      	b.n	8007222 <_dtoa_r+0x25a>
 8007272:	3101      	adds	r1, #1
 8007274:	0052      	lsls	r2, r2, #1
 8007276:	e7d8      	b.n	800722a <_dtoa_r+0x262>
 8007278:	636f4361 	.word	0x636f4361
 800727c:	3fd287a7 	.word	0x3fd287a7
 8007280:	8b60c8b3 	.word	0x8b60c8b3
 8007284:	3fc68a28 	.word	0x3fc68a28
 8007288:	509f79fb 	.word	0x509f79fb
 800728c:	3fd34413 	.word	0x3fd34413
 8007290:	0800adfc 	.word	0x0800adfc
 8007294:	0800ae13 	.word	0x0800ae13
 8007298:	7ff00000 	.word	0x7ff00000
 800729c:	0800adf8 	.word	0x0800adf8
 80072a0:	0800adc7 	.word	0x0800adc7
 80072a4:	0800adc6 	.word	0x0800adc6
 80072a8:	3ff80000 	.word	0x3ff80000
 80072ac:	0800af10 	.word	0x0800af10
 80072b0:	0800ae6b 	.word	0x0800ae6b
 80072b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80072b8:	6018      	str	r0, [r3, #0]
 80072ba:	9b07      	ldr	r3, [sp, #28]
 80072bc:	2b0e      	cmp	r3, #14
 80072be:	f200 80a4 	bhi.w	800740a <_dtoa_r+0x442>
 80072c2:	2c00      	cmp	r4, #0
 80072c4:	f000 80a1 	beq.w	800740a <_dtoa_r+0x442>
 80072c8:	2f00      	cmp	r7, #0
 80072ca:	dd33      	ble.n	8007334 <_dtoa_r+0x36c>
 80072cc:	4b86      	ldr	r3, [pc, #536]	@ (80074e8 <_dtoa_r+0x520>)
 80072ce:	f007 020f 	and.w	r2, r7, #15
 80072d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80072d6:	05f8      	lsls	r0, r7, #23
 80072d8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80072dc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80072e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80072e4:	d516      	bpl.n	8007314 <_dtoa_r+0x34c>
 80072e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072ea:	4b80      	ldr	r3, [pc, #512]	@ (80074ec <_dtoa_r+0x524>)
 80072ec:	2603      	movs	r6, #3
 80072ee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80072f2:	f7f9 fa1b 	bl	800072c <__aeabi_ddiv>
 80072f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072fa:	f004 040f 	and.w	r4, r4, #15
 80072fe:	4d7b      	ldr	r5, [pc, #492]	@ (80074ec <_dtoa_r+0x524>)
 8007300:	b954      	cbnz	r4, 8007318 <_dtoa_r+0x350>
 8007302:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007306:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800730a:	f7f9 fa0f 	bl	800072c <__aeabi_ddiv>
 800730e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007312:	e028      	b.n	8007366 <_dtoa_r+0x39e>
 8007314:	2602      	movs	r6, #2
 8007316:	e7f2      	b.n	80072fe <_dtoa_r+0x336>
 8007318:	07e1      	lsls	r1, r4, #31
 800731a:	d508      	bpl.n	800732e <_dtoa_r+0x366>
 800731c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007320:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007324:	f7f9 f8d8 	bl	80004d8 <__aeabi_dmul>
 8007328:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800732c:	3601      	adds	r6, #1
 800732e:	1064      	asrs	r4, r4, #1
 8007330:	3508      	adds	r5, #8
 8007332:	e7e5      	b.n	8007300 <_dtoa_r+0x338>
 8007334:	f000 80d2 	beq.w	80074dc <_dtoa_r+0x514>
 8007338:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800733c:	427c      	negs	r4, r7
 800733e:	4b6a      	ldr	r3, [pc, #424]	@ (80074e8 <_dtoa_r+0x520>)
 8007340:	f004 020f 	and.w	r2, r4, #15
 8007344:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800734c:	f7f9 f8c4 	bl	80004d8 <__aeabi_dmul>
 8007350:	2602      	movs	r6, #2
 8007352:	2300      	movs	r3, #0
 8007354:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007358:	4d64      	ldr	r5, [pc, #400]	@ (80074ec <_dtoa_r+0x524>)
 800735a:	1124      	asrs	r4, r4, #4
 800735c:	2c00      	cmp	r4, #0
 800735e:	f040 80b2 	bne.w	80074c6 <_dtoa_r+0x4fe>
 8007362:	2b00      	cmp	r3, #0
 8007364:	d1d3      	bne.n	800730e <_dtoa_r+0x346>
 8007366:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800736a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800736c:	2b00      	cmp	r3, #0
 800736e:	f000 80b7 	beq.w	80074e0 <_dtoa_r+0x518>
 8007372:	2200      	movs	r2, #0
 8007374:	4620      	mov	r0, r4
 8007376:	4629      	mov	r1, r5
 8007378:	4b5d      	ldr	r3, [pc, #372]	@ (80074f0 <_dtoa_r+0x528>)
 800737a:	f7f9 fb1f 	bl	80009bc <__aeabi_dcmplt>
 800737e:	2800      	cmp	r0, #0
 8007380:	f000 80ae 	beq.w	80074e0 <_dtoa_r+0x518>
 8007384:	9b07      	ldr	r3, [sp, #28]
 8007386:	2b00      	cmp	r3, #0
 8007388:	f000 80aa 	beq.w	80074e0 <_dtoa_r+0x518>
 800738c:	9b08      	ldr	r3, [sp, #32]
 800738e:	2b00      	cmp	r3, #0
 8007390:	dd37      	ble.n	8007402 <_dtoa_r+0x43a>
 8007392:	1e7b      	subs	r3, r7, #1
 8007394:	4620      	mov	r0, r4
 8007396:	9304      	str	r3, [sp, #16]
 8007398:	2200      	movs	r2, #0
 800739a:	4629      	mov	r1, r5
 800739c:	4b55      	ldr	r3, [pc, #340]	@ (80074f4 <_dtoa_r+0x52c>)
 800739e:	f7f9 f89b 	bl	80004d8 <__aeabi_dmul>
 80073a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073a6:	9c08      	ldr	r4, [sp, #32]
 80073a8:	3601      	adds	r6, #1
 80073aa:	4630      	mov	r0, r6
 80073ac:	f7f9 f82a 	bl	8000404 <__aeabi_i2d>
 80073b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80073b4:	f7f9 f890 	bl	80004d8 <__aeabi_dmul>
 80073b8:	2200      	movs	r2, #0
 80073ba:	4b4f      	ldr	r3, [pc, #316]	@ (80074f8 <_dtoa_r+0x530>)
 80073bc:	f7f8 fed6 	bl	800016c <__adddf3>
 80073c0:	4605      	mov	r5, r0
 80073c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80073c6:	2c00      	cmp	r4, #0
 80073c8:	f040 809a 	bne.w	8007500 <_dtoa_r+0x538>
 80073cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073d0:	2200      	movs	r2, #0
 80073d2:	4b4a      	ldr	r3, [pc, #296]	@ (80074fc <_dtoa_r+0x534>)
 80073d4:	f7f8 fec8 	bl	8000168 <__aeabi_dsub>
 80073d8:	4602      	mov	r2, r0
 80073da:	460b      	mov	r3, r1
 80073dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80073e0:	462a      	mov	r2, r5
 80073e2:	4633      	mov	r3, r6
 80073e4:	f7f9 fb08 	bl	80009f8 <__aeabi_dcmpgt>
 80073e8:	2800      	cmp	r0, #0
 80073ea:	f040 828e 	bne.w	800790a <_dtoa_r+0x942>
 80073ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073f2:	462a      	mov	r2, r5
 80073f4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80073f8:	f7f9 fae0 	bl	80009bc <__aeabi_dcmplt>
 80073fc:	2800      	cmp	r0, #0
 80073fe:	f040 8127 	bne.w	8007650 <_dtoa_r+0x688>
 8007402:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007406:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800740a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800740c:	2b00      	cmp	r3, #0
 800740e:	f2c0 8163 	blt.w	80076d8 <_dtoa_r+0x710>
 8007412:	2f0e      	cmp	r7, #14
 8007414:	f300 8160 	bgt.w	80076d8 <_dtoa_r+0x710>
 8007418:	4b33      	ldr	r3, [pc, #204]	@ (80074e8 <_dtoa_r+0x520>)
 800741a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800741e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007422:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007426:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007428:	2b00      	cmp	r3, #0
 800742a:	da03      	bge.n	8007434 <_dtoa_r+0x46c>
 800742c:	9b07      	ldr	r3, [sp, #28]
 800742e:	2b00      	cmp	r3, #0
 8007430:	f340 8100 	ble.w	8007634 <_dtoa_r+0x66c>
 8007434:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007438:	4656      	mov	r6, sl
 800743a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800743e:	4620      	mov	r0, r4
 8007440:	4629      	mov	r1, r5
 8007442:	f7f9 f973 	bl	800072c <__aeabi_ddiv>
 8007446:	f7f9 faf7 	bl	8000a38 <__aeabi_d2iz>
 800744a:	4680      	mov	r8, r0
 800744c:	f7f8 ffda 	bl	8000404 <__aeabi_i2d>
 8007450:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007454:	f7f9 f840 	bl	80004d8 <__aeabi_dmul>
 8007458:	4602      	mov	r2, r0
 800745a:	460b      	mov	r3, r1
 800745c:	4620      	mov	r0, r4
 800745e:	4629      	mov	r1, r5
 8007460:	f7f8 fe82 	bl	8000168 <__aeabi_dsub>
 8007464:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007468:	9d07      	ldr	r5, [sp, #28]
 800746a:	f806 4b01 	strb.w	r4, [r6], #1
 800746e:	eba6 040a 	sub.w	r4, r6, sl
 8007472:	42a5      	cmp	r5, r4
 8007474:	4602      	mov	r2, r0
 8007476:	460b      	mov	r3, r1
 8007478:	f040 8116 	bne.w	80076a8 <_dtoa_r+0x6e0>
 800747c:	f7f8 fe76 	bl	800016c <__adddf3>
 8007480:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007484:	4604      	mov	r4, r0
 8007486:	460d      	mov	r5, r1
 8007488:	f7f9 fab6 	bl	80009f8 <__aeabi_dcmpgt>
 800748c:	2800      	cmp	r0, #0
 800748e:	f040 80f8 	bne.w	8007682 <_dtoa_r+0x6ba>
 8007492:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007496:	4620      	mov	r0, r4
 8007498:	4629      	mov	r1, r5
 800749a:	f7f9 fa85 	bl	80009a8 <__aeabi_dcmpeq>
 800749e:	b118      	cbz	r0, 80074a8 <_dtoa_r+0x4e0>
 80074a0:	f018 0f01 	tst.w	r8, #1
 80074a4:	f040 80ed 	bne.w	8007682 <_dtoa_r+0x6ba>
 80074a8:	4649      	mov	r1, r9
 80074aa:	4658      	mov	r0, fp
 80074ac:	f000 fc92 	bl	8007dd4 <_Bfree>
 80074b0:	2300      	movs	r3, #0
 80074b2:	7033      	strb	r3, [r6, #0]
 80074b4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80074b6:	3701      	adds	r7, #1
 80074b8:	601f      	str	r7, [r3, #0]
 80074ba:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80074bc:	2b00      	cmp	r3, #0
 80074be:	f000 8320 	beq.w	8007b02 <_dtoa_r+0xb3a>
 80074c2:	601e      	str	r6, [r3, #0]
 80074c4:	e31d      	b.n	8007b02 <_dtoa_r+0xb3a>
 80074c6:	07e2      	lsls	r2, r4, #31
 80074c8:	d505      	bpl.n	80074d6 <_dtoa_r+0x50e>
 80074ca:	e9d5 2300 	ldrd	r2, r3, [r5]
 80074ce:	f7f9 f803 	bl	80004d8 <__aeabi_dmul>
 80074d2:	2301      	movs	r3, #1
 80074d4:	3601      	adds	r6, #1
 80074d6:	1064      	asrs	r4, r4, #1
 80074d8:	3508      	adds	r5, #8
 80074da:	e73f      	b.n	800735c <_dtoa_r+0x394>
 80074dc:	2602      	movs	r6, #2
 80074de:	e742      	b.n	8007366 <_dtoa_r+0x39e>
 80074e0:	9c07      	ldr	r4, [sp, #28]
 80074e2:	9704      	str	r7, [sp, #16]
 80074e4:	e761      	b.n	80073aa <_dtoa_r+0x3e2>
 80074e6:	bf00      	nop
 80074e8:	0800af10 	.word	0x0800af10
 80074ec:	0800aee8 	.word	0x0800aee8
 80074f0:	3ff00000 	.word	0x3ff00000
 80074f4:	40240000 	.word	0x40240000
 80074f8:	401c0000 	.word	0x401c0000
 80074fc:	40140000 	.word	0x40140000
 8007500:	4b70      	ldr	r3, [pc, #448]	@ (80076c4 <_dtoa_r+0x6fc>)
 8007502:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007504:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007508:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800750c:	4454      	add	r4, sl
 800750e:	2900      	cmp	r1, #0
 8007510:	d045      	beq.n	800759e <_dtoa_r+0x5d6>
 8007512:	2000      	movs	r0, #0
 8007514:	496c      	ldr	r1, [pc, #432]	@ (80076c8 <_dtoa_r+0x700>)
 8007516:	f7f9 f909 	bl	800072c <__aeabi_ddiv>
 800751a:	4633      	mov	r3, r6
 800751c:	462a      	mov	r2, r5
 800751e:	f7f8 fe23 	bl	8000168 <__aeabi_dsub>
 8007522:	4656      	mov	r6, sl
 8007524:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007528:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800752c:	f7f9 fa84 	bl	8000a38 <__aeabi_d2iz>
 8007530:	4605      	mov	r5, r0
 8007532:	f7f8 ff67 	bl	8000404 <__aeabi_i2d>
 8007536:	4602      	mov	r2, r0
 8007538:	460b      	mov	r3, r1
 800753a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800753e:	f7f8 fe13 	bl	8000168 <__aeabi_dsub>
 8007542:	4602      	mov	r2, r0
 8007544:	460b      	mov	r3, r1
 8007546:	3530      	adds	r5, #48	@ 0x30
 8007548:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800754c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007550:	f806 5b01 	strb.w	r5, [r6], #1
 8007554:	f7f9 fa32 	bl	80009bc <__aeabi_dcmplt>
 8007558:	2800      	cmp	r0, #0
 800755a:	d163      	bne.n	8007624 <_dtoa_r+0x65c>
 800755c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007560:	2000      	movs	r0, #0
 8007562:	495a      	ldr	r1, [pc, #360]	@ (80076cc <_dtoa_r+0x704>)
 8007564:	f7f8 fe00 	bl	8000168 <__aeabi_dsub>
 8007568:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800756c:	f7f9 fa26 	bl	80009bc <__aeabi_dcmplt>
 8007570:	2800      	cmp	r0, #0
 8007572:	f040 8087 	bne.w	8007684 <_dtoa_r+0x6bc>
 8007576:	42a6      	cmp	r6, r4
 8007578:	f43f af43 	beq.w	8007402 <_dtoa_r+0x43a>
 800757c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007580:	2200      	movs	r2, #0
 8007582:	4b53      	ldr	r3, [pc, #332]	@ (80076d0 <_dtoa_r+0x708>)
 8007584:	f7f8 ffa8 	bl	80004d8 <__aeabi_dmul>
 8007588:	2200      	movs	r2, #0
 800758a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800758e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007592:	4b4f      	ldr	r3, [pc, #316]	@ (80076d0 <_dtoa_r+0x708>)
 8007594:	f7f8 ffa0 	bl	80004d8 <__aeabi_dmul>
 8007598:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800759c:	e7c4      	b.n	8007528 <_dtoa_r+0x560>
 800759e:	4631      	mov	r1, r6
 80075a0:	4628      	mov	r0, r5
 80075a2:	f7f8 ff99 	bl	80004d8 <__aeabi_dmul>
 80075a6:	4656      	mov	r6, sl
 80075a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80075ac:	9413      	str	r4, [sp, #76]	@ 0x4c
 80075ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075b2:	f7f9 fa41 	bl	8000a38 <__aeabi_d2iz>
 80075b6:	4605      	mov	r5, r0
 80075b8:	f7f8 ff24 	bl	8000404 <__aeabi_i2d>
 80075bc:	4602      	mov	r2, r0
 80075be:	460b      	mov	r3, r1
 80075c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075c4:	f7f8 fdd0 	bl	8000168 <__aeabi_dsub>
 80075c8:	4602      	mov	r2, r0
 80075ca:	460b      	mov	r3, r1
 80075cc:	3530      	adds	r5, #48	@ 0x30
 80075ce:	f806 5b01 	strb.w	r5, [r6], #1
 80075d2:	42a6      	cmp	r6, r4
 80075d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80075d8:	f04f 0200 	mov.w	r2, #0
 80075dc:	d124      	bne.n	8007628 <_dtoa_r+0x660>
 80075de:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80075e2:	4b39      	ldr	r3, [pc, #228]	@ (80076c8 <_dtoa_r+0x700>)
 80075e4:	f7f8 fdc2 	bl	800016c <__adddf3>
 80075e8:	4602      	mov	r2, r0
 80075ea:	460b      	mov	r3, r1
 80075ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075f0:	f7f9 fa02 	bl	80009f8 <__aeabi_dcmpgt>
 80075f4:	2800      	cmp	r0, #0
 80075f6:	d145      	bne.n	8007684 <_dtoa_r+0x6bc>
 80075f8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80075fc:	2000      	movs	r0, #0
 80075fe:	4932      	ldr	r1, [pc, #200]	@ (80076c8 <_dtoa_r+0x700>)
 8007600:	f7f8 fdb2 	bl	8000168 <__aeabi_dsub>
 8007604:	4602      	mov	r2, r0
 8007606:	460b      	mov	r3, r1
 8007608:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800760c:	f7f9 f9d6 	bl	80009bc <__aeabi_dcmplt>
 8007610:	2800      	cmp	r0, #0
 8007612:	f43f aef6 	beq.w	8007402 <_dtoa_r+0x43a>
 8007616:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007618:	1e73      	subs	r3, r6, #1
 800761a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800761c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007620:	2b30      	cmp	r3, #48	@ 0x30
 8007622:	d0f8      	beq.n	8007616 <_dtoa_r+0x64e>
 8007624:	9f04      	ldr	r7, [sp, #16]
 8007626:	e73f      	b.n	80074a8 <_dtoa_r+0x4e0>
 8007628:	4b29      	ldr	r3, [pc, #164]	@ (80076d0 <_dtoa_r+0x708>)
 800762a:	f7f8 ff55 	bl	80004d8 <__aeabi_dmul>
 800762e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007632:	e7bc      	b.n	80075ae <_dtoa_r+0x5e6>
 8007634:	d10c      	bne.n	8007650 <_dtoa_r+0x688>
 8007636:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800763a:	2200      	movs	r2, #0
 800763c:	4b25      	ldr	r3, [pc, #148]	@ (80076d4 <_dtoa_r+0x70c>)
 800763e:	f7f8 ff4b 	bl	80004d8 <__aeabi_dmul>
 8007642:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007646:	f7f9 f9cd 	bl	80009e4 <__aeabi_dcmpge>
 800764a:	2800      	cmp	r0, #0
 800764c:	f000 815b 	beq.w	8007906 <_dtoa_r+0x93e>
 8007650:	2400      	movs	r4, #0
 8007652:	4625      	mov	r5, r4
 8007654:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007656:	4656      	mov	r6, sl
 8007658:	43db      	mvns	r3, r3
 800765a:	9304      	str	r3, [sp, #16]
 800765c:	2700      	movs	r7, #0
 800765e:	4621      	mov	r1, r4
 8007660:	4658      	mov	r0, fp
 8007662:	f000 fbb7 	bl	8007dd4 <_Bfree>
 8007666:	2d00      	cmp	r5, #0
 8007668:	d0dc      	beq.n	8007624 <_dtoa_r+0x65c>
 800766a:	b12f      	cbz	r7, 8007678 <_dtoa_r+0x6b0>
 800766c:	42af      	cmp	r7, r5
 800766e:	d003      	beq.n	8007678 <_dtoa_r+0x6b0>
 8007670:	4639      	mov	r1, r7
 8007672:	4658      	mov	r0, fp
 8007674:	f000 fbae 	bl	8007dd4 <_Bfree>
 8007678:	4629      	mov	r1, r5
 800767a:	4658      	mov	r0, fp
 800767c:	f000 fbaa 	bl	8007dd4 <_Bfree>
 8007680:	e7d0      	b.n	8007624 <_dtoa_r+0x65c>
 8007682:	9704      	str	r7, [sp, #16]
 8007684:	4633      	mov	r3, r6
 8007686:	461e      	mov	r6, r3
 8007688:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800768c:	2a39      	cmp	r2, #57	@ 0x39
 800768e:	d107      	bne.n	80076a0 <_dtoa_r+0x6d8>
 8007690:	459a      	cmp	sl, r3
 8007692:	d1f8      	bne.n	8007686 <_dtoa_r+0x6be>
 8007694:	9a04      	ldr	r2, [sp, #16]
 8007696:	3201      	adds	r2, #1
 8007698:	9204      	str	r2, [sp, #16]
 800769a:	2230      	movs	r2, #48	@ 0x30
 800769c:	f88a 2000 	strb.w	r2, [sl]
 80076a0:	781a      	ldrb	r2, [r3, #0]
 80076a2:	3201      	adds	r2, #1
 80076a4:	701a      	strb	r2, [r3, #0]
 80076a6:	e7bd      	b.n	8007624 <_dtoa_r+0x65c>
 80076a8:	2200      	movs	r2, #0
 80076aa:	4b09      	ldr	r3, [pc, #36]	@ (80076d0 <_dtoa_r+0x708>)
 80076ac:	f7f8 ff14 	bl	80004d8 <__aeabi_dmul>
 80076b0:	2200      	movs	r2, #0
 80076b2:	2300      	movs	r3, #0
 80076b4:	4604      	mov	r4, r0
 80076b6:	460d      	mov	r5, r1
 80076b8:	f7f9 f976 	bl	80009a8 <__aeabi_dcmpeq>
 80076bc:	2800      	cmp	r0, #0
 80076be:	f43f aebc 	beq.w	800743a <_dtoa_r+0x472>
 80076c2:	e6f1      	b.n	80074a8 <_dtoa_r+0x4e0>
 80076c4:	0800af10 	.word	0x0800af10
 80076c8:	3fe00000 	.word	0x3fe00000
 80076cc:	3ff00000 	.word	0x3ff00000
 80076d0:	40240000 	.word	0x40240000
 80076d4:	40140000 	.word	0x40140000
 80076d8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80076da:	2a00      	cmp	r2, #0
 80076dc:	f000 80db 	beq.w	8007896 <_dtoa_r+0x8ce>
 80076e0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80076e2:	2a01      	cmp	r2, #1
 80076e4:	f300 80bf 	bgt.w	8007866 <_dtoa_r+0x89e>
 80076e8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80076ea:	2a00      	cmp	r2, #0
 80076ec:	f000 80b7 	beq.w	800785e <_dtoa_r+0x896>
 80076f0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80076f4:	4646      	mov	r6, r8
 80076f6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80076f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076fa:	2101      	movs	r1, #1
 80076fc:	441a      	add	r2, r3
 80076fe:	4658      	mov	r0, fp
 8007700:	4498      	add	r8, r3
 8007702:	9209      	str	r2, [sp, #36]	@ 0x24
 8007704:	f000 fc64 	bl	8007fd0 <__i2b>
 8007708:	4605      	mov	r5, r0
 800770a:	b15e      	cbz	r6, 8007724 <_dtoa_r+0x75c>
 800770c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800770e:	2b00      	cmp	r3, #0
 8007710:	dd08      	ble.n	8007724 <_dtoa_r+0x75c>
 8007712:	42b3      	cmp	r3, r6
 8007714:	bfa8      	it	ge
 8007716:	4633      	movge	r3, r6
 8007718:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800771a:	eba8 0803 	sub.w	r8, r8, r3
 800771e:	1af6      	subs	r6, r6, r3
 8007720:	1ad3      	subs	r3, r2, r3
 8007722:	9309      	str	r3, [sp, #36]	@ 0x24
 8007724:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007726:	b1f3      	cbz	r3, 8007766 <_dtoa_r+0x79e>
 8007728:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800772a:	2b00      	cmp	r3, #0
 800772c:	f000 80b7 	beq.w	800789e <_dtoa_r+0x8d6>
 8007730:	b18c      	cbz	r4, 8007756 <_dtoa_r+0x78e>
 8007732:	4629      	mov	r1, r5
 8007734:	4622      	mov	r2, r4
 8007736:	4658      	mov	r0, fp
 8007738:	f000 fd08 	bl	800814c <__pow5mult>
 800773c:	464a      	mov	r2, r9
 800773e:	4601      	mov	r1, r0
 8007740:	4605      	mov	r5, r0
 8007742:	4658      	mov	r0, fp
 8007744:	f000 fc5a 	bl	8007ffc <__multiply>
 8007748:	4649      	mov	r1, r9
 800774a:	9004      	str	r0, [sp, #16]
 800774c:	4658      	mov	r0, fp
 800774e:	f000 fb41 	bl	8007dd4 <_Bfree>
 8007752:	9b04      	ldr	r3, [sp, #16]
 8007754:	4699      	mov	r9, r3
 8007756:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007758:	1b1a      	subs	r2, r3, r4
 800775a:	d004      	beq.n	8007766 <_dtoa_r+0x79e>
 800775c:	4649      	mov	r1, r9
 800775e:	4658      	mov	r0, fp
 8007760:	f000 fcf4 	bl	800814c <__pow5mult>
 8007764:	4681      	mov	r9, r0
 8007766:	2101      	movs	r1, #1
 8007768:	4658      	mov	r0, fp
 800776a:	f000 fc31 	bl	8007fd0 <__i2b>
 800776e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007770:	4604      	mov	r4, r0
 8007772:	2b00      	cmp	r3, #0
 8007774:	f000 81c9 	beq.w	8007b0a <_dtoa_r+0xb42>
 8007778:	461a      	mov	r2, r3
 800777a:	4601      	mov	r1, r0
 800777c:	4658      	mov	r0, fp
 800777e:	f000 fce5 	bl	800814c <__pow5mult>
 8007782:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007784:	4604      	mov	r4, r0
 8007786:	2b01      	cmp	r3, #1
 8007788:	f300 808f 	bgt.w	80078aa <_dtoa_r+0x8e2>
 800778c:	9b02      	ldr	r3, [sp, #8]
 800778e:	2b00      	cmp	r3, #0
 8007790:	f040 8087 	bne.w	80078a2 <_dtoa_r+0x8da>
 8007794:	9b03      	ldr	r3, [sp, #12]
 8007796:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800779a:	2b00      	cmp	r3, #0
 800779c:	f040 8083 	bne.w	80078a6 <_dtoa_r+0x8de>
 80077a0:	9b03      	ldr	r3, [sp, #12]
 80077a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80077a6:	0d1b      	lsrs	r3, r3, #20
 80077a8:	051b      	lsls	r3, r3, #20
 80077aa:	b12b      	cbz	r3, 80077b8 <_dtoa_r+0x7f0>
 80077ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077ae:	f108 0801 	add.w	r8, r8, #1
 80077b2:	3301      	adds	r3, #1
 80077b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80077b6:	2301      	movs	r3, #1
 80077b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80077ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077bc:	2b00      	cmp	r3, #0
 80077be:	f000 81aa 	beq.w	8007b16 <_dtoa_r+0xb4e>
 80077c2:	6923      	ldr	r3, [r4, #16]
 80077c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80077c8:	6918      	ldr	r0, [r3, #16]
 80077ca:	f000 fbb5 	bl	8007f38 <__hi0bits>
 80077ce:	f1c0 0020 	rsb	r0, r0, #32
 80077d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077d4:	4418      	add	r0, r3
 80077d6:	f010 001f 	ands.w	r0, r0, #31
 80077da:	d071      	beq.n	80078c0 <_dtoa_r+0x8f8>
 80077dc:	f1c0 0320 	rsb	r3, r0, #32
 80077e0:	2b04      	cmp	r3, #4
 80077e2:	dd65      	ble.n	80078b0 <_dtoa_r+0x8e8>
 80077e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077e6:	f1c0 001c 	rsb	r0, r0, #28
 80077ea:	4403      	add	r3, r0
 80077ec:	4480      	add	r8, r0
 80077ee:	4406      	add	r6, r0
 80077f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80077f2:	f1b8 0f00 	cmp.w	r8, #0
 80077f6:	dd05      	ble.n	8007804 <_dtoa_r+0x83c>
 80077f8:	4649      	mov	r1, r9
 80077fa:	4642      	mov	r2, r8
 80077fc:	4658      	mov	r0, fp
 80077fe:	f000 fcff 	bl	8008200 <__lshift>
 8007802:	4681      	mov	r9, r0
 8007804:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007806:	2b00      	cmp	r3, #0
 8007808:	dd05      	ble.n	8007816 <_dtoa_r+0x84e>
 800780a:	4621      	mov	r1, r4
 800780c:	461a      	mov	r2, r3
 800780e:	4658      	mov	r0, fp
 8007810:	f000 fcf6 	bl	8008200 <__lshift>
 8007814:	4604      	mov	r4, r0
 8007816:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007818:	2b00      	cmp	r3, #0
 800781a:	d053      	beq.n	80078c4 <_dtoa_r+0x8fc>
 800781c:	4621      	mov	r1, r4
 800781e:	4648      	mov	r0, r9
 8007820:	f000 fd5a 	bl	80082d8 <__mcmp>
 8007824:	2800      	cmp	r0, #0
 8007826:	da4d      	bge.n	80078c4 <_dtoa_r+0x8fc>
 8007828:	1e7b      	subs	r3, r7, #1
 800782a:	4649      	mov	r1, r9
 800782c:	9304      	str	r3, [sp, #16]
 800782e:	220a      	movs	r2, #10
 8007830:	2300      	movs	r3, #0
 8007832:	4658      	mov	r0, fp
 8007834:	f000 faf0 	bl	8007e18 <__multadd>
 8007838:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800783a:	4681      	mov	r9, r0
 800783c:	2b00      	cmp	r3, #0
 800783e:	f000 816c 	beq.w	8007b1a <_dtoa_r+0xb52>
 8007842:	2300      	movs	r3, #0
 8007844:	4629      	mov	r1, r5
 8007846:	220a      	movs	r2, #10
 8007848:	4658      	mov	r0, fp
 800784a:	f000 fae5 	bl	8007e18 <__multadd>
 800784e:	9b08      	ldr	r3, [sp, #32]
 8007850:	4605      	mov	r5, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	dc61      	bgt.n	800791a <_dtoa_r+0x952>
 8007856:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007858:	2b02      	cmp	r3, #2
 800785a:	dc3b      	bgt.n	80078d4 <_dtoa_r+0x90c>
 800785c:	e05d      	b.n	800791a <_dtoa_r+0x952>
 800785e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007860:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007864:	e746      	b.n	80076f4 <_dtoa_r+0x72c>
 8007866:	9b07      	ldr	r3, [sp, #28]
 8007868:	1e5c      	subs	r4, r3, #1
 800786a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800786c:	42a3      	cmp	r3, r4
 800786e:	bfbf      	itttt	lt
 8007870:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007872:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8007874:	1ae3      	sublt	r3, r4, r3
 8007876:	18d2      	addlt	r2, r2, r3
 8007878:	bfa8      	it	ge
 800787a:	1b1c      	subge	r4, r3, r4
 800787c:	9b07      	ldr	r3, [sp, #28]
 800787e:	bfbe      	ittt	lt
 8007880:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007882:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8007884:	2400      	movlt	r4, #0
 8007886:	2b00      	cmp	r3, #0
 8007888:	bfb5      	itete	lt
 800788a:	eba8 0603 	sublt.w	r6, r8, r3
 800788e:	4646      	movge	r6, r8
 8007890:	2300      	movlt	r3, #0
 8007892:	9b07      	ldrge	r3, [sp, #28]
 8007894:	e730      	b.n	80076f8 <_dtoa_r+0x730>
 8007896:	4646      	mov	r6, r8
 8007898:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800789a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800789c:	e735      	b.n	800770a <_dtoa_r+0x742>
 800789e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80078a0:	e75c      	b.n	800775c <_dtoa_r+0x794>
 80078a2:	2300      	movs	r3, #0
 80078a4:	e788      	b.n	80077b8 <_dtoa_r+0x7f0>
 80078a6:	9b02      	ldr	r3, [sp, #8]
 80078a8:	e786      	b.n	80077b8 <_dtoa_r+0x7f0>
 80078aa:	2300      	movs	r3, #0
 80078ac:	930a      	str	r3, [sp, #40]	@ 0x28
 80078ae:	e788      	b.n	80077c2 <_dtoa_r+0x7fa>
 80078b0:	d09f      	beq.n	80077f2 <_dtoa_r+0x82a>
 80078b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078b4:	331c      	adds	r3, #28
 80078b6:	441a      	add	r2, r3
 80078b8:	4498      	add	r8, r3
 80078ba:	441e      	add	r6, r3
 80078bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80078be:	e798      	b.n	80077f2 <_dtoa_r+0x82a>
 80078c0:	4603      	mov	r3, r0
 80078c2:	e7f6      	b.n	80078b2 <_dtoa_r+0x8ea>
 80078c4:	9b07      	ldr	r3, [sp, #28]
 80078c6:	9704      	str	r7, [sp, #16]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	dc20      	bgt.n	800790e <_dtoa_r+0x946>
 80078cc:	9308      	str	r3, [sp, #32]
 80078ce:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80078d0:	2b02      	cmp	r3, #2
 80078d2:	dd1e      	ble.n	8007912 <_dtoa_r+0x94a>
 80078d4:	9b08      	ldr	r3, [sp, #32]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	f47f aebc 	bne.w	8007654 <_dtoa_r+0x68c>
 80078dc:	4621      	mov	r1, r4
 80078de:	2205      	movs	r2, #5
 80078e0:	4658      	mov	r0, fp
 80078e2:	f000 fa99 	bl	8007e18 <__multadd>
 80078e6:	4601      	mov	r1, r0
 80078e8:	4604      	mov	r4, r0
 80078ea:	4648      	mov	r0, r9
 80078ec:	f000 fcf4 	bl	80082d8 <__mcmp>
 80078f0:	2800      	cmp	r0, #0
 80078f2:	f77f aeaf 	ble.w	8007654 <_dtoa_r+0x68c>
 80078f6:	2331      	movs	r3, #49	@ 0x31
 80078f8:	4656      	mov	r6, sl
 80078fa:	f806 3b01 	strb.w	r3, [r6], #1
 80078fe:	9b04      	ldr	r3, [sp, #16]
 8007900:	3301      	adds	r3, #1
 8007902:	9304      	str	r3, [sp, #16]
 8007904:	e6aa      	b.n	800765c <_dtoa_r+0x694>
 8007906:	9c07      	ldr	r4, [sp, #28]
 8007908:	9704      	str	r7, [sp, #16]
 800790a:	4625      	mov	r5, r4
 800790c:	e7f3      	b.n	80078f6 <_dtoa_r+0x92e>
 800790e:	9b07      	ldr	r3, [sp, #28]
 8007910:	9308      	str	r3, [sp, #32]
 8007912:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007914:	2b00      	cmp	r3, #0
 8007916:	f000 8104 	beq.w	8007b22 <_dtoa_r+0xb5a>
 800791a:	2e00      	cmp	r6, #0
 800791c:	dd05      	ble.n	800792a <_dtoa_r+0x962>
 800791e:	4629      	mov	r1, r5
 8007920:	4632      	mov	r2, r6
 8007922:	4658      	mov	r0, fp
 8007924:	f000 fc6c 	bl	8008200 <__lshift>
 8007928:	4605      	mov	r5, r0
 800792a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800792c:	2b00      	cmp	r3, #0
 800792e:	d05a      	beq.n	80079e6 <_dtoa_r+0xa1e>
 8007930:	4658      	mov	r0, fp
 8007932:	6869      	ldr	r1, [r5, #4]
 8007934:	f000 fa0e 	bl	8007d54 <_Balloc>
 8007938:	4606      	mov	r6, r0
 800793a:	b928      	cbnz	r0, 8007948 <_dtoa_r+0x980>
 800793c:	4602      	mov	r2, r0
 800793e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007942:	4b83      	ldr	r3, [pc, #524]	@ (8007b50 <_dtoa_r+0xb88>)
 8007944:	f7ff bb54 	b.w	8006ff0 <_dtoa_r+0x28>
 8007948:	692a      	ldr	r2, [r5, #16]
 800794a:	f105 010c 	add.w	r1, r5, #12
 800794e:	3202      	adds	r2, #2
 8007950:	0092      	lsls	r2, r2, #2
 8007952:	300c      	adds	r0, #12
 8007954:	f002 f956 	bl	8009c04 <memcpy>
 8007958:	2201      	movs	r2, #1
 800795a:	4631      	mov	r1, r6
 800795c:	4658      	mov	r0, fp
 800795e:	f000 fc4f 	bl	8008200 <__lshift>
 8007962:	462f      	mov	r7, r5
 8007964:	4605      	mov	r5, r0
 8007966:	f10a 0301 	add.w	r3, sl, #1
 800796a:	9307      	str	r3, [sp, #28]
 800796c:	9b08      	ldr	r3, [sp, #32]
 800796e:	4453      	add	r3, sl
 8007970:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007972:	9b02      	ldr	r3, [sp, #8]
 8007974:	f003 0301 	and.w	r3, r3, #1
 8007978:	930a      	str	r3, [sp, #40]	@ 0x28
 800797a:	9b07      	ldr	r3, [sp, #28]
 800797c:	4621      	mov	r1, r4
 800797e:	3b01      	subs	r3, #1
 8007980:	4648      	mov	r0, r9
 8007982:	9302      	str	r3, [sp, #8]
 8007984:	f7ff fa98 	bl	8006eb8 <quorem>
 8007988:	4639      	mov	r1, r7
 800798a:	9008      	str	r0, [sp, #32]
 800798c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007990:	4648      	mov	r0, r9
 8007992:	f000 fca1 	bl	80082d8 <__mcmp>
 8007996:	462a      	mov	r2, r5
 8007998:	9009      	str	r0, [sp, #36]	@ 0x24
 800799a:	4621      	mov	r1, r4
 800799c:	4658      	mov	r0, fp
 800799e:	f000 fcb7 	bl	8008310 <__mdiff>
 80079a2:	68c2      	ldr	r2, [r0, #12]
 80079a4:	4606      	mov	r6, r0
 80079a6:	bb02      	cbnz	r2, 80079ea <_dtoa_r+0xa22>
 80079a8:	4601      	mov	r1, r0
 80079aa:	4648      	mov	r0, r9
 80079ac:	f000 fc94 	bl	80082d8 <__mcmp>
 80079b0:	4602      	mov	r2, r0
 80079b2:	4631      	mov	r1, r6
 80079b4:	4658      	mov	r0, fp
 80079b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80079b8:	f000 fa0c 	bl	8007dd4 <_Bfree>
 80079bc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80079be:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80079c0:	9e07      	ldr	r6, [sp, #28]
 80079c2:	ea43 0102 	orr.w	r1, r3, r2
 80079c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079c8:	4319      	orrs	r1, r3
 80079ca:	d110      	bne.n	80079ee <_dtoa_r+0xa26>
 80079cc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80079d0:	d029      	beq.n	8007a26 <_dtoa_r+0xa5e>
 80079d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	dd02      	ble.n	80079de <_dtoa_r+0xa16>
 80079d8:	9b08      	ldr	r3, [sp, #32]
 80079da:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80079de:	9b02      	ldr	r3, [sp, #8]
 80079e0:	f883 8000 	strb.w	r8, [r3]
 80079e4:	e63b      	b.n	800765e <_dtoa_r+0x696>
 80079e6:	4628      	mov	r0, r5
 80079e8:	e7bb      	b.n	8007962 <_dtoa_r+0x99a>
 80079ea:	2201      	movs	r2, #1
 80079ec:	e7e1      	b.n	80079b2 <_dtoa_r+0x9ea>
 80079ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	db04      	blt.n	80079fe <_dtoa_r+0xa36>
 80079f4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80079f6:	430b      	orrs	r3, r1
 80079f8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80079fa:	430b      	orrs	r3, r1
 80079fc:	d120      	bne.n	8007a40 <_dtoa_r+0xa78>
 80079fe:	2a00      	cmp	r2, #0
 8007a00:	dded      	ble.n	80079de <_dtoa_r+0xa16>
 8007a02:	4649      	mov	r1, r9
 8007a04:	2201      	movs	r2, #1
 8007a06:	4658      	mov	r0, fp
 8007a08:	f000 fbfa 	bl	8008200 <__lshift>
 8007a0c:	4621      	mov	r1, r4
 8007a0e:	4681      	mov	r9, r0
 8007a10:	f000 fc62 	bl	80082d8 <__mcmp>
 8007a14:	2800      	cmp	r0, #0
 8007a16:	dc03      	bgt.n	8007a20 <_dtoa_r+0xa58>
 8007a18:	d1e1      	bne.n	80079de <_dtoa_r+0xa16>
 8007a1a:	f018 0f01 	tst.w	r8, #1
 8007a1e:	d0de      	beq.n	80079de <_dtoa_r+0xa16>
 8007a20:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007a24:	d1d8      	bne.n	80079d8 <_dtoa_r+0xa10>
 8007a26:	2339      	movs	r3, #57	@ 0x39
 8007a28:	9a02      	ldr	r2, [sp, #8]
 8007a2a:	7013      	strb	r3, [r2, #0]
 8007a2c:	4633      	mov	r3, r6
 8007a2e:	461e      	mov	r6, r3
 8007a30:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007a34:	3b01      	subs	r3, #1
 8007a36:	2a39      	cmp	r2, #57	@ 0x39
 8007a38:	d052      	beq.n	8007ae0 <_dtoa_r+0xb18>
 8007a3a:	3201      	adds	r2, #1
 8007a3c:	701a      	strb	r2, [r3, #0]
 8007a3e:	e60e      	b.n	800765e <_dtoa_r+0x696>
 8007a40:	2a00      	cmp	r2, #0
 8007a42:	dd07      	ble.n	8007a54 <_dtoa_r+0xa8c>
 8007a44:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007a48:	d0ed      	beq.n	8007a26 <_dtoa_r+0xa5e>
 8007a4a:	9a02      	ldr	r2, [sp, #8]
 8007a4c:	f108 0301 	add.w	r3, r8, #1
 8007a50:	7013      	strb	r3, [r2, #0]
 8007a52:	e604      	b.n	800765e <_dtoa_r+0x696>
 8007a54:	9b07      	ldr	r3, [sp, #28]
 8007a56:	9a07      	ldr	r2, [sp, #28]
 8007a58:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007a5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d028      	beq.n	8007ab4 <_dtoa_r+0xaec>
 8007a62:	4649      	mov	r1, r9
 8007a64:	2300      	movs	r3, #0
 8007a66:	220a      	movs	r2, #10
 8007a68:	4658      	mov	r0, fp
 8007a6a:	f000 f9d5 	bl	8007e18 <__multadd>
 8007a6e:	42af      	cmp	r7, r5
 8007a70:	4681      	mov	r9, r0
 8007a72:	f04f 0300 	mov.w	r3, #0
 8007a76:	f04f 020a 	mov.w	r2, #10
 8007a7a:	4639      	mov	r1, r7
 8007a7c:	4658      	mov	r0, fp
 8007a7e:	d107      	bne.n	8007a90 <_dtoa_r+0xac8>
 8007a80:	f000 f9ca 	bl	8007e18 <__multadd>
 8007a84:	4607      	mov	r7, r0
 8007a86:	4605      	mov	r5, r0
 8007a88:	9b07      	ldr	r3, [sp, #28]
 8007a8a:	3301      	adds	r3, #1
 8007a8c:	9307      	str	r3, [sp, #28]
 8007a8e:	e774      	b.n	800797a <_dtoa_r+0x9b2>
 8007a90:	f000 f9c2 	bl	8007e18 <__multadd>
 8007a94:	4629      	mov	r1, r5
 8007a96:	4607      	mov	r7, r0
 8007a98:	2300      	movs	r3, #0
 8007a9a:	220a      	movs	r2, #10
 8007a9c:	4658      	mov	r0, fp
 8007a9e:	f000 f9bb 	bl	8007e18 <__multadd>
 8007aa2:	4605      	mov	r5, r0
 8007aa4:	e7f0      	b.n	8007a88 <_dtoa_r+0xac0>
 8007aa6:	9b08      	ldr	r3, [sp, #32]
 8007aa8:	2700      	movs	r7, #0
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	bfcc      	ite	gt
 8007aae:	461e      	movgt	r6, r3
 8007ab0:	2601      	movle	r6, #1
 8007ab2:	4456      	add	r6, sl
 8007ab4:	4649      	mov	r1, r9
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	4658      	mov	r0, fp
 8007aba:	f000 fba1 	bl	8008200 <__lshift>
 8007abe:	4621      	mov	r1, r4
 8007ac0:	4681      	mov	r9, r0
 8007ac2:	f000 fc09 	bl	80082d8 <__mcmp>
 8007ac6:	2800      	cmp	r0, #0
 8007ac8:	dcb0      	bgt.n	8007a2c <_dtoa_r+0xa64>
 8007aca:	d102      	bne.n	8007ad2 <_dtoa_r+0xb0a>
 8007acc:	f018 0f01 	tst.w	r8, #1
 8007ad0:	d1ac      	bne.n	8007a2c <_dtoa_r+0xa64>
 8007ad2:	4633      	mov	r3, r6
 8007ad4:	461e      	mov	r6, r3
 8007ad6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ada:	2a30      	cmp	r2, #48	@ 0x30
 8007adc:	d0fa      	beq.n	8007ad4 <_dtoa_r+0xb0c>
 8007ade:	e5be      	b.n	800765e <_dtoa_r+0x696>
 8007ae0:	459a      	cmp	sl, r3
 8007ae2:	d1a4      	bne.n	8007a2e <_dtoa_r+0xa66>
 8007ae4:	9b04      	ldr	r3, [sp, #16]
 8007ae6:	3301      	adds	r3, #1
 8007ae8:	9304      	str	r3, [sp, #16]
 8007aea:	2331      	movs	r3, #49	@ 0x31
 8007aec:	f88a 3000 	strb.w	r3, [sl]
 8007af0:	e5b5      	b.n	800765e <_dtoa_r+0x696>
 8007af2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007af4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007b54 <_dtoa_r+0xb8c>
 8007af8:	b11b      	cbz	r3, 8007b02 <_dtoa_r+0xb3a>
 8007afa:	f10a 0308 	add.w	r3, sl, #8
 8007afe:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007b00:	6013      	str	r3, [r2, #0]
 8007b02:	4650      	mov	r0, sl
 8007b04:	b017      	add	sp, #92	@ 0x5c
 8007b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b0a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	f77f ae3d 	ble.w	800778c <_dtoa_r+0x7c4>
 8007b12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b14:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b16:	2001      	movs	r0, #1
 8007b18:	e65b      	b.n	80077d2 <_dtoa_r+0x80a>
 8007b1a:	9b08      	ldr	r3, [sp, #32]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	f77f aed6 	ble.w	80078ce <_dtoa_r+0x906>
 8007b22:	4656      	mov	r6, sl
 8007b24:	4621      	mov	r1, r4
 8007b26:	4648      	mov	r0, r9
 8007b28:	f7ff f9c6 	bl	8006eb8 <quorem>
 8007b2c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007b30:	9b08      	ldr	r3, [sp, #32]
 8007b32:	f806 8b01 	strb.w	r8, [r6], #1
 8007b36:	eba6 020a 	sub.w	r2, r6, sl
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	ddb3      	ble.n	8007aa6 <_dtoa_r+0xade>
 8007b3e:	4649      	mov	r1, r9
 8007b40:	2300      	movs	r3, #0
 8007b42:	220a      	movs	r2, #10
 8007b44:	4658      	mov	r0, fp
 8007b46:	f000 f967 	bl	8007e18 <__multadd>
 8007b4a:	4681      	mov	r9, r0
 8007b4c:	e7ea      	b.n	8007b24 <_dtoa_r+0xb5c>
 8007b4e:	bf00      	nop
 8007b50:	0800ae6b 	.word	0x0800ae6b
 8007b54:	0800adef 	.word	0x0800adef

08007b58 <_free_r>:
 8007b58:	b538      	push	{r3, r4, r5, lr}
 8007b5a:	4605      	mov	r5, r0
 8007b5c:	2900      	cmp	r1, #0
 8007b5e:	d040      	beq.n	8007be2 <_free_r+0x8a>
 8007b60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b64:	1f0c      	subs	r4, r1, #4
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	bfb8      	it	lt
 8007b6a:	18e4      	addlt	r4, r4, r3
 8007b6c:	f000 f8e6 	bl	8007d3c <__malloc_lock>
 8007b70:	4a1c      	ldr	r2, [pc, #112]	@ (8007be4 <_free_r+0x8c>)
 8007b72:	6813      	ldr	r3, [r2, #0]
 8007b74:	b933      	cbnz	r3, 8007b84 <_free_r+0x2c>
 8007b76:	6063      	str	r3, [r4, #4]
 8007b78:	6014      	str	r4, [r2, #0]
 8007b7a:	4628      	mov	r0, r5
 8007b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b80:	f000 b8e2 	b.w	8007d48 <__malloc_unlock>
 8007b84:	42a3      	cmp	r3, r4
 8007b86:	d908      	bls.n	8007b9a <_free_r+0x42>
 8007b88:	6820      	ldr	r0, [r4, #0]
 8007b8a:	1821      	adds	r1, r4, r0
 8007b8c:	428b      	cmp	r3, r1
 8007b8e:	bf01      	itttt	eq
 8007b90:	6819      	ldreq	r1, [r3, #0]
 8007b92:	685b      	ldreq	r3, [r3, #4]
 8007b94:	1809      	addeq	r1, r1, r0
 8007b96:	6021      	streq	r1, [r4, #0]
 8007b98:	e7ed      	b.n	8007b76 <_free_r+0x1e>
 8007b9a:	461a      	mov	r2, r3
 8007b9c:	685b      	ldr	r3, [r3, #4]
 8007b9e:	b10b      	cbz	r3, 8007ba4 <_free_r+0x4c>
 8007ba0:	42a3      	cmp	r3, r4
 8007ba2:	d9fa      	bls.n	8007b9a <_free_r+0x42>
 8007ba4:	6811      	ldr	r1, [r2, #0]
 8007ba6:	1850      	adds	r0, r2, r1
 8007ba8:	42a0      	cmp	r0, r4
 8007baa:	d10b      	bne.n	8007bc4 <_free_r+0x6c>
 8007bac:	6820      	ldr	r0, [r4, #0]
 8007bae:	4401      	add	r1, r0
 8007bb0:	1850      	adds	r0, r2, r1
 8007bb2:	4283      	cmp	r3, r0
 8007bb4:	6011      	str	r1, [r2, #0]
 8007bb6:	d1e0      	bne.n	8007b7a <_free_r+0x22>
 8007bb8:	6818      	ldr	r0, [r3, #0]
 8007bba:	685b      	ldr	r3, [r3, #4]
 8007bbc:	4408      	add	r0, r1
 8007bbe:	6010      	str	r0, [r2, #0]
 8007bc0:	6053      	str	r3, [r2, #4]
 8007bc2:	e7da      	b.n	8007b7a <_free_r+0x22>
 8007bc4:	d902      	bls.n	8007bcc <_free_r+0x74>
 8007bc6:	230c      	movs	r3, #12
 8007bc8:	602b      	str	r3, [r5, #0]
 8007bca:	e7d6      	b.n	8007b7a <_free_r+0x22>
 8007bcc:	6820      	ldr	r0, [r4, #0]
 8007bce:	1821      	adds	r1, r4, r0
 8007bd0:	428b      	cmp	r3, r1
 8007bd2:	bf01      	itttt	eq
 8007bd4:	6819      	ldreq	r1, [r3, #0]
 8007bd6:	685b      	ldreq	r3, [r3, #4]
 8007bd8:	1809      	addeq	r1, r1, r0
 8007bda:	6021      	streq	r1, [r4, #0]
 8007bdc:	6063      	str	r3, [r4, #4]
 8007bde:	6054      	str	r4, [r2, #4]
 8007be0:	e7cb      	b.n	8007b7a <_free_r+0x22>
 8007be2:	bd38      	pop	{r3, r4, r5, pc}
 8007be4:	2000056c 	.word	0x2000056c

08007be8 <malloc>:
 8007be8:	4b02      	ldr	r3, [pc, #8]	@ (8007bf4 <malloc+0xc>)
 8007bea:	4601      	mov	r1, r0
 8007bec:	6818      	ldr	r0, [r3, #0]
 8007bee:	f000 b825 	b.w	8007c3c <_malloc_r>
 8007bf2:	bf00      	nop
 8007bf4:	20000018 	.word	0x20000018

08007bf8 <sbrk_aligned>:
 8007bf8:	b570      	push	{r4, r5, r6, lr}
 8007bfa:	4e0f      	ldr	r6, [pc, #60]	@ (8007c38 <sbrk_aligned+0x40>)
 8007bfc:	460c      	mov	r4, r1
 8007bfe:	6831      	ldr	r1, [r6, #0]
 8007c00:	4605      	mov	r5, r0
 8007c02:	b911      	cbnz	r1, 8007c0a <sbrk_aligned+0x12>
 8007c04:	f001 ffee 	bl	8009be4 <_sbrk_r>
 8007c08:	6030      	str	r0, [r6, #0]
 8007c0a:	4621      	mov	r1, r4
 8007c0c:	4628      	mov	r0, r5
 8007c0e:	f001 ffe9 	bl	8009be4 <_sbrk_r>
 8007c12:	1c43      	adds	r3, r0, #1
 8007c14:	d103      	bne.n	8007c1e <sbrk_aligned+0x26>
 8007c16:	f04f 34ff 	mov.w	r4, #4294967295
 8007c1a:	4620      	mov	r0, r4
 8007c1c:	bd70      	pop	{r4, r5, r6, pc}
 8007c1e:	1cc4      	adds	r4, r0, #3
 8007c20:	f024 0403 	bic.w	r4, r4, #3
 8007c24:	42a0      	cmp	r0, r4
 8007c26:	d0f8      	beq.n	8007c1a <sbrk_aligned+0x22>
 8007c28:	1a21      	subs	r1, r4, r0
 8007c2a:	4628      	mov	r0, r5
 8007c2c:	f001 ffda 	bl	8009be4 <_sbrk_r>
 8007c30:	3001      	adds	r0, #1
 8007c32:	d1f2      	bne.n	8007c1a <sbrk_aligned+0x22>
 8007c34:	e7ef      	b.n	8007c16 <sbrk_aligned+0x1e>
 8007c36:	bf00      	nop
 8007c38:	20000568 	.word	0x20000568

08007c3c <_malloc_r>:
 8007c3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c40:	1ccd      	adds	r5, r1, #3
 8007c42:	f025 0503 	bic.w	r5, r5, #3
 8007c46:	3508      	adds	r5, #8
 8007c48:	2d0c      	cmp	r5, #12
 8007c4a:	bf38      	it	cc
 8007c4c:	250c      	movcc	r5, #12
 8007c4e:	2d00      	cmp	r5, #0
 8007c50:	4606      	mov	r6, r0
 8007c52:	db01      	blt.n	8007c58 <_malloc_r+0x1c>
 8007c54:	42a9      	cmp	r1, r5
 8007c56:	d904      	bls.n	8007c62 <_malloc_r+0x26>
 8007c58:	230c      	movs	r3, #12
 8007c5a:	6033      	str	r3, [r6, #0]
 8007c5c:	2000      	movs	r0, #0
 8007c5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007d38 <_malloc_r+0xfc>
 8007c66:	f000 f869 	bl	8007d3c <__malloc_lock>
 8007c6a:	f8d8 3000 	ldr.w	r3, [r8]
 8007c6e:	461c      	mov	r4, r3
 8007c70:	bb44      	cbnz	r4, 8007cc4 <_malloc_r+0x88>
 8007c72:	4629      	mov	r1, r5
 8007c74:	4630      	mov	r0, r6
 8007c76:	f7ff ffbf 	bl	8007bf8 <sbrk_aligned>
 8007c7a:	1c43      	adds	r3, r0, #1
 8007c7c:	4604      	mov	r4, r0
 8007c7e:	d158      	bne.n	8007d32 <_malloc_r+0xf6>
 8007c80:	f8d8 4000 	ldr.w	r4, [r8]
 8007c84:	4627      	mov	r7, r4
 8007c86:	2f00      	cmp	r7, #0
 8007c88:	d143      	bne.n	8007d12 <_malloc_r+0xd6>
 8007c8a:	2c00      	cmp	r4, #0
 8007c8c:	d04b      	beq.n	8007d26 <_malloc_r+0xea>
 8007c8e:	6823      	ldr	r3, [r4, #0]
 8007c90:	4639      	mov	r1, r7
 8007c92:	4630      	mov	r0, r6
 8007c94:	eb04 0903 	add.w	r9, r4, r3
 8007c98:	f001 ffa4 	bl	8009be4 <_sbrk_r>
 8007c9c:	4581      	cmp	r9, r0
 8007c9e:	d142      	bne.n	8007d26 <_malloc_r+0xea>
 8007ca0:	6821      	ldr	r1, [r4, #0]
 8007ca2:	4630      	mov	r0, r6
 8007ca4:	1a6d      	subs	r5, r5, r1
 8007ca6:	4629      	mov	r1, r5
 8007ca8:	f7ff ffa6 	bl	8007bf8 <sbrk_aligned>
 8007cac:	3001      	adds	r0, #1
 8007cae:	d03a      	beq.n	8007d26 <_malloc_r+0xea>
 8007cb0:	6823      	ldr	r3, [r4, #0]
 8007cb2:	442b      	add	r3, r5
 8007cb4:	6023      	str	r3, [r4, #0]
 8007cb6:	f8d8 3000 	ldr.w	r3, [r8]
 8007cba:	685a      	ldr	r2, [r3, #4]
 8007cbc:	bb62      	cbnz	r2, 8007d18 <_malloc_r+0xdc>
 8007cbe:	f8c8 7000 	str.w	r7, [r8]
 8007cc2:	e00f      	b.n	8007ce4 <_malloc_r+0xa8>
 8007cc4:	6822      	ldr	r2, [r4, #0]
 8007cc6:	1b52      	subs	r2, r2, r5
 8007cc8:	d420      	bmi.n	8007d0c <_malloc_r+0xd0>
 8007cca:	2a0b      	cmp	r2, #11
 8007ccc:	d917      	bls.n	8007cfe <_malloc_r+0xc2>
 8007cce:	1961      	adds	r1, r4, r5
 8007cd0:	42a3      	cmp	r3, r4
 8007cd2:	6025      	str	r5, [r4, #0]
 8007cd4:	bf18      	it	ne
 8007cd6:	6059      	strne	r1, [r3, #4]
 8007cd8:	6863      	ldr	r3, [r4, #4]
 8007cda:	bf08      	it	eq
 8007cdc:	f8c8 1000 	streq.w	r1, [r8]
 8007ce0:	5162      	str	r2, [r4, r5]
 8007ce2:	604b      	str	r3, [r1, #4]
 8007ce4:	4630      	mov	r0, r6
 8007ce6:	f000 f82f 	bl	8007d48 <__malloc_unlock>
 8007cea:	f104 000b 	add.w	r0, r4, #11
 8007cee:	1d23      	adds	r3, r4, #4
 8007cf0:	f020 0007 	bic.w	r0, r0, #7
 8007cf4:	1ac2      	subs	r2, r0, r3
 8007cf6:	bf1c      	itt	ne
 8007cf8:	1a1b      	subne	r3, r3, r0
 8007cfa:	50a3      	strne	r3, [r4, r2]
 8007cfc:	e7af      	b.n	8007c5e <_malloc_r+0x22>
 8007cfe:	6862      	ldr	r2, [r4, #4]
 8007d00:	42a3      	cmp	r3, r4
 8007d02:	bf0c      	ite	eq
 8007d04:	f8c8 2000 	streq.w	r2, [r8]
 8007d08:	605a      	strne	r2, [r3, #4]
 8007d0a:	e7eb      	b.n	8007ce4 <_malloc_r+0xa8>
 8007d0c:	4623      	mov	r3, r4
 8007d0e:	6864      	ldr	r4, [r4, #4]
 8007d10:	e7ae      	b.n	8007c70 <_malloc_r+0x34>
 8007d12:	463c      	mov	r4, r7
 8007d14:	687f      	ldr	r7, [r7, #4]
 8007d16:	e7b6      	b.n	8007c86 <_malloc_r+0x4a>
 8007d18:	461a      	mov	r2, r3
 8007d1a:	685b      	ldr	r3, [r3, #4]
 8007d1c:	42a3      	cmp	r3, r4
 8007d1e:	d1fb      	bne.n	8007d18 <_malloc_r+0xdc>
 8007d20:	2300      	movs	r3, #0
 8007d22:	6053      	str	r3, [r2, #4]
 8007d24:	e7de      	b.n	8007ce4 <_malloc_r+0xa8>
 8007d26:	230c      	movs	r3, #12
 8007d28:	4630      	mov	r0, r6
 8007d2a:	6033      	str	r3, [r6, #0]
 8007d2c:	f000 f80c 	bl	8007d48 <__malloc_unlock>
 8007d30:	e794      	b.n	8007c5c <_malloc_r+0x20>
 8007d32:	6005      	str	r5, [r0, #0]
 8007d34:	e7d6      	b.n	8007ce4 <_malloc_r+0xa8>
 8007d36:	bf00      	nop
 8007d38:	2000056c 	.word	0x2000056c

08007d3c <__malloc_lock>:
 8007d3c:	4801      	ldr	r0, [pc, #4]	@ (8007d44 <__malloc_lock+0x8>)
 8007d3e:	f7ff b8a6 	b.w	8006e8e <__retarget_lock_acquire_recursive>
 8007d42:	bf00      	nop
 8007d44:	20000564 	.word	0x20000564

08007d48 <__malloc_unlock>:
 8007d48:	4801      	ldr	r0, [pc, #4]	@ (8007d50 <__malloc_unlock+0x8>)
 8007d4a:	f7ff b8a1 	b.w	8006e90 <__retarget_lock_release_recursive>
 8007d4e:	bf00      	nop
 8007d50:	20000564 	.word	0x20000564

08007d54 <_Balloc>:
 8007d54:	b570      	push	{r4, r5, r6, lr}
 8007d56:	69c6      	ldr	r6, [r0, #28]
 8007d58:	4604      	mov	r4, r0
 8007d5a:	460d      	mov	r5, r1
 8007d5c:	b976      	cbnz	r6, 8007d7c <_Balloc+0x28>
 8007d5e:	2010      	movs	r0, #16
 8007d60:	f7ff ff42 	bl	8007be8 <malloc>
 8007d64:	4602      	mov	r2, r0
 8007d66:	61e0      	str	r0, [r4, #28]
 8007d68:	b920      	cbnz	r0, 8007d74 <_Balloc+0x20>
 8007d6a:	216b      	movs	r1, #107	@ 0x6b
 8007d6c:	4b17      	ldr	r3, [pc, #92]	@ (8007dcc <_Balloc+0x78>)
 8007d6e:	4818      	ldr	r0, [pc, #96]	@ (8007dd0 <_Balloc+0x7c>)
 8007d70:	f001 ff5c 	bl	8009c2c <__assert_func>
 8007d74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d78:	6006      	str	r6, [r0, #0]
 8007d7a:	60c6      	str	r6, [r0, #12]
 8007d7c:	69e6      	ldr	r6, [r4, #28]
 8007d7e:	68f3      	ldr	r3, [r6, #12]
 8007d80:	b183      	cbz	r3, 8007da4 <_Balloc+0x50>
 8007d82:	69e3      	ldr	r3, [r4, #28]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007d8a:	b9b8      	cbnz	r0, 8007dbc <_Balloc+0x68>
 8007d8c:	2101      	movs	r1, #1
 8007d8e:	fa01 f605 	lsl.w	r6, r1, r5
 8007d92:	1d72      	adds	r2, r6, #5
 8007d94:	4620      	mov	r0, r4
 8007d96:	0092      	lsls	r2, r2, #2
 8007d98:	f001 ff66 	bl	8009c68 <_calloc_r>
 8007d9c:	b160      	cbz	r0, 8007db8 <_Balloc+0x64>
 8007d9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007da2:	e00e      	b.n	8007dc2 <_Balloc+0x6e>
 8007da4:	2221      	movs	r2, #33	@ 0x21
 8007da6:	2104      	movs	r1, #4
 8007da8:	4620      	mov	r0, r4
 8007daa:	f001 ff5d 	bl	8009c68 <_calloc_r>
 8007dae:	69e3      	ldr	r3, [r4, #28]
 8007db0:	60f0      	str	r0, [r6, #12]
 8007db2:	68db      	ldr	r3, [r3, #12]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d1e4      	bne.n	8007d82 <_Balloc+0x2e>
 8007db8:	2000      	movs	r0, #0
 8007dba:	bd70      	pop	{r4, r5, r6, pc}
 8007dbc:	6802      	ldr	r2, [r0, #0]
 8007dbe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007dc8:	e7f7      	b.n	8007dba <_Balloc+0x66>
 8007dca:	bf00      	nop
 8007dcc:	0800adfc 	.word	0x0800adfc
 8007dd0:	0800ae7c 	.word	0x0800ae7c

08007dd4 <_Bfree>:
 8007dd4:	b570      	push	{r4, r5, r6, lr}
 8007dd6:	69c6      	ldr	r6, [r0, #28]
 8007dd8:	4605      	mov	r5, r0
 8007dda:	460c      	mov	r4, r1
 8007ddc:	b976      	cbnz	r6, 8007dfc <_Bfree+0x28>
 8007dde:	2010      	movs	r0, #16
 8007de0:	f7ff ff02 	bl	8007be8 <malloc>
 8007de4:	4602      	mov	r2, r0
 8007de6:	61e8      	str	r0, [r5, #28]
 8007de8:	b920      	cbnz	r0, 8007df4 <_Bfree+0x20>
 8007dea:	218f      	movs	r1, #143	@ 0x8f
 8007dec:	4b08      	ldr	r3, [pc, #32]	@ (8007e10 <_Bfree+0x3c>)
 8007dee:	4809      	ldr	r0, [pc, #36]	@ (8007e14 <_Bfree+0x40>)
 8007df0:	f001 ff1c 	bl	8009c2c <__assert_func>
 8007df4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007df8:	6006      	str	r6, [r0, #0]
 8007dfa:	60c6      	str	r6, [r0, #12]
 8007dfc:	b13c      	cbz	r4, 8007e0e <_Bfree+0x3a>
 8007dfe:	69eb      	ldr	r3, [r5, #28]
 8007e00:	6862      	ldr	r2, [r4, #4]
 8007e02:	68db      	ldr	r3, [r3, #12]
 8007e04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e08:	6021      	str	r1, [r4, #0]
 8007e0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007e0e:	bd70      	pop	{r4, r5, r6, pc}
 8007e10:	0800adfc 	.word	0x0800adfc
 8007e14:	0800ae7c 	.word	0x0800ae7c

08007e18 <__multadd>:
 8007e18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e1c:	4607      	mov	r7, r0
 8007e1e:	460c      	mov	r4, r1
 8007e20:	461e      	mov	r6, r3
 8007e22:	2000      	movs	r0, #0
 8007e24:	690d      	ldr	r5, [r1, #16]
 8007e26:	f101 0c14 	add.w	ip, r1, #20
 8007e2a:	f8dc 3000 	ldr.w	r3, [ip]
 8007e2e:	3001      	adds	r0, #1
 8007e30:	b299      	uxth	r1, r3
 8007e32:	fb02 6101 	mla	r1, r2, r1, r6
 8007e36:	0c1e      	lsrs	r6, r3, #16
 8007e38:	0c0b      	lsrs	r3, r1, #16
 8007e3a:	fb02 3306 	mla	r3, r2, r6, r3
 8007e3e:	b289      	uxth	r1, r1
 8007e40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007e44:	4285      	cmp	r5, r0
 8007e46:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007e4a:	f84c 1b04 	str.w	r1, [ip], #4
 8007e4e:	dcec      	bgt.n	8007e2a <__multadd+0x12>
 8007e50:	b30e      	cbz	r6, 8007e96 <__multadd+0x7e>
 8007e52:	68a3      	ldr	r3, [r4, #8]
 8007e54:	42ab      	cmp	r3, r5
 8007e56:	dc19      	bgt.n	8007e8c <__multadd+0x74>
 8007e58:	6861      	ldr	r1, [r4, #4]
 8007e5a:	4638      	mov	r0, r7
 8007e5c:	3101      	adds	r1, #1
 8007e5e:	f7ff ff79 	bl	8007d54 <_Balloc>
 8007e62:	4680      	mov	r8, r0
 8007e64:	b928      	cbnz	r0, 8007e72 <__multadd+0x5a>
 8007e66:	4602      	mov	r2, r0
 8007e68:	21ba      	movs	r1, #186	@ 0xba
 8007e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8007e9c <__multadd+0x84>)
 8007e6c:	480c      	ldr	r0, [pc, #48]	@ (8007ea0 <__multadd+0x88>)
 8007e6e:	f001 fedd 	bl	8009c2c <__assert_func>
 8007e72:	6922      	ldr	r2, [r4, #16]
 8007e74:	f104 010c 	add.w	r1, r4, #12
 8007e78:	3202      	adds	r2, #2
 8007e7a:	0092      	lsls	r2, r2, #2
 8007e7c:	300c      	adds	r0, #12
 8007e7e:	f001 fec1 	bl	8009c04 <memcpy>
 8007e82:	4621      	mov	r1, r4
 8007e84:	4638      	mov	r0, r7
 8007e86:	f7ff ffa5 	bl	8007dd4 <_Bfree>
 8007e8a:	4644      	mov	r4, r8
 8007e8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007e90:	3501      	adds	r5, #1
 8007e92:	615e      	str	r6, [r3, #20]
 8007e94:	6125      	str	r5, [r4, #16]
 8007e96:	4620      	mov	r0, r4
 8007e98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e9c:	0800ae6b 	.word	0x0800ae6b
 8007ea0:	0800ae7c 	.word	0x0800ae7c

08007ea4 <__s2b>:
 8007ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ea8:	4615      	mov	r5, r2
 8007eaa:	2209      	movs	r2, #9
 8007eac:	461f      	mov	r7, r3
 8007eae:	3308      	adds	r3, #8
 8007eb0:	460c      	mov	r4, r1
 8007eb2:	fb93 f3f2 	sdiv	r3, r3, r2
 8007eb6:	4606      	mov	r6, r0
 8007eb8:	2201      	movs	r2, #1
 8007eba:	2100      	movs	r1, #0
 8007ebc:	429a      	cmp	r2, r3
 8007ebe:	db09      	blt.n	8007ed4 <__s2b+0x30>
 8007ec0:	4630      	mov	r0, r6
 8007ec2:	f7ff ff47 	bl	8007d54 <_Balloc>
 8007ec6:	b940      	cbnz	r0, 8007eda <__s2b+0x36>
 8007ec8:	4602      	mov	r2, r0
 8007eca:	21d3      	movs	r1, #211	@ 0xd3
 8007ecc:	4b18      	ldr	r3, [pc, #96]	@ (8007f30 <__s2b+0x8c>)
 8007ece:	4819      	ldr	r0, [pc, #100]	@ (8007f34 <__s2b+0x90>)
 8007ed0:	f001 feac 	bl	8009c2c <__assert_func>
 8007ed4:	0052      	lsls	r2, r2, #1
 8007ed6:	3101      	adds	r1, #1
 8007ed8:	e7f0      	b.n	8007ebc <__s2b+0x18>
 8007eda:	9b08      	ldr	r3, [sp, #32]
 8007edc:	2d09      	cmp	r5, #9
 8007ede:	6143      	str	r3, [r0, #20]
 8007ee0:	f04f 0301 	mov.w	r3, #1
 8007ee4:	6103      	str	r3, [r0, #16]
 8007ee6:	dd16      	ble.n	8007f16 <__s2b+0x72>
 8007ee8:	f104 0909 	add.w	r9, r4, #9
 8007eec:	46c8      	mov	r8, r9
 8007eee:	442c      	add	r4, r5
 8007ef0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007ef4:	4601      	mov	r1, r0
 8007ef6:	220a      	movs	r2, #10
 8007ef8:	4630      	mov	r0, r6
 8007efa:	3b30      	subs	r3, #48	@ 0x30
 8007efc:	f7ff ff8c 	bl	8007e18 <__multadd>
 8007f00:	45a0      	cmp	r8, r4
 8007f02:	d1f5      	bne.n	8007ef0 <__s2b+0x4c>
 8007f04:	f1a5 0408 	sub.w	r4, r5, #8
 8007f08:	444c      	add	r4, r9
 8007f0a:	1b2d      	subs	r5, r5, r4
 8007f0c:	1963      	adds	r3, r4, r5
 8007f0e:	42bb      	cmp	r3, r7
 8007f10:	db04      	blt.n	8007f1c <__s2b+0x78>
 8007f12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f16:	2509      	movs	r5, #9
 8007f18:	340a      	adds	r4, #10
 8007f1a:	e7f6      	b.n	8007f0a <__s2b+0x66>
 8007f1c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007f20:	4601      	mov	r1, r0
 8007f22:	220a      	movs	r2, #10
 8007f24:	4630      	mov	r0, r6
 8007f26:	3b30      	subs	r3, #48	@ 0x30
 8007f28:	f7ff ff76 	bl	8007e18 <__multadd>
 8007f2c:	e7ee      	b.n	8007f0c <__s2b+0x68>
 8007f2e:	bf00      	nop
 8007f30:	0800ae6b 	.word	0x0800ae6b
 8007f34:	0800ae7c 	.word	0x0800ae7c

08007f38 <__hi0bits>:
 8007f38:	4603      	mov	r3, r0
 8007f3a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007f3e:	bf3a      	itte	cc
 8007f40:	0403      	lslcc	r3, r0, #16
 8007f42:	2010      	movcc	r0, #16
 8007f44:	2000      	movcs	r0, #0
 8007f46:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f4a:	bf3c      	itt	cc
 8007f4c:	021b      	lslcc	r3, r3, #8
 8007f4e:	3008      	addcc	r0, #8
 8007f50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f54:	bf3c      	itt	cc
 8007f56:	011b      	lslcc	r3, r3, #4
 8007f58:	3004      	addcc	r0, #4
 8007f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f5e:	bf3c      	itt	cc
 8007f60:	009b      	lslcc	r3, r3, #2
 8007f62:	3002      	addcc	r0, #2
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	db05      	blt.n	8007f74 <__hi0bits+0x3c>
 8007f68:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007f6c:	f100 0001 	add.w	r0, r0, #1
 8007f70:	bf08      	it	eq
 8007f72:	2020      	moveq	r0, #32
 8007f74:	4770      	bx	lr

08007f76 <__lo0bits>:
 8007f76:	6803      	ldr	r3, [r0, #0]
 8007f78:	4602      	mov	r2, r0
 8007f7a:	f013 0007 	ands.w	r0, r3, #7
 8007f7e:	d00b      	beq.n	8007f98 <__lo0bits+0x22>
 8007f80:	07d9      	lsls	r1, r3, #31
 8007f82:	d421      	bmi.n	8007fc8 <__lo0bits+0x52>
 8007f84:	0798      	lsls	r0, r3, #30
 8007f86:	bf49      	itett	mi
 8007f88:	085b      	lsrmi	r3, r3, #1
 8007f8a:	089b      	lsrpl	r3, r3, #2
 8007f8c:	2001      	movmi	r0, #1
 8007f8e:	6013      	strmi	r3, [r2, #0]
 8007f90:	bf5c      	itt	pl
 8007f92:	2002      	movpl	r0, #2
 8007f94:	6013      	strpl	r3, [r2, #0]
 8007f96:	4770      	bx	lr
 8007f98:	b299      	uxth	r1, r3
 8007f9a:	b909      	cbnz	r1, 8007fa0 <__lo0bits+0x2a>
 8007f9c:	2010      	movs	r0, #16
 8007f9e:	0c1b      	lsrs	r3, r3, #16
 8007fa0:	b2d9      	uxtb	r1, r3
 8007fa2:	b909      	cbnz	r1, 8007fa8 <__lo0bits+0x32>
 8007fa4:	3008      	adds	r0, #8
 8007fa6:	0a1b      	lsrs	r3, r3, #8
 8007fa8:	0719      	lsls	r1, r3, #28
 8007faa:	bf04      	itt	eq
 8007fac:	091b      	lsreq	r3, r3, #4
 8007fae:	3004      	addeq	r0, #4
 8007fb0:	0799      	lsls	r1, r3, #30
 8007fb2:	bf04      	itt	eq
 8007fb4:	089b      	lsreq	r3, r3, #2
 8007fb6:	3002      	addeq	r0, #2
 8007fb8:	07d9      	lsls	r1, r3, #31
 8007fba:	d403      	bmi.n	8007fc4 <__lo0bits+0x4e>
 8007fbc:	085b      	lsrs	r3, r3, #1
 8007fbe:	f100 0001 	add.w	r0, r0, #1
 8007fc2:	d003      	beq.n	8007fcc <__lo0bits+0x56>
 8007fc4:	6013      	str	r3, [r2, #0]
 8007fc6:	4770      	bx	lr
 8007fc8:	2000      	movs	r0, #0
 8007fca:	4770      	bx	lr
 8007fcc:	2020      	movs	r0, #32
 8007fce:	4770      	bx	lr

08007fd0 <__i2b>:
 8007fd0:	b510      	push	{r4, lr}
 8007fd2:	460c      	mov	r4, r1
 8007fd4:	2101      	movs	r1, #1
 8007fd6:	f7ff febd 	bl	8007d54 <_Balloc>
 8007fda:	4602      	mov	r2, r0
 8007fdc:	b928      	cbnz	r0, 8007fea <__i2b+0x1a>
 8007fde:	f240 1145 	movw	r1, #325	@ 0x145
 8007fe2:	4b04      	ldr	r3, [pc, #16]	@ (8007ff4 <__i2b+0x24>)
 8007fe4:	4804      	ldr	r0, [pc, #16]	@ (8007ff8 <__i2b+0x28>)
 8007fe6:	f001 fe21 	bl	8009c2c <__assert_func>
 8007fea:	2301      	movs	r3, #1
 8007fec:	6144      	str	r4, [r0, #20]
 8007fee:	6103      	str	r3, [r0, #16]
 8007ff0:	bd10      	pop	{r4, pc}
 8007ff2:	bf00      	nop
 8007ff4:	0800ae6b 	.word	0x0800ae6b
 8007ff8:	0800ae7c 	.word	0x0800ae7c

08007ffc <__multiply>:
 8007ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008000:	4614      	mov	r4, r2
 8008002:	690a      	ldr	r2, [r1, #16]
 8008004:	6923      	ldr	r3, [r4, #16]
 8008006:	460f      	mov	r7, r1
 8008008:	429a      	cmp	r2, r3
 800800a:	bfa2      	ittt	ge
 800800c:	4623      	movge	r3, r4
 800800e:	460c      	movge	r4, r1
 8008010:	461f      	movge	r7, r3
 8008012:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008016:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800801a:	68a3      	ldr	r3, [r4, #8]
 800801c:	6861      	ldr	r1, [r4, #4]
 800801e:	eb0a 0609 	add.w	r6, sl, r9
 8008022:	42b3      	cmp	r3, r6
 8008024:	b085      	sub	sp, #20
 8008026:	bfb8      	it	lt
 8008028:	3101      	addlt	r1, #1
 800802a:	f7ff fe93 	bl	8007d54 <_Balloc>
 800802e:	b930      	cbnz	r0, 800803e <__multiply+0x42>
 8008030:	4602      	mov	r2, r0
 8008032:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008036:	4b43      	ldr	r3, [pc, #268]	@ (8008144 <__multiply+0x148>)
 8008038:	4843      	ldr	r0, [pc, #268]	@ (8008148 <__multiply+0x14c>)
 800803a:	f001 fdf7 	bl	8009c2c <__assert_func>
 800803e:	f100 0514 	add.w	r5, r0, #20
 8008042:	462b      	mov	r3, r5
 8008044:	2200      	movs	r2, #0
 8008046:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800804a:	4543      	cmp	r3, r8
 800804c:	d321      	bcc.n	8008092 <__multiply+0x96>
 800804e:	f107 0114 	add.w	r1, r7, #20
 8008052:	f104 0214 	add.w	r2, r4, #20
 8008056:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800805a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800805e:	9302      	str	r3, [sp, #8]
 8008060:	1b13      	subs	r3, r2, r4
 8008062:	3b15      	subs	r3, #21
 8008064:	f023 0303 	bic.w	r3, r3, #3
 8008068:	3304      	adds	r3, #4
 800806a:	f104 0715 	add.w	r7, r4, #21
 800806e:	42ba      	cmp	r2, r7
 8008070:	bf38      	it	cc
 8008072:	2304      	movcc	r3, #4
 8008074:	9301      	str	r3, [sp, #4]
 8008076:	9b02      	ldr	r3, [sp, #8]
 8008078:	9103      	str	r1, [sp, #12]
 800807a:	428b      	cmp	r3, r1
 800807c:	d80c      	bhi.n	8008098 <__multiply+0x9c>
 800807e:	2e00      	cmp	r6, #0
 8008080:	dd03      	ble.n	800808a <__multiply+0x8e>
 8008082:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008086:	2b00      	cmp	r3, #0
 8008088:	d05a      	beq.n	8008140 <__multiply+0x144>
 800808a:	6106      	str	r6, [r0, #16]
 800808c:	b005      	add	sp, #20
 800808e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008092:	f843 2b04 	str.w	r2, [r3], #4
 8008096:	e7d8      	b.n	800804a <__multiply+0x4e>
 8008098:	f8b1 a000 	ldrh.w	sl, [r1]
 800809c:	f1ba 0f00 	cmp.w	sl, #0
 80080a0:	d023      	beq.n	80080ea <__multiply+0xee>
 80080a2:	46a9      	mov	r9, r5
 80080a4:	f04f 0c00 	mov.w	ip, #0
 80080a8:	f104 0e14 	add.w	lr, r4, #20
 80080ac:	f85e 7b04 	ldr.w	r7, [lr], #4
 80080b0:	f8d9 3000 	ldr.w	r3, [r9]
 80080b4:	fa1f fb87 	uxth.w	fp, r7
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	fb0a 330b 	mla	r3, sl, fp, r3
 80080be:	4463      	add	r3, ip
 80080c0:	f8d9 c000 	ldr.w	ip, [r9]
 80080c4:	0c3f      	lsrs	r7, r7, #16
 80080c6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80080ca:	fb0a c707 	mla	r7, sl, r7, ip
 80080ce:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80080d2:	b29b      	uxth	r3, r3
 80080d4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80080d8:	4572      	cmp	r2, lr
 80080da:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80080de:	f849 3b04 	str.w	r3, [r9], #4
 80080e2:	d8e3      	bhi.n	80080ac <__multiply+0xb0>
 80080e4:	9b01      	ldr	r3, [sp, #4]
 80080e6:	f845 c003 	str.w	ip, [r5, r3]
 80080ea:	9b03      	ldr	r3, [sp, #12]
 80080ec:	3104      	adds	r1, #4
 80080ee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80080f2:	f1b9 0f00 	cmp.w	r9, #0
 80080f6:	d021      	beq.n	800813c <__multiply+0x140>
 80080f8:	46ae      	mov	lr, r5
 80080fa:	f04f 0a00 	mov.w	sl, #0
 80080fe:	682b      	ldr	r3, [r5, #0]
 8008100:	f104 0c14 	add.w	ip, r4, #20
 8008104:	f8bc b000 	ldrh.w	fp, [ip]
 8008108:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800810c:	b29b      	uxth	r3, r3
 800810e:	fb09 770b 	mla	r7, r9, fp, r7
 8008112:	4457      	add	r7, sl
 8008114:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008118:	f84e 3b04 	str.w	r3, [lr], #4
 800811c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008120:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008124:	f8be 3000 	ldrh.w	r3, [lr]
 8008128:	4562      	cmp	r2, ip
 800812a:	fb09 330a 	mla	r3, r9, sl, r3
 800812e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008132:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008136:	d8e5      	bhi.n	8008104 <__multiply+0x108>
 8008138:	9f01      	ldr	r7, [sp, #4]
 800813a:	51eb      	str	r3, [r5, r7]
 800813c:	3504      	adds	r5, #4
 800813e:	e79a      	b.n	8008076 <__multiply+0x7a>
 8008140:	3e01      	subs	r6, #1
 8008142:	e79c      	b.n	800807e <__multiply+0x82>
 8008144:	0800ae6b 	.word	0x0800ae6b
 8008148:	0800ae7c 	.word	0x0800ae7c

0800814c <__pow5mult>:
 800814c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008150:	4615      	mov	r5, r2
 8008152:	f012 0203 	ands.w	r2, r2, #3
 8008156:	4607      	mov	r7, r0
 8008158:	460e      	mov	r6, r1
 800815a:	d007      	beq.n	800816c <__pow5mult+0x20>
 800815c:	4c25      	ldr	r4, [pc, #148]	@ (80081f4 <__pow5mult+0xa8>)
 800815e:	3a01      	subs	r2, #1
 8008160:	2300      	movs	r3, #0
 8008162:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008166:	f7ff fe57 	bl	8007e18 <__multadd>
 800816a:	4606      	mov	r6, r0
 800816c:	10ad      	asrs	r5, r5, #2
 800816e:	d03d      	beq.n	80081ec <__pow5mult+0xa0>
 8008170:	69fc      	ldr	r4, [r7, #28]
 8008172:	b97c      	cbnz	r4, 8008194 <__pow5mult+0x48>
 8008174:	2010      	movs	r0, #16
 8008176:	f7ff fd37 	bl	8007be8 <malloc>
 800817a:	4602      	mov	r2, r0
 800817c:	61f8      	str	r0, [r7, #28]
 800817e:	b928      	cbnz	r0, 800818c <__pow5mult+0x40>
 8008180:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008184:	4b1c      	ldr	r3, [pc, #112]	@ (80081f8 <__pow5mult+0xac>)
 8008186:	481d      	ldr	r0, [pc, #116]	@ (80081fc <__pow5mult+0xb0>)
 8008188:	f001 fd50 	bl	8009c2c <__assert_func>
 800818c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008190:	6004      	str	r4, [r0, #0]
 8008192:	60c4      	str	r4, [r0, #12]
 8008194:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008198:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800819c:	b94c      	cbnz	r4, 80081b2 <__pow5mult+0x66>
 800819e:	f240 2171 	movw	r1, #625	@ 0x271
 80081a2:	4638      	mov	r0, r7
 80081a4:	f7ff ff14 	bl	8007fd0 <__i2b>
 80081a8:	2300      	movs	r3, #0
 80081aa:	4604      	mov	r4, r0
 80081ac:	f8c8 0008 	str.w	r0, [r8, #8]
 80081b0:	6003      	str	r3, [r0, #0]
 80081b2:	f04f 0900 	mov.w	r9, #0
 80081b6:	07eb      	lsls	r3, r5, #31
 80081b8:	d50a      	bpl.n	80081d0 <__pow5mult+0x84>
 80081ba:	4631      	mov	r1, r6
 80081bc:	4622      	mov	r2, r4
 80081be:	4638      	mov	r0, r7
 80081c0:	f7ff ff1c 	bl	8007ffc <__multiply>
 80081c4:	4680      	mov	r8, r0
 80081c6:	4631      	mov	r1, r6
 80081c8:	4638      	mov	r0, r7
 80081ca:	f7ff fe03 	bl	8007dd4 <_Bfree>
 80081ce:	4646      	mov	r6, r8
 80081d0:	106d      	asrs	r5, r5, #1
 80081d2:	d00b      	beq.n	80081ec <__pow5mult+0xa0>
 80081d4:	6820      	ldr	r0, [r4, #0]
 80081d6:	b938      	cbnz	r0, 80081e8 <__pow5mult+0x9c>
 80081d8:	4622      	mov	r2, r4
 80081da:	4621      	mov	r1, r4
 80081dc:	4638      	mov	r0, r7
 80081de:	f7ff ff0d 	bl	8007ffc <__multiply>
 80081e2:	6020      	str	r0, [r4, #0]
 80081e4:	f8c0 9000 	str.w	r9, [r0]
 80081e8:	4604      	mov	r4, r0
 80081ea:	e7e4      	b.n	80081b6 <__pow5mult+0x6a>
 80081ec:	4630      	mov	r0, r6
 80081ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081f2:	bf00      	nop
 80081f4:	0800aed8 	.word	0x0800aed8
 80081f8:	0800adfc 	.word	0x0800adfc
 80081fc:	0800ae7c 	.word	0x0800ae7c

08008200 <__lshift>:
 8008200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008204:	460c      	mov	r4, r1
 8008206:	4607      	mov	r7, r0
 8008208:	4691      	mov	r9, r2
 800820a:	6923      	ldr	r3, [r4, #16]
 800820c:	6849      	ldr	r1, [r1, #4]
 800820e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008212:	68a3      	ldr	r3, [r4, #8]
 8008214:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008218:	f108 0601 	add.w	r6, r8, #1
 800821c:	42b3      	cmp	r3, r6
 800821e:	db0b      	blt.n	8008238 <__lshift+0x38>
 8008220:	4638      	mov	r0, r7
 8008222:	f7ff fd97 	bl	8007d54 <_Balloc>
 8008226:	4605      	mov	r5, r0
 8008228:	b948      	cbnz	r0, 800823e <__lshift+0x3e>
 800822a:	4602      	mov	r2, r0
 800822c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008230:	4b27      	ldr	r3, [pc, #156]	@ (80082d0 <__lshift+0xd0>)
 8008232:	4828      	ldr	r0, [pc, #160]	@ (80082d4 <__lshift+0xd4>)
 8008234:	f001 fcfa 	bl	8009c2c <__assert_func>
 8008238:	3101      	adds	r1, #1
 800823a:	005b      	lsls	r3, r3, #1
 800823c:	e7ee      	b.n	800821c <__lshift+0x1c>
 800823e:	2300      	movs	r3, #0
 8008240:	f100 0114 	add.w	r1, r0, #20
 8008244:	f100 0210 	add.w	r2, r0, #16
 8008248:	4618      	mov	r0, r3
 800824a:	4553      	cmp	r3, sl
 800824c:	db33      	blt.n	80082b6 <__lshift+0xb6>
 800824e:	6920      	ldr	r0, [r4, #16]
 8008250:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008254:	f104 0314 	add.w	r3, r4, #20
 8008258:	f019 091f 	ands.w	r9, r9, #31
 800825c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008260:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008264:	d02b      	beq.n	80082be <__lshift+0xbe>
 8008266:	468a      	mov	sl, r1
 8008268:	2200      	movs	r2, #0
 800826a:	f1c9 0e20 	rsb	lr, r9, #32
 800826e:	6818      	ldr	r0, [r3, #0]
 8008270:	fa00 f009 	lsl.w	r0, r0, r9
 8008274:	4310      	orrs	r0, r2
 8008276:	f84a 0b04 	str.w	r0, [sl], #4
 800827a:	f853 2b04 	ldr.w	r2, [r3], #4
 800827e:	459c      	cmp	ip, r3
 8008280:	fa22 f20e 	lsr.w	r2, r2, lr
 8008284:	d8f3      	bhi.n	800826e <__lshift+0x6e>
 8008286:	ebac 0304 	sub.w	r3, ip, r4
 800828a:	3b15      	subs	r3, #21
 800828c:	f023 0303 	bic.w	r3, r3, #3
 8008290:	3304      	adds	r3, #4
 8008292:	f104 0015 	add.w	r0, r4, #21
 8008296:	4584      	cmp	ip, r0
 8008298:	bf38      	it	cc
 800829a:	2304      	movcc	r3, #4
 800829c:	50ca      	str	r2, [r1, r3]
 800829e:	b10a      	cbz	r2, 80082a4 <__lshift+0xa4>
 80082a0:	f108 0602 	add.w	r6, r8, #2
 80082a4:	3e01      	subs	r6, #1
 80082a6:	4638      	mov	r0, r7
 80082a8:	4621      	mov	r1, r4
 80082aa:	612e      	str	r6, [r5, #16]
 80082ac:	f7ff fd92 	bl	8007dd4 <_Bfree>
 80082b0:	4628      	mov	r0, r5
 80082b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082b6:	f842 0f04 	str.w	r0, [r2, #4]!
 80082ba:	3301      	adds	r3, #1
 80082bc:	e7c5      	b.n	800824a <__lshift+0x4a>
 80082be:	3904      	subs	r1, #4
 80082c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80082c4:	459c      	cmp	ip, r3
 80082c6:	f841 2f04 	str.w	r2, [r1, #4]!
 80082ca:	d8f9      	bhi.n	80082c0 <__lshift+0xc0>
 80082cc:	e7ea      	b.n	80082a4 <__lshift+0xa4>
 80082ce:	bf00      	nop
 80082d0:	0800ae6b 	.word	0x0800ae6b
 80082d4:	0800ae7c 	.word	0x0800ae7c

080082d8 <__mcmp>:
 80082d8:	4603      	mov	r3, r0
 80082da:	690a      	ldr	r2, [r1, #16]
 80082dc:	6900      	ldr	r0, [r0, #16]
 80082de:	b530      	push	{r4, r5, lr}
 80082e0:	1a80      	subs	r0, r0, r2
 80082e2:	d10e      	bne.n	8008302 <__mcmp+0x2a>
 80082e4:	3314      	adds	r3, #20
 80082e6:	3114      	adds	r1, #20
 80082e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80082ec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80082f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80082f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80082f8:	4295      	cmp	r5, r2
 80082fa:	d003      	beq.n	8008304 <__mcmp+0x2c>
 80082fc:	d205      	bcs.n	800830a <__mcmp+0x32>
 80082fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008302:	bd30      	pop	{r4, r5, pc}
 8008304:	42a3      	cmp	r3, r4
 8008306:	d3f3      	bcc.n	80082f0 <__mcmp+0x18>
 8008308:	e7fb      	b.n	8008302 <__mcmp+0x2a>
 800830a:	2001      	movs	r0, #1
 800830c:	e7f9      	b.n	8008302 <__mcmp+0x2a>
	...

08008310 <__mdiff>:
 8008310:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008314:	4689      	mov	r9, r1
 8008316:	4606      	mov	r6, r0
 8008318:	4611      	mov	r1, r2
 800831a:	4648      	mov	r0, r9
 800831c:	4614      	mov	r4, r2
 800831e:	f7ff ffdb 	bl	80082d8 <__mcmp>
 8008322:	1e05      	subs	r5, r0, #0
 8008324:	d112      	bne.n	800834c <__mdiff+0x3c>
 8008326:	4629      	mov	r1, r5
 8008328:	4630      	mov	r0, r6
 800832a:	f7ff fd13 	bl	8007d54 <_Balloc>
 800832e:	4602      	mov	r2, r0
 8008330:	b928      	cbnz	r0, 800833e <__mdiff+0x2e>
 8008332:	f240 2137 	movw	r1, #567	@ 0x237
 8008336:	4b3e      	ldr	r3, [pc, #248]	@ (8008430 <__mdiff+0x120>)
 8008338:	483e      	ldr	r0, [pc, #248]	@ (8008434 <__mdiff+0x124>)
 800833a:	f001 fc77 	bl	8009c2c <__assert_func>
 800833e:	2301      	movs	r3, #1
 8008340:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008344:	4610      	mov	r0, r2
 8008346:	b003      	add	sp, #12
 8008348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800834c:	bfbc      	itt	lt
 800834e:	464b      	movlt	r3, r9
 8008350:	46a1      	movlt	r9, r4
 8008352:	4630      	mov	r0, r6
 8008354:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008358:	bfba      	itte	lt
 800835a:	461c      	movlt	r4, r3
 800835c:	2501      	movlt	r5, #1
 800835e:	2500      	movge	r5, #0
 8008360:	f7ff fcf8 	bl	8007d54 <_Balloc>
 8008364:	4602      	mov	r2, r0
 8008366:	b918      	cbnz	r0, 8008370 <__mdiff+0x60>
 8008368:	f240 2145 	movw	r1, #581	@ 0x245
 800836c:	4b30      	ldr	r3, [pc, #192]	@ (8008430 <__mdiff+0x120>)
 800836e:	e7e3      	b.n	8008338 <__mdiff+0x28>
 8008370:	f100 0b14 	add.w	fp, r0, #20
 8008374:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008378:	f109 0310 	add.w	r3, r9, #16
 800837c:	60c5      	str	r5, [r0, #12]
 800837e:	f04f 0c00 	mov.w	ip, #0
 8008382:	f109 0514 	add.w	r5, r9, #20
 8008386:	46d9      	mov	r9, fp
 8008388:	6926      	ldr	r6, [r4, #16]
 800838a:	f104 0e14 	add.w	lr, r4, #20
 800838e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008392:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008396:	9301      	str	r3, [sp, #4]
 8008398:	9b01      	ldr	r3, [sp, #4]
 800839a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800839e:	f853 af04 	ldr.w	sl, [r3, #4]!
 80083a2:	b281      	uxth	r1, r0
 80083a4:	9301      	str	r3, [sp, #4]
 80083a6:	fa1f f38a 	uxth.w	r3, sl
 80083aa:	1a5b      	subs	r3, r3, r1
 80083ac:	0c00      	lsrs	r0, r0, #16
 80083ae:	4463      	add	r3, ip
 80083b0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80083b4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80083b8:	b29b      	uxth	r3, r3
 80083ba:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80083be:	4576      	cmp	r6, lr
 80083c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80083c4:	f849 3b04 	str.w	r3, [r9], #4
 80083c8:	d8e6      	bhi.n	8008398 <__mdiff+0x88>
 80083ca:	1b33      	subs	r3, r6, r4
 80083cc:	3b15      	subs	r3, #21
 80083ce:	f023 0303 	bic.w	r3, r3, #3
 80083d2:	3415      	adds	r4, #21
 80083d4:	3304      	adds	r3, #4
 80083d6:	42a6      	cmp	r6, r4
 80083d8:	bf38      	it	cc
 80083da:	2304      	movcc	r3, #4
 80083dc:	441d      	add	r5, r3
 80083de:	445b      	add	r3, fp
 80083e0:	461e      	mov	r6, r3
 80083e2:	462c      	mov	r4, r5
 80083e4:	4544      	cmp	r4, r8
 80083e6:	d30e      	bcc.n	8008406 <__mdiff+0xf6>
 80083e8:	f108 0103 	add.w	r1, r8, #3
 80083ec:	1b49      	subs	r1, r1, r5
 80083ee:	f021 0103 	bic.w	r1, r1, #3
 80083f2:	3d03      	subs	r5, #3
 80083f4:	45a8      	cmp	r8, r5
 80083f6:	bf38      	it	cc
 80083f8:	2100      	movcc	r1, #0
 80083fa:	440b      	add	r3, r1
 80083fc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008400:	b199      	cbz	r1, 800842a <__mdiff+0x11a>
 8008402:	6117      	str	r7, [r2, #16]
 8008404:	e79e      	b.n	8008344 <__mdiff+0x34>
 8008406:	46e6      	mov	lr, ip
 8008408:	f854 1b04 	ldr.w	r1, [r4], #4
 800840c:	fa1f fc81 	uxth.w	ip, r1
 8008410:	44f4      	add	ip, lr
 8008412:	0c08      	lsrs	r0, r1, #16
 8008414:	4471      	add	r1, lr
 8008416:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800841a:	b289      	uxth	r1, r1
 800841c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008420:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008424:	f846 1b04 	str.w	r1, [r6], #4
 8008428:	e7dc      	b.n	80083e4 <__mdiff+0xd4>
 800842a:	3f01      	subs	r7, #1
 800842c:	e7e6      	b.n	80083fc <__mdiff+0xec>
 800842e:	bf00      	nop
 8008430:	0800ae6b 	.word	0x0800ae6b
 8008434:	0800ae7c 	.word	0x0800ae7c

08008438 <__ulp>:
 8008438:	4b0e      	ldr	r3, [pc, #56]	@ (8008474 <__ulp+0x3c>)
 800843a:	400b      	ands	r3, r1
 800843c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008440:	2b00      	cmp	r3, #0
 8008442:	dc08      	bgt.n	8008456 <__ulp+0x1e>
 8008444:	425b      	negs	r3, r3
 8008446:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800844a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800844e:	da04      	bge.n	800845a <__ulp+0x22>
 8008450:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008454:	4113      	asrs	r3, r2
 8008456:	2200      	movs	r2, #0
 8008458:	e008      	b.n	800846c <__ulp+0x34>
 800845a:	f1a2 0314 	sub.w	r3, r2, #20
 800845e:	2b1e      	cmp	r3, #30
 8008460:	bfd6      	itet	le
 8008462:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008466:	2201      	movgt	r2, #1
 8008468:	40da      	lsrle	r2, r3
 800846a:	2300      	movs	r3, #0
 800846c:	4619      	mov	r1, r3
 800846e:	4610      	mov	r0, r2
 8008470:	4770      	bx	lr
 8008472:	bf00      	nop
 8008474:	7ff00000 	.word	0x7ff00000

08008478 <__b2d>:
 8008478:	6902      	ldr	r2, [r0, #16]
 800847a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800847c:	f100 0614 	add.w	r6, r0, #20
 8008480:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8008484:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8008488:	4f1e      	ldr	r7, [pc, #120]	@ (8008504 <__b2d+0x8c>)
 800848a:	4620      	mov	r0, r4
 800848c:	f7ff fd54 	bl	8007f38 <__hi0bits>
 8008490:	4603      	mov	r3, r0
 8008492:	f1c0 0020 	rsb	r0, r0, #32
 8008496:	2b0a      	cmp	r3, #10
 8008498:	f1a2 0504 	sub.w	r5, r2, #4
 800849c:	6008      	str	r0, [r1, #0]
 800849e:	dc12      	bgt.n	80084c6 <__b2d+0x4e>
 80084a0:	42ae      	cmp	r6, r5
 80084a2:	bf2c      	ite	cs
 80084a4:	2200      	movcs	r2, #0
 80084a6:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80084aa:	f1c3 0c0b 	rsb	ip, r3, #11
 80084ae:	3315      	adds	r3, #21
 80084b0:	fa24 fe0c 	lsr.w	lr, r4, ip
 80084b4:	fa04 f303 	lsl.w	r3, r4, r3
 80084b8:	fa22 f20c 	lsr.w	r2, r2, ip
 80084bc:	ea4e 0107 	orr.w	r1, lr, r7
 80084c0:	431a      	orrs	r2, r3
 80084c2:	4610      	mov	r0, r2
 80084c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084c6:	42ae      	cmp	r6, r5
 80084c8:	bf36      	itet	cc
 80084ca:	f1a2 0508 	subcc.w	r5, r2, #8
 80084ce:	2200      	movcs	r2, #0
 80084d0:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80084d4:	3b0b      	subs	r3, #11
 80084d6:	d012      	beq.n	80084fe <__b2d+0x86>
 80084d8:	f1c3 0720 	rsb	r7, r3, #32
 80084dc:	fa22 f107 	lsr.w	r1, r2, r7
 80084e0:	409c      	lsls	r4, r3
 80084e2:	430c      	orrs	r4, r1
 80084e4:	42b5      	cmp	r5, r6
 80084e6:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80084ea:	bf94      	ite	ls
 80084ec:	2400      	movls	r4, #0
 80084ee:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80084f2:	409a      	lsls	r2, r3
 80084f4:	40fc      	lsrs	r4, r7
 80084f6:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80084fa:	4322      	orrs	r2, r4
 80084fc:	e7e1      	b.n	80084c2 <__b2d+0x4a>
 80084fe:	ea44 0107 	orr.w	r1, r4, r7
 8008502:	e7de      	b.n	80084c2 <__b2d+0x4a>
 8008504:	3ff00000 	.word	0x3ff00000

08008508 <__d2b>:
 8008508:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800850c:	2101      	movs	r1, #1
 800850e:	4690      	mov	r8, r2
 8008510:	4699      	mov	r9, r3
 8008512:	9e08      	ldr	r6, [sp, #32]
 8008514:	f7ff fc1e 	bl	8007d54 <_Balloc>
 8008518:	4604      	mov	r4, r0
 800851a:	b930      	cbnz	r0, 800852a <__d2b+0x22>
 800851c:	4602      	mov	r2, r0
 800851e:	f240 310f 	movw	r1, #783	@ 0x30f
 8008522:	4b23      	ldr	r3, [pc, #140]	@ (80085b0 <__d2b+0xa8>)
 8008524:	4823      	ldr	r0, [pc, #140]	@ (80085b4 <__d2b+0xac>)
 8008526:	f001 fb81 	bl	8009c2c <__assert_func>
 800852a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800852e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008532:	b10d      	cbz	r5, 8008538 <__d2b+0x30>
 8008534:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008538:	9301      	str	r3, [sp, #4]
 800853a:	f1b8 0300 	subs.w	r3, r8, #0
 800853e:	d024      	beq.n	800858a <__d2b+0x82>
 8008540:	4668      	mov	r0, sp
 8008542:	9300      	str	r3, [sp, #0]
 8008544:	f7ff fd17 	bl	8007f76 <__lo0bits>
 8008548:	e9dd 1200 	ldrd	r1, r2, [sp]
 800854c:	b1d8      	cbz	r0, 8008586 <__d2b+0x7e>
 800854e:	f1c0 0320 	rsb	r3, r0, #32
 8008552:	fa02 f303 	lsl.w	r3, r2, r3
 8008556:	430b      	orrs	r3, r1
 8008558:	40c2      	lsrs	r2, r0
 800855a:	6163      	str	r3, [r4, #20]
 800855c:	9201      	str	r2, [sp, #4]
 800855e:	9b01      	ldr	r3, [sp, #4]
 8008560:	2b00      	cmp	r3, #0
 8008562:	bf0c      	ite	eq
 8008564:	2201      	moveq	r2, #1
 8008566:	2202      	movne	r2, #2
 8008568:	61a3      	str	r3, [r4, #24]
 800856a:	6122      	str	r2, [r4, #16]
 800856c:	b1ad      	cbz	r5, 800859a <__d2b+0x92>
 800856e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008572:	4405      	add	r5, r0
 8008574:	6035      	str	r5, [r6, #0]
 8008576:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800857a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800857c:	6018      	str	r0, [r3, #0]
 800857e:	4620      	mov	r0, r4
 8008580:	b002      	add	sp, #8
 8008582:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008586:	6161      	str	r1, [r4, #20]
 8008588:	e7e9      	b.n	800855e <__d2b+0x56>
 800858a:	a801      	add	r0, sp, #4
 800858c:	f7ff fcf3 	bl	8007f76 <__lo0bits>
 8008590:	9b01      	ldr	r3, [sp, #4]
 8008592:	2201      	movs	r2, #1
 8008594:	6163      	str	r3, [r4, #20]
 8008596:	3020      	adds	r0, #32
 8008598:	e7e7      	b.n	800856a <__d2b+0x62>
 800859a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800859e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80085a2:	6030      	str	r0, [r6, #0]
 80085a4:	6918      	ldr	r0, [r3, #16]
 80085a6:	f7ff fcc7 	bl	8007f38 <__hi0bits>
 80085aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80085ae:	e7e4      	b.n	800857a <__d2b+0x72>
 80085b0:	0800ae6b 	.word	0x0800ae6b
 80085b4:	0800ae7c 	.word	0x0800ae7c

080085b8 <__ratio>:
 80085b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085bc:	b085      	sub	sp, #20
 80085be:	e9cd 1000 	strd	r1, r0, [sp]
 80085c2:	a902      	add	r1, sp, #8
 80085c4:	f7ff ff58 	bl	8008478 <__b2d>
 80085c8:	468b      	mov	fp, r1
 80085ca:	4606      	mov	r6, r0
 80085cc:	460f      	mov	r7, r1
 80085ce:	9800      	ldr	r0, [sp, #0]
 80085d0:	a903      	add	r1, sp, #12
 80085d2:	f7ff ff51 	bl	8008478 <__b2d>
 80085d6:	460d      	mov	r5, r1
 80085d8:	9b01      	ldr	r3, [sp, #4]
 80085da:	4689      	mov	r9, r1
 80085dc:	6919      	ldr	r1, [r3, #16]
 80085de:	9b00      	ldr	r3, [sp, #0]
 80085e0:	4604      	mov	r4, r0
 80085e2:	691b      	ldr	r3, [r3, #16]
 80085e4:	4630      	mov	r0, r6
 80085e6:	1ac9      	subs	r1, r1, r3
 80085e8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80085ec:	1a9b      	subs	r3, r3, r2
 80085ee:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	bfcd      	iteet	gt
 80085f6:	463a      	movgt	r2, r7
 80085f8:	462a      	movle	r2, r5
 80085fa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80085fe:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008602:	bfd8      	it	le
 8008604:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008608:	464b      	mov	r3, r9
 800860a:	4622      	mov	r2, r4
 800860c:	4659      	mov	r1, fp
 800860e:	f7f8 f88d 	bl	800072c <__aeabi_ddiv>
 8008612:	b005      	add	sp, #20
 8008614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008618 <__copybits>:
 8008618:	3901      	subs	r1, #1
 800861a:	b570      	push	{r4, r5, r6, lr}
 800861c:	1149      	asrs	r1, r1, #5
 800861e:	6914      	ldr	r4, [r2, #16]
 8008620:	3101      	adds	r1, #1
 8008622:	f102 0314 	add.w	r3, r2, #20
 8008626:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800862a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800862e:	1f05      	subs	r5, r0, #4
 8008630:	42a3      	cmp	r3, r4
 8008632:	d30c      	bcc.n	800864e <__copybits+0x36>
 8008634:	1aa3      	subs	r3, r4, r2
 8008636:	3b11      	subs	r3, #17
 8008638:	f023 0303 	bic.w	r3, r3, #3
 800863c:	3211      	adds	r2, #17
 800863e:	42a2      	cmp	r2, r4
 8008640:	bf88      	it	hi
 8008642:	2300      	movhi	r3, #0
 8008644:	4418      	add	r0, r3
 8008646:	2300      	movs	r3, #0
 8008648:	4288      	cmp	r0, r1
 800864a:	d305      	bcc.n	8008658 <__copybits+0x40>
 800864c:	bd70      	pop	{r4, r5, r6, pc}
 800864e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008652:	f845 6f04 	str.w	r6, [r5, #4]!
 8008656:	e7eb      	b.n	8008630 <__copybits+0x18>
 8008658:	f840 3b04 	str.w	r3, [r0], #4
 800865c:	e7f4      	b.n	8008648 <__copybits+0x30>

0800865e <__any_on>:
 800865e:	f100 0214 	add.w	r2, r0, #20
 8008662:	6900      	ldr	r0, [r0, #16]
 8008664:	114b      	asrs	r3, r1, #5
 8008666:	4298      	cmp	r0, r3
 8008668:	b510      	push	{r4, lr}
 800866a:	db11      	blt.n	8008690 <__any_on+0x32>
 800866c:	dd0a      	ble.n	8008684 <__any_on+0x26>
 800866e:	f011 011f 	ands.w	r1, r1, #31
 8008672:	d007      	beq.n	8008684 <__any_on+0x26>
 8008674:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008678:	fa24 f001 	lsr.w	r0, r4, r1
 800867c:	fa00 f101 	lsl.w	r1, r0, r1
 8008680:	428c      	cmp	r4, r1
 8008682:	d10b      	bne.n	800869c <__any_on+0x3e>
 8008684:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008688:	4293      	cmp	r3, r2
 800868a:	d803      	bhi.n	8008694 <__any_on+0x36>
 800868c:	2000      	movs	r0, #0
 800868e:	bd10      	pop	{r4, pc}
 8008690:	4603      	mov	r3, r0
 8008692:	e7f7      	b.n	8008684 <__any_on+0x26>
 8008694:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008698:	2900      	cmp	r1, #0
 800869a:	d0f5      	beq.n	8008688 <__any_on+0x2a>
 800869c:	2001      	movs	r0, #1
 800869e:	e7f6      	b.n	800868e <__any_on+0x30>

080086a0 <sulp>:
 80086a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086a4:	460f      	mov	r7, r1
 80086a6:	4690      	mov	r8, r2
 80086a8:	f7ff fec6 	bl	8008438 <__ulp>
 80086ac:	4604      	mov	r4, r0
 80086ae:	460d      	mov	r5, r1
 80086b0:	f1b8 0f00 	cmp.w	r8, #0
 80086b4:	d011      	beq.n	80086da <sulp+0x3a>
 80086b6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80086ba:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80086be:	2b00      	cmp	r3, #0
 80086c0:	dd0b      	ble.n	80086da <sulp+0x3a>
 80086c2:	2400      	movs	r4, #0
 80086c4:	051b      	lsls	r3, r3, #20
 80086c6:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80086ca:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80086ce:	4622      	mov	r2, r4
 80086d0:	462b      	mov	r3, r5
 80086d2:	f7f7 ff01 	bl	80004d8 <__aeabi_dmul>
 80086d6:	4604      	mov	r4, r0
 80086d8:	460d      	mov	r5, r1
 80086da:	4620      	mov	r0, r4
 80086dc:	4629      	mov	r1, r5
 80086de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086e2:	0000      	movs	r0, r0
 80086e4:	0000      	movs	r0, r0
	...

080086e8 <_strtod_l>:
 80086e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086ec:	b09f      	sub	sp, #124	@ 0x7c
 80086ee:	9217      	str	r2, [sp, #92]	@ 0x5c
 80086f0:	2200      	movs	r2, #0
 80086f2:	460c      	mov	r4, r1
 80086f4:	921a      	str	r2, [sp, #104]	@ 0x68
 80086f6:	f04f 0a00 	mov.w	sl, #0
 80086fa:	f04f 0b00 	mov.w	fp, #0
 80086fe:	460a      	mov	r2, r1
 8008700:	9005      	str	r0, [sp, #20]
 8008702:	9219      	str	r2, [sp, #100]	@ 0x64
 8008704:	7811      	ldrb	r1, [r2, #0]
 8008706:	292b      	cmp	r1, #43	@ 0x2b
 8008708:	d048      	beq.n	800879c <_strtod_l+0xb4>
 800870a:	d836      	bhi.n	800877a <_strtod_l+0x92>
 800870c:	290d      	cmp	r1, #13
 800870e:	d830      	bhi.n	8008772 <_strtod_l+0x8a>
 8008710:	2908      	cmp	r1, #8
 8008712:	d830      	bhi.n	8008776 <_strtod_l+0x8e>
 8008714:	2900      	cmp	r1, #0
 8008716:	d039      	beq.n	800878c <_strtod_l+0xa4>
 8008718:	2200      	movs	r2, #0
 800871a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800871c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800871e:	782a      	ldrb	r2, [r5, #0]
 8008720:	2a30      	cmp	r2, #48	@ 0x30
 8008722:	f040 80b1 	bne.w	8008888 <_strtod_l+0x1a0>
 8008726:	786a      	ldrb	r2, [r5, #1]
 8008728:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800872c:	2a58      	cmp	r2, #88	@ 0x58
 800872e:	d16c      	bne.n	800880a <_strtod_l+0x122>
 8008730:	9302      	str	r3, [sp, #8]
 8008732:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008734:	4a8e      	ldr	r2, [pc, #568]	@ (8008970 <_strtod_l+0x288>)
 8008736:	9301      	str	r3, [sp, #4]
 8008738:	ab1a      	add	r3, sp, #104	@ 0x68
 800873a:	9300      	str	r3, [sp, #0]
 800873c:	9805      	ldr	r0, [sp, #20]
 800873e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008740:	a919      	add	r1, sp, #100	@ 0x64
 8008742:	f001 fb0d 	bl	8009d60 <__gethex>
 8008746:	f010 060f 	ands.w	r6, r0, #15
 800874a:	4604      	mov	r4, r0
 800874c:	d005      	beq.n	800875a <_strtod_l+0x72>
 800874e:	2e06      	cmp	r6, #6
 8008750:	d126      	bne.n	80087a0 <_strtod_l+0xb8>
 8008752:	2300      	movs	r3, #0
 8008754:	3501      	adds	r5, #1
 8008756:	9519      	str	r5, [sp, #100]	@ 0x64
 8008758:	930b      	str	r3, [sp, #44]	@ 0x2c
 800875a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800875c:	2b00      	cmp	r3, #0
 800875e:	f040 8584 	bne.w	800926a <_strtod_l+0xb82>
 8008762:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008764:	b1bb      	cbz	r3, 8008796 <_strtod_l+0xae>
 8008766:	4650      	mov	r0, sl
 8008768:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800876c:	b01f      	add	sp, #124	@ 0x7c
 800876e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008772:	2920      	cmp	r1, #32
 8008774:	d1d0      	bne.n	8008718 <_strtod_l+0x30>
 8008776:	3201      	adds	r2, #1
 8008778:	e7c3      	b.n	8008702 <_strtod_l+0x1a>
 800877a:	292d      	cmp	r1, #45	@ 0x2d
 800877c:	d1cc      	bne.n	8008718 <_strtod_l+0x30>
 800877e:	2101      	movs	r1, #1
 8008780:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008782:	1c51      	adds	r1, r2, #1
 8008784:	9119      	str	r1, [sp, #100]	@ 0x64
 8008786:	7852      	ldrb	r2, [r2, #1]
 8008788:	2a00      	cmp	r2, #0
 800878a:	d1c7      	bne.n	800871c <_strtod_l+0x34>
 800878c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800878e:	9419      	str	r4, [sp, #100]	@ 0x64
 8008790:	2b00      	cmp	r3, #0
 8008792:	f040 8568 	bne.w	8009266 <_strtod_l+0xb7e>
 8008796:	4650      	mov	r0, sl
 8008798:	4659      	mov	r1, fp
 800879a:	e7e7      	b.n	800876c <_strtod_l+0x84>
 800879c:	2100      	movs	r1, #0
 800879e:	e7ef      	b.n	8008780 <_strtod_l+0x98>
 80087a0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80087a2:	b13a      	cbz	r2, 80087b4 <_strtod_l+0xcc>
 80087a4:	2135      	movs	r1, #53	@ 0x35
 80087a6:	a81c      	add	r0, sp, #112	@ 0x70
 80087a8:	f7ff ff36 	bl	8008618 <__copybits>
 80087ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80087ae:	9805      	ldr	r0, [sp, #20]
 80087b0:	f7ff fb10 	bl	8007dd4 <_Bfree>
 80087b4:	3e01      	subs	r6, #1
 80087b6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80087b8:	2e04      	cmp	r6, #4
 80087ba:	d806      	bhi.n	80087ca <_strtod_l+0xe2>
 80087bc:	e8df f006 	tbb	[pc, r6]
 80087c0:	201d0314 	.word	0x201d0314
 80087c4:	14          	.byte	0x14
 80087c5:	00          	.byte	0x00
 80087c6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80087ca:	05e1      	lsls	r1, r4, #23
 80087cc:	bf48      	it	mi
 80087ce:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80087d2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80087d6:	0d1b      	lsrs	r3, r3, #20
 80087d8:	051b      	lsls	r3, r3, #20
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d1bd      	bne.n	800875a <_strtod_l+0x72>
 80087de:	f7fe fb2b 	bl	8006e38 <__errno>
 80087e2:	2322      	movs	r3, #34	@ 0x22
 80087e4:	6003      	str	r3, [r0, #0]
 80087e6:	e7b8      	b.n	800875a <_strtod_l+0x72>
 80087e8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80087ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80087f0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80087f4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80087f8:	e7e7      	b.n	80087ca <_strtod_l+0xe2>
 80087fa:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8008974 <_strtod_l+0x28c>
 80087fe:	e7e4      	b.n	80087ca <_strtod_l+0xe2>
 8008800:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008804:	f04f 3aff 	mov.w	sl, #4294967295
 8008808:	e7df      	b.n	80087ca <_strtod_l+0xe2>
 800880a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800880c:	1c5a      	adds	r2, r3, #1
 800880e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008810:	785b      	ldrb	r3, [r3, #1]
 8008812:	2b30      	cmp	r3, #48	@ 0x30
 8008814:	d0f9      	beq.n	800880a <_strtod_l+0x122>
 8008816:	2b00      	cmp	r3, #0
 8008818:	d09f      	beq.n	800875a <_strtod_l+0x72>
 800881a:	2301      	movs	r3, #1
 800881c:	9309      	str	r3, [sp, #36]	@ 0x24
 800881e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008820:	220a      	movs	r2, #10
 8008822:	930c      	str	r3, [sp, #48]	@ 0x30
 8008824:	2300      	movs	r3, #0
 8008826:	461f      	mov	r7, r3
 8008828:	9308      	str	r3, [sp, #32]
 800882a:	930a      	str	r3, [sp, #40]	@ 0x28
 800882c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800882e:	7805      	ldrb	r5, [r0, #0]
 8008830:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008834:	b2d9      	uxtb	r1, r3
 8008836:	2909      	cmp	r1, #9
 8008838:	d928      	bls.n	800888c <_strtod_l+0x1a4>
 800883a:	2201      	movs	r2, #1
 800883c:	494e      	ldr	r1, [pc, #312]	@ (8008978 <_strtod_l+0x290>)
 800883e:	f001 f99c 	bl	8009b7a <strncmp>
 8008842:	2800      	cmp	r0, #0
 8008844:	d032      	beq.n	80088ac <_strtod_l+0x1c4>
 8008846:	2000      	movs	r0, #0
 8008848:	462a      	mov	r2, r5
 800884a:	4681      	mov	r9, r0
 800884c:	463d      	mov	r5, r7
 800884e:	4603      	mov	r3, r0
 8008850:	2a65      	cmp	r2, #101	@ 0x65
 8008852:	d001      	beq.n	8008858 <_strtod_l+0x170>
 8008854:	2a45      	cmp	r2, #69	@ 0x45
 8008856:	d114      	bne.n	8008882 <_strtod_l+0x19a>
 8008858:	b91d      	cbnz	r5, 8008862 <_strtod_l+0x17a>
 800885a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800885c:	4302      	orrs	r2, r0
 800885e:	d095      	beq.n	800878c <_strtod_l+0xa4>
 8008860:	2500      	movs	r5, #0
 8008862:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008864:	1c62      	adds	r2, r4, #1
 8008866:	9219      	str	r2, [sp, #100]	@ 0x64
 8008868:	7862      	ldrb	r2, [r4, #1]
 800886a:	2a2b      	cmp	r2, #43	@ 0x2b
 800886c:	d077      	beq.n	800895e <_strtod_l+0x276>
 800886e:	2a2d      	cmp	r2, #45	@ 0x2d
 8008870:	d07b      	beq.n	800896a <_strtod_l+0x282>
 8008872:	f04f 0c00 	mov.w	ip, #0
 8008876:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800887a:	2909      	cmp	r1, #9
 800887c:	f240 8082 	bls.w	8008984 <_strtod_l+0x29c>
 8008880:	9419      	str	r4, [sp, #100]	@ 0x64
 8008882:	f04f 0800 	mov.w	r8, #0
 8008886:	e0a2      	b.n	80089ce <_strtod_l+0x2e6>
 8008888:	2300      	movs	r3, #0
 800888a:	e7c7      	b.n	800881c <_strtod_l+0x134>
 800888c:	2f08      	cmp	r7, #8
 800888e:	bfd5      	itete	le
 8008890:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008892:	9908      	ldrgt	r1, [sp, #32]
 8008894:	fb02 3301 	mlale	r3, r2, r1, r3
 8008898:	fb02 3301 	mlagt	r3, r2, r1, r3
 800889c:	f100 0001 	add.w	r0, r0, #1
 80088a0:	bfd4      	ite	le
 80088a2:	930a      	strle	r3, [sp, #40]	@ 0x28
 80088a4:	9308      	strgt	r3, [sp, #32]
 80088a6:	3701      	adds	r7, #1
 80088a8:	9019      	str	r0, [sp, #100]	@ 0x64
 80088aa:	e7bf      	b.n	800882c <_strtod_l+0x144>
 80088ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088ae:	1c5a      	adds	r2, r3, #1
 80088b0:	9219      	str	r2, [sp, #100]	@ 0x64
 80088b2:	785a      	ldrb	r2, [r3, #1]
 80088b4:	b37f      	cbz	r7, 8008916 <_strtod_l+0x22e>
 80088b6:	4681      	mov	r9, r0
 80088b8:	463d      	mov	r5, r7
 80088ba:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80088be:	2b09      	cmp	r3, #9
 80088c0:	d912      	bls.n	80088e8 <_strtod_l+0x200>
 80088c2:	2301      	movs	r3, #1
 80088c4:	e7c4      	b.n	8008850 <_strtod_l+0x168>
 80088c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088c8:	3001      	adds	r0, #1
 80088ca:	1c5a      	adds	r2, r3, #1
 80088cc:	9219      	str	r2, [sp, #100]	@ 0x64
 80088ce:	785a      	ldrb	r2, [r3, #1]
 80088d0:	2a30      	cmp	r2, #48	@ 0x30
 80088d2:	d0f8      	beq.n	80088c6 <_strtod_l+0x1de>
 80088d4:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80088d8:	2b08      	cmp	r3, #8
 80088da:	f200 84cb 	bhi.w	8009274 <_strtod_l+0xb8c>
 80088de:	4681      	mov	r9, r0
 80088e0:	2000      	movs	r0, #0
 80088e2:	4605      	mov	r5, r0
 80088e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088e6:	930c      	str	r3, [sp, #48]	@ 0x30
 80088e8:	3a30      	subs	r2, #48	@ 0x30
 80088ea:	f100 0301 	add.w	r3, r0, #1
 80088ee:	d02a      	beq.n	8008946 <_strtod_l+0x25e>
 80088f0:	4499      	add	r9, r3
 80088f2:	210a      	movs	r1, #10
 80088f4:	462b      	mov	r3, r5
 80088f6:	eb00 0c05 	add.w	ip, r0, r5
 80088fa:	4563      	cmp	r3, ip
 80088fc:	d10d      	bne.n	800891a <_strtod_l+0x232>
 80088fe:	1c69      	adds	r1, r5, #1
 8008900:	4401      	add	r1, r0
 8008902:	4428      	add	r0, r5
 8008904:	2808      	cmp	r0, #8
 8008906:	dc16      	bgt.n	8008936 <_strtod_l+0x24e>
 8008908:	230a      	movs	r3, #10
 800890a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800890c:	fb03 2300 	mla	r3, r3, r0, r2
 8008910:	930a      	str	r3, [sp, #40]	@ 0x28
 8008912:	2300      	movs	r3, #0
 8008914:	e018      	b.n	8008948 <_strtod_l+0x260>
 8008916:	4638      	mov	r0, r7
 8008918:	e7da      	b.n	80088d0 <_strtod_l+0x1e8>
 800891a:	2b08      	cmp	r3, #8
 800891c:	f103 0301 	add.w	r3, r3, #1
 8008920:	dc03      	bgt.n	800892a <_strtod_l+0x242>
 8008922:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008924:	434e      	muls	r6, r1
 8008926:	960a      	str	r6, [sp, #40]	@ 0x28
 8008928:	e7e7      	b.n	80088fa <_strtod_l+0x212>
 800892a:	2b10      	cmp	r3, #16
 800892c:	bfde      	ittt	le
 800892e:	9e08      	ldrle	r6, [sp, #32]
 8008930:	434e      	mulle	r6, r1
 8008932:	9608      	strle	r6, [sp, #32]
 8008934:	e7e1      	b.n	80088fa <_strtod_l+0x212>
 8008936:	280f      	cmp	r0, #15
 8008938:	dceb      	bgt.n	8008912 <_strtod_l+0x22a>
 800893a:	230a      	movs	r3, #10
 800893c:	9808      	ldr	r0, [sp, #32]
 800893e:	fb03 2300 	mla	r3, r3, r0, r2
 8008942:	9308      	str	r3, [sp, #32]
 8008944:	e7e5      	b.n	8008912 <_strtod_l+0x22a>
 8008946:	4629      	mov	r1, r5
 8008948:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800894a:	460d      	mov	r5, r1
 800894c:	1c50      	adds	r0, r2, #1
 800894e:	9019      	str	r0, [sp, #100]	@ 0x64
 8008950:	7852      	ldrb	r2, [r2, #1]
 8008952:	4618      	mov	r0, r3
 8008954:	e7b1      	b.n	80088ba <_strtod_l+0x1d2>
 8008956:	f04f 0900 	mov.w	r9, #0
 800895a:	2301      	movs	r3, #1
 800895c:	e77d      	b.n	800885a <_strtod_l+0x172>
 800895e:	f04f 0c00 	mov.w	ip, #0
 8008962:	1ca2      	adds	r2, r4, #2
 8008964:	9219      	str	r2, [sp, #100]	@ 0x64
 8008966:	78a2      	ldrb	r2, [r4, #2]
 8008968:	e785      	b.n	8008876 <_strtod_l+0x18e>
 800896a:	f04f 0c01 	mov.w	ip, #1
 800896e:	e7f8      	b.n	8008962 <_strtod_l+0x27a>
 8008970:	0800aff0 	.word	0x0800aff0
 8008974:	7ff00000 	.word	0x7ff00000
 8008978:	0800afd8 	.word	0x0800afd8
 800897c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800897e:	1c51      	adds	r1, r2, #1
 8008980:	9119      	str	r1, [sp, #100]	@ 0x64
 8008982:	7852      	ldrb	r2, [r2, #1]
 8008984:	2a30      	cmp	r2, #48	@ 0x30
 8008986:	d0f9      	beq.n	800897c <_strtod_l+0x294>
 8008988:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800898c:	2908      	cmp	r1, #8
 800898e:	f63f af78 	bhi.w	8008882 <_strtod_l+0x19a>
 8008992:	f04f 080a 	mov.w	r8, #10
 8008996:	3a30      	subs	r2, #48	@ 0x30
 8008998:	920e      	str	r2, [sp, #56]	@ 0x38
 800899a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800899c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800899e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80089a0:	1c56      	adds	r6, r2, #1
 80089a2:	9619      	str	r6, [sp, #100]	@ 0x64
 80089a4:	7852      	ldrb	r2, [r2, #1]
 80089a6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80089aa:	f1be 0f09 	cmp.w	lr, #9
 80089ae:	d939      	bls.n	8008a24 <_strtod_l+0x33c>
 80089b0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80089b2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80089b6:	1a76      	subs	r6, r6, r1
 80089b8:	2e08      	cmp	r6, #8
 80089ba:	dc03      	bgt.n	80089c4 <_strtod_l+0x2dc>
 80089bc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80089be:	4588      	cmp	r8, r1
 80089c0:	bfa8      	it	ge
 80089c2:	4688      	movge	r8, r1
 80089c4:	f1bc 0f00 	cmp.w	ip, #0
 80089c8:	d001      	beq.n	80089ce <_strtod_l+0x2e6>
 80089ca:	f1c8 0800 	rsb	r8, r8, #0
 80089ce:	2d00      	cmp	r5, #0
 80089d0:	d14e      	bne.n	8008a70 <_strtod_l+0x388>
 80089d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80089d4:	4308      	orrs	r0, r1
 80089d6:	f47f aec0 	bne.w	800875a <_strtod_l+0x72>
 80089da:	2b00      	cmp	r3, #0
 80089dc:	f47f aed6 	bne.w	800878c <_strtod_l+0xa4>
 80089e0:	2a69      	cmp	r2, #105	@ 0x69
 80089e2:	d028      	beq.n	8008a36 <_strtod_l+0x34e>
 80089e4:	dc25      	bgt.n	8008a32 <_strtod_l+0x34a>
 80089e6:	2a49      	cmp	r2, #73	@ 0x49
 80089e8:	d025      	beq.n	8008a36 <_strtod_l+0x34e>
 80089ea:	2a4e      	cmp	r2, #78	@ 0x4e
 80089ec:	f47f aece 	bne.w	800878c <_strtod_l+0xa4>
 80089f0:	499a      	ldr	r1, [pc, #616]	@ (8008c5c <_strtod_l+0x574>)
 80089f2:	a819      	add	r0, sp, #100	@ 0x64
 80089f4:	f001 fbd6 	bl	800a1a4 <__match>
 80089f8:	2800      	cmp	r0, #0
 80089fa:	f43f aec7 	beq.w	800878c <_strtod_l+0xa4>
 80089fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a00:	781b      	ldrb	r3, [r3, #0]
 8008a02:	2b28      	cmp	r3, #40	@ 0x28
 8008a04:	d12e      	bne.n	8008a64 <_strtod_l+0x37c>
 8008a06:	4996      	ldr	r1, [pc, #600]	@ (8008c60 <_strtod_l+0x578>)
 8008a08:	aa1c      	add	r2, sp, #112	@ 0x70
 8008a0a:	a819      	add	r0, sp, #100	@ 0x64
 8008a0c:	f001 fbde 	bl	800a1cc <__hexnan>
 8008a10:	2805      	cmp	r0, #5
 8008a12:	d127      	bne.n	8008a64 <_strtod_l+0x37c>
 8008a14:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008a16:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008a1a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008a1e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008a22:	e69a      	b.n	800875a <_strtod_l+0x72>
 8008a24:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008a26:	fb08 2101 	mla	r1, r8, r1, r2
 8008a2a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008a2e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008a30:	e7b5      	b.n	800899e <_strtod_l+0x2b6>
 8008a32:	2a6e      	cmp	r2, #110	@ 0x6e
 8008a34:	e7da      	b.n	80089ec <_strtod_l+0x304>
 8008a36:	498b      	ldr	r1, [pc, #556]	@ (8008c64 <_strtod_l+0x57c>)
 8008a38:	a819      	add	r0, sp, #100	@ 0x64
 8008a3a:	f001 fbb3 	bl	800a1a4 <__match>
 8008a3e:	2800      	cmp	r0, #0
 8008a40:	f43f aea4 	beq.w	800878c <_strtod_l+0xa4>
 8008a44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a46:	4988      	ldr	r1, [pc, #544]	@ (8008c68 <_strtod_l+0x580>)
 8008a48:	3b01      	subs	r3, #1
 8008a4a:	a819      	add	r0, sp, #100	@ 0x64
 8008a4c:	9319      	str	r3, [sp, #100]	@ 0x64
 8008a4e:	f001 fba9 	bl	800a1a4 <__match>
 8008a52:	b910      	cbnz	r0, 8008a5a <_strtod_l+0x372>
 8008a54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a56:	3301      	adds	r3, #1
 8008a58:	9319      	str	r3, [sp, #100]	@ 0x64
 8008a5a:	f04f 0a00 	mov.w	sl, #0
 8008a5e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8008c6c <_strtod_l+0x584>
 8008a62:	e67a      	b.n	800875a <_strtod_l+0x72>
 8008a64:	4882      	ldr	r0, [pc, #520]	@ (8008c70 <_strtod_l+0x588>)
 8008a66:	f001 f8db 	bl	8009c20 <nan>
 8008a6a:	4682      	mov	sl, r0
 8008a6c:	468b      	mov	fp, r1
 8008a6e:	e674      	b.n	800875a <_strtod_l+0x72>
 8008a70:	eba8 0309 	sub.w	r3, r8, r9
 8008a74:	2f00      	cmp	r7, #0
 8008a76:	bf08      	it	eq
 8008a78:	462f      	moveq	r7, r5
 8008a7a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008a7c:	2d10      	cmp	r5, #16
 8008a7e:	462c      	mov	r4, r5
 8008a80:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a82:	bfa8      	it	ge
 8008a84:	2410      	movge	r4, #16
 8008a86:	f7f7 fcad 	bl	80003e4 <__aeabi_ui2d>
 8008a8a:	2d09      	cmp	r5, #9
 8008a8c:	4682      	mov	sl, r0
 8008a8e:	468b      	mov	fp, r1
 8008a90:	dc11      	bgt.n	8008ab6 <_strtod_l+0x3ce>
 8008a92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	f43f ae60 	beq.w	800875a <_strtod_l+0x72>
 8008a9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a9c:	dd76      	ble.n	8008b8c <_strtod_l+0x4a4>
 8008a9e:	2b16      	cmp	r3, #22
 8008aa0:	dc5d      	bgt.n	8008b5e <_strtod_l+0x476>
 8008aa2:	4974      	ldr	r1, [pc, #464]	@ (8008c74 <_strtod_l+0x58c>)
 8008aa4:	4652      	mov	r2, sl
 8008aa6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008aaa:	465b      	mov	r3, fp
 8008aac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ab0:	f7f7 fd12 	bl	80004d8 <__aeabi_dmul>
 8008ab4:	e7d9      	b.n	8008a6a <_strtod_l+0x382>
 8008ab6:	4b6f      	ldr	r3, [pc, #444]	@ (8008c74 <_strtod_l+0x58c>)
 8008ab8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008abc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008ac0:	f7f7 fd0a 	bl	80004d8 <__aeabi_dmul>
 8008ac4:	4682      	mov	sl, r0
 8008ac6:	9808      	ldr	r0, [sp, #32]
 8008ac8:	468b      	mov	fp, r1
 8008aca:	f7f7 fc8b 	bl	80003e4 <__aeabi_ui2d>
 8008ace:	4602      	mov	r2, r0
 8008ad0:	460b      	mov	r3, r1
 8008ad2:	4650      	mov	r0, sl
 8008ad4:	4659      	mov	r1, fp
 8008ad6:	f7f7 fb49 	bl	800016c <__adddf3>
 8008ada:	2d0f      	cmp	r5, #15
 8008adc:	4682      	mov	sl, r0
 8008ade:	468b      	mov	fp, r1
 8008ae0:	ddd7      	ble.n	8008a92 <_strtod_l+0x3aa>
 8008ae2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ae4:	1b2c      	subs	r4, r5, r4
 8008ae6:	441c      	add	r4, r3
 8008ae8:	2c00      	cmp	r4, #0
 8008aea:	f340 8096 	ble.w	8008c1a <_strtod_l+0x532>
 8008aee:	f014 030f 	ands.w	r3, r4, #15
 8008af2:	d00a      	beq.n	8008b0a <_strtod_l+0x422>
 8008af4:	495f      	ldr	r1, [pc, #380]	@ (8008c74 <_strtod_l+0x58c>)
 8008af6:	4652      	mov	r2, sl
 8008af8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008afc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b00:	465b      	mov	r3, fp
 8008b02:	f7f7 fce9 	bl	80004d8 <__aeabi_dmul>
 8008b06:	4682      	mov	sl, r0
 8008b08:	468b      	mov	fp, r1
 8008b0a:	f034 040f 	bics.w	r4, r4, #15
 8008b0e:	d073      	beq.n	8008bf8 <_strtod_l+0x510>
 8008b10:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008b14:	dd48      	ble.n	8008ba8 <_strtod_l+0x4c0>
 8008b16:	2400      	movs	r4, #0
 8008b18:	46a0      	mov	r8, r4
 8008b1a:	46a1      	mov	r9, r4
 8008b1c:	940a      	str	r4, [sp, #40]	@ 0x28
 8008b1e:	2322      	movs	r3, #34	@ 0x22
 8008b20:	f04f 0a00 	mov.w	sl, #0
 8008b24:	9a05      	ldr	r2, [sp, #20]
 8008b26:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8008c6c <_strtod_l+0x584>
 8008b2a:	6013      	str	r3, [r2, #0]
 8008b2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	f43f ae13 	beq.w	800875a <_strtod_l+0x72>
 8008b34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b36:	9805      	ldr	r0, [sp, #20]
 8008b38:	f7ff f94c 	bl	8007dd4 <_Bfree>
 8008b3c:	4649      	mov	r1, r9
 8008b3e:	9805      	ldr	r0, [sp, #20]
 8008b40:	f7ff f948 	bl	8007dd4 <_Bfree>
 8008b44:	4641      	mov	r1, r8
 8008b46:	9805      	ldr	r0, [sp, #20]
 8008b48:	f7ff f944 	bl	8007dd4 <_Bfree>
 8008b4c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008b4e:	9805      	ldr	r0, [sp, #20]
 8008b50:	f7ff f940 	bl	8007dd4 <_Bfree>
 8008b54:	4621      	mov	r1, r4
 8008b56:	9805      	ldr	r0, [sp, #20]
 8008b58:	f7ff f93c 	bl	8007dd4 <_Bfree>
 8008b5c:	e5fd      	b.n	800875a <_strtod_l+0x72>
 8008b5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b60:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008b64:	4293      	cmp	r3, r2
 8008b66:	dbbc      	blt.n	8008ae2 <_strtod_l+0x3fa>
 8008b68:	4c42      	ldr	r4, [pc, #264]	@ (8008c74 <_strtod_l+0x58c>)
 8008b6a:	f1c5 050f 	rsb	r5, r5, #15
 8008b6e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008b72:	4652      	mov	r2, sl
 8008b74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b78:	465b      	mov	r3, fp
 8008b7a:	f7f7 fcad 	bl	80004d8 <__aeabi_dmul>
 8008b7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b80:	1b5d      	subs	r5, r3, r5
 8008b82:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008b86:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008b8a:	e791      	b.n	8008ab0 <_strtod_l+0x3c8>
 8008b8c:	3316      	adds	r3, #22
 8008b8e:	dba8      	blt.n	8008ae2 <_strtod_l+0x3fa>
 8008b90:	4b38      	ldr	r3, [pc, #224]	@ (8008c74 <_strtod_l+0x58c>)
 8008b92:	eba9 0808 	sub.w	r8, r9, r8
 8008b96:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008b9a:	4650      	mov	r0, sl
 8008b9c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008ba0:	4659      	mov	r1, fp
 8008ba2:	f7f7 fdc3 	bl	800072c <__aeabi_ddiv>
 8008ba6:	e760      	b.n	8008a6a <_strtod_l+0x382>
 8008ba8:	4b33      	ldr	r3, [pc, #204]	@ (8008c78 <_strtod_l+0x590>)
 8008baa:	4650      	mov	r0, sl
 8008bac:	9308      	str	r3, [sp, #32]
 8008bae:	2300      	movs	r3, #0
 8008bb0:	4659      	mov	r1, fp
 8008bb2:	461e      	mov	r6, r3
 8008bb4:	1124      	asrs	r4, r4, #4
 8008bb6:	2c01      	cmp	r4, #1
 8008bb8:	dc21      	bgt.n	8008bfe <_strtod_l+0x516>
 8008bba:	b10b      	cbz	r3, 8008bc0 <_strtod_l+0x4d8>
 8008bbc:	4682      	mov	sl, r0
 8008bbe:	468b      	mov	fp, r1
 8008bc0:	492d      	ldr	r1, [pc, #180]	@ (8008c78 <_strtod_l+0x590>)
 8008bc2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008bc6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008bca:	4652      	mov	r2, sl
 8008bcc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bd0:	465b      	mov	r3, fp
 8008bd2:	f7f7 fc81 	bl	80004d8 <__aeabi_dmul>
 8008bd6:	4b25      	ldr	r3, [pc, #148]	@ (8008c6c <_strtod_l+0x584>)
 8008bd8:	460a      	mov	r2, r1
 8008bda:	400b      	ands	r3, r1
 8008bdc:	4927      	ldr	r1, [pc, #156]	@ (8008c7c <_strtod_l+0x594>)
 8008bde:	4682      	mov	sl, r0
 8008be0:	428b      	cmp	r3, r1
 8008be2:	d898      	bhi.n	8008b16 <_strtod_l+0x42e>
 8008be4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008be8:	428b      	cmp	r3, r1
 8008bea:	bf86      	itte	hi
 8008bec:	f04f 3aff 	movhi.w	sl, #4294967295
 8008bf0:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8008c80 <_strtod_l+0x598>
 8008bf4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	9308      	str	r3, [sp, #32]
 8008bfc:	e07a      	b.n	8008cf4 <_strtod_l+0x60c>
 8008bfe:	07e2      	lsls	r2, r4, #31
 8008c00:	d505      	bpl.n	8008c0e <_strtod_l+0x526>
 8008c02:	9b08      	ldr	r3, [sp, #32]
 8008c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c08:	f7f7 fc66 	bl	80004d8 <__aeabi_dmul>
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	9a08      	ldr	r2, [sp, #32]
 8008c10:	3601      	adds	r6, #1
 8008c12:	3208      	adds	r2, #8
 8008c14:	1064      	asrs	r4, r4, #1
 8008c16:	9208      	str	r2, [sp, #32]
 8008c18:	e7cd      	b.n	8008bb6 <_strtod_l+0x4ce>
 8008c1a:	d0ed      	beq.n	8008bf8 <_strtod_l+0x510>
 8008c1c:	4264      	negs	r4, r4
 8008c1e:	f014 020f 	ands.w	r2, r4, #15
 8008c22:	d00a      	beq.n	8008c3a <_strtod_l+0x552>
 8008c24:	4b13      	ldr	r3, [pc, #76]	@ (8008c74 <_strtod_l+0x58c>)
 8008c26:	4650      	mov	r0, sl
 8008c28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c2c:	4659      	mov	r1, fp
 8008c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c32:	f7f7 fd7b 	bl	800072c <__aeabi_ddiv>
 8008c36:	4682      	mov	sl, r0
 8008c38:	468b      	mov	fp, r1
 8008c3a:	1124      	asrs	r4, r4, #4
 8008c3c:	d0dc      	beq.n	8008bf8 <_strtod_l+0x510>
 8008c3e:	2c1f      	cmp	r4, #31
 8008c40:	dd20      	ble.n	8008c84 <_strtod_l+0x59c>
 8008c42:	2400      	movs	r4, #0
 8008c44:	46a0      	mov	r8, r4
 8008c46:	46a1      	mov	r9, r4
 8008c48:	940a      	str	r4, [sp, #40]	@ 0x28
 8008c4a:	2322      	movs	r3, #34	@ 0x22
 8008c4c:	9a05      	ldr	r2, [sp, #20]
 8008c4e:	f04f 0a00 	mov.w	sl, #0
 8008c52:	f04f 0b00 	mov.w	fp, #0
 8008c56:	6013      	str	r3, [r2, #0]
 8008c58:	e768      	b.n	8008b2c <_strtod_l+0x444>
 8008c5a:	bf00      	nop
 8008c5c:	0800adc3 	.word	0x0800adc3
 8008c60:	0800afdc 	.word	0x0800afdc
 8008c64:	0800adbb 	.word	0x0800adbb
 8008c68:	0800adf2 	.word	0x0800adf2
 8008c6c:	7ff00000 	.word	0x7ff00000
 8008c70:	0800b185 	.word	0x0800b185
 8008c74:	0800af10 	.word	0x0800af10
 8008c78:	0800aee8 	.word	0x0800aee8
 8008c7c:	7ca00000 	.word	0x7ca00000
 8008c80:	7fefffff 	.word	0x7fefffff
 8008c84:	f014 0310 	ands.w	r3, r4, #16
 8008c88:	bf18      	it	ne
 8008c8a:	236a      	movne	r3, #106	@ 0x6a
 8008c8c:	4650      	mov	r0, sl
 8008c8e:	9308      	str	r3, [sp, #32]
 8008c90:	4659      	mov	r1, fp
 8008c92:	2300      	movs	r3, #0
 8008c94:	4ea9      	ldr	r6, [pc, #676]	@ (8008f3c <_strtod_l+0x854>)
 8008c96:	07e2      	lsls	r2, r4, #31
 8008c98:	d504      	bpl.n	8008ca4 <_strtod_l+0x5bc>
 8008c9a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008c9e:	f7f7 fc1b 	bl	80004d8 <__aeabi_dmul>
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	1064      	asrs	r4, r4, #1
 8008ca6:	f106 0608 	add.w	r6, r6, #8
 8008caa:	d1f4      	bne.n	8008c96 <_strtod_l+0x5ae>
 8008cac:	b10b      	cbz	r3, 8008cb2 <_strtod_l+0x5ca>
 8008cae:	4682      	mov	sl, r0
 8008cb0:	468b      	mov	fp, r1
 8008cb2:	9b08      	ldr	r3, [sp, #32]
 8008cb4:	b1b3      	cbz	r3, 8008ce4 <_strtod_l+0x5fc>
 8008cb6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008cba:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	4659      	mov	r1, fp
 8008cc2:	dd0f      	ble.n	8008ce4 <_strtod_l+0x5fc>
 8008cc4:	2b1f      	cmp	r3, #31
 8008cc6:	dd57      	ble.n	8008d78 <_strtod_l+0x690>
 8008cc8:	2b34      	cmp	r3, #52	@ 0x34
 8008cca:	bfd8      	it	le
 8008ccc:	f04f 33ff 	movle.w	r3, #4294967295
 8008cd0:	f04f 0a00 	mov.w	sl, #0
 8008cd4:	bfcf      	iteee	gt
 8008cd6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008cda:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008cde:	4093      	lslle	r3, r2
 8008ce0:	ea03 0b01 	andle.w	fp, r3, r1
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	4650      	mov	r0, sl
 8008cea:	4659      	mov	r1, fp
 8008cec:	f7f7 fe5c 	bl	80009a8 <__aeabi_dcmpeq>
 8008cf0:	2800      	cmp	r0, #0
 8008cf2:	d1a6      	bne.n	8008c42 <_strtod_l+0x55a>
 8008cf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cf6:	463a      	mov	r2, r7
 8008cf8:	9300      	str	r3, [sp, #0]
 8008cfa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008cfc:	462b      	mov	r3, r5
 8008cfe:	9805      	ldr	r0, [sp, #20]
 8008d00:	f7ff f8d0 	bl	8007ea4 <__s2b>
 8008d04:	900a      	str	r0, [sp, #40]	@ 0x28
 8008d06:	2800      	cmp	r0, #0
 8008d08:	f43f af05 	beq.w	8008b16 <_strtod_l+0x42e>
 8008d0c:	2400      	movs	r4, #0
 8008d0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d10:	eba9 0308 	sub.w	r3, r9, r8
 8008d14:	2a00      	cmp	r2, #0
 8008d16:	bfa8      	it	ge
 8008d18:	2300      	movge	r3, #0
 8008d1a:	46a0      	mov	r8, r4
 8008d1c:	9312      	str	r3, [sp, #72]	@ 0x48
 8008d1e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008d22:	9316      	str	r3, [sp, #88]	@ 0x58
 8008d24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d26:	9805      	ldr	r0, [sp, #20]
 8008d28:	6859      	ldr	r1, [r3, #4]
 8008d2a:	f7ff f813 	bl	8007d54 <_Balloc>
 8008d2e:	4681      	mov	r9, r0
 8008d30:	2800      	cmp	r0, #0
 8008d32:	f43f aef4 	beq.w	8008b1e <_strtod_l+0x436>
 8008d36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d38:	300c      	adds	r0, #12
 8008d3a:	691a      	ldr	r2, [r3, #16]
 8008d3c:	f103 010c 	add.w	r1, r3, #12
 8008d40:	3202      	adds	r2, #2
 8008d42:	0092      	lsls	r2, r2, #2
 8008d44:	f000 ff5e 	bl	8009c04 <memcpy>
 8008d48:	ab1c      	add	r3, sp, #112	@ 0x70
 8008d4a:	9301      	str	r3, [sp, #4]
 8008d4c:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008d4e:	9300      	str	r3, [sp, #0]
 8008d50:	4652      	mov	r2, sl
 8008d52:	465b      	mov	r3, fp
 8008d54:	9805      	ldr	r0, [sp, #20]
 8008d56:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008d5a:	f7ff fbd5 	bl	8008508 <__d2b>
 8008d5e:	901a      	str	r0, [sp, #104]	@ 0x68
 8008d60:	2800      	cmp	r0, #0
 8008d62:	f43f aedc 	beq.w	8008b1e <_strtod_l+0x436>
 8008d66:	2101      	movs	r1, #1
 8008d68:	9805      	ldr	r0, [sp, #20]
 8008d6a:	f7ff f931 	bl	8007fd0 <__i2b>
 8008d6e:	4680      	mov	r8, r0
 8008d70:	b948      	cbnz	r0, 8008d86 <_strtod_l+0x69e>
 8008d72:	f04f 0800 	mov.w	r8, #0
 8008d76:	e6d2      	b.n	8008b1e <_strtod_l+0x436>
 8008d78:	f04f 32ff 	mov.w	r2, #4294967295
 8008d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8008d80:	ea03 0a0a 	and.w	sl, r3, sl
 8008d84:	e7ae      	b.n	8008ce4 <_strtod_l+0x5fc>
 8008d86:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008d88:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008d8a:	2d00      	cmp	r5, #0
 8008d8c:	bfab      	itete	ge
 8008d8e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008d90:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008d92:	18ef      	addge	r7, r5, r3
 8008d94:	1b5e      	sublt	r6, r3, r5
 8008d96:	9b08      	ldr	r3, [sp, #32]
 8008d98:	bfa8      	it	ge
 8008d9a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008d9c:	eba5 0503 	sub.w	r5, r5, r3
 8008da0:	4415      	add	r5, r2
 8008da2:	4b67      	ldr	r3, [pc, #412]	@ (8008f40 <_strtod_l+0x858>)
 8008da4:	f105 35ff 	add.w	r5, r5, #4294967295
 8008da8:	bfb8      	it	lt
 8008daa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008dac:	429d      	cmp	r5, r3
 8008dae:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008db2:	da50      	bge.n	8008e56 <_strtod_l+0x76e>
 8008db4:	1b5b      	subs	r3, r3, r5
 8008db6:	2b1f      	cmp	r3, #31
 8008db8:	f04f 0101 	mov.w	r1, #1
 8008dbc:	eba2 0203 	sub.w	r2, r2, r3
 8008dc0:	dc3d      	bgt.n	8008e3e <_strtod_l+0x756>
 8008dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8008dc6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008dc8:	2300      	movs	r3, #0
 8008dca:	9310      	str	r3, [sp, #64]	@ 0x40
 8008dcc:	18bd      	adds	r5, r7, r2
 8008dce:	9b08      	ldr	r3, [sp, #32]
 8008dd0:	42af      	cmp	r7, r5
 8008dd2:	4416      	add	r6, r2
 8008dd4:	441e      	add	r6, r3
 8008dd6:	463b      	mov	r3, r7
 8008dd8:	bfa8      	it	ge
 8008dda:	462b      	movge	r3, r5
 8008ddc:	42b3      	cmp	r3, r6
 8008dde:	bfa8      	it	ge
 8008de0:	4633      	movge	r3, r6
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	bfc2      	ittt	gt
 8008de6:	1aed      	subgt	r5, r5, r3
 8008de8:	1af6      	subgt	r6, r6, r3
 8008dea:	1aff      	subgt	r7, r7, r3
 8008dec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	dd16      	ble.n	8008e20 <_strtod_l+0x738>
 8008df2:	4641      	mov	r1, r8
 8008df4:	461a      	mov	r2, r3
 8008df6:	9805      	ldr	r0, [sp, #20]
 8008df8:	f7ff f9a8 	bl	800814c <__pow5mult>
 8008dfc:	4680      	mov	r8, r0
 8008dfe:	2800      	cmp	r0, #0
 8008e00:	d0b7      	beq.n	8008d72 <_strtod_l+0x68a>
 8008e02:	4601      	mov	r1, r0
 8008e04:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008e06:	9805      	ldr	r0, [sp, #20]
 8008e08:	f7ff f8f8 	bl	8007ffc <__multiply>
 8008e0c:	900e      	str	r0, [sp, #56]	@ 0x38
 8008e0e:	2800      	cmp	r0, #0
 8008e10:	f43f ae85 	beq.w	8008b1e <_strtod_l+0x436>
 8008e14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e16:	9805      	ldr	r0, [sp, #20]
 8008e18:	f7fe ffdc 	bl	8007dd4 <_Bfree>
 8008e1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e1e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008e20:	2d00      	cmp	r5, #0
 8008e22:	dc1d      	bgt.n	8008e60 <_strtod_l+0x778>
 8008e24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	dd23      	ble.n	8008e72 <_strtod_l+0x78a>
 8008e2a:	4649      	mov	r1, r9
 8008e2c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008e2e:	9805      	ldr	r0, [sp, #20]
 8008e30:	f7ff f98c 	bl	800814c <__pow5mult>
 8008e34:	4681      	mov	r9, r0
 8008e36:	b9e0      	cbnz	r0, 8008e72 <_strtod_l+0x78a>
 8008e38:	f04f 0900 	mov.w	r9, #0
 8008e3c:	e66f      	b.n	8008b1e <_strtod_l+0x436>
 8008e3e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008e42:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008e46:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008e4a:	35e2      	adds	r5, #226	@ 0xe2
 8008e4c:	fa01 f305 	lsl.w	r3, r1, r5
 8008e50:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e52:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008e54:	e7ba      	b.n	8008dcc <_strtod_l+0x6e4>
 8008e56:	2300      	movs	r3, #0
 8008e58:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008e5e:	e7b5      	b.n	8008dcc <_strtod_l+0x6e4>
 8008e60:	462a      	mov	r2, r5
 8008e62:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e64:	9805      	ldr	r0, [sp, #20]
 8008e66:	f7ff f9cb 	bl	8008200 <__lshift>
 8008e6a:	901a      	str	r0, [sp, #104]	@ 0x68
 8008e6c:	2800      	cmp	r0, #0
 8008e6e:	d1d9      	bne.n	8008e24 <_strtod_l+0x73c>
 8008e70:	e655      	b.n	8008b1e <_strtod_l+0x436>
 8008e72:	2e00      	cmp	r6, #0
 8008e74:	dd07      	ble.n	8008e86 <_strtod_l+0x79e>
 8008e76:	4649      	mov	r1, r9
 8008e78:	4632      	mov	r2, r6
 8008e7a:	9805      	ldr	r0, [sp, #20]
 8008e7c:	f7ff f9c0 	bl	8008200 <__lshift>
 8008e80:	4681      	mov	r9, r0
 8008e82:	2800      	cmp	r0, #0
 8008e84:	d0d8      	beq.n	8008e38 <_strtod_l+0x750>
 8008e86:	2f00      	cmp	r7, #0
 8008e88:	dd08      	ble.n	8008e9c <_strtod_l+0x7b4>
 8008e8a:	4641      	mov	r1, r8
 8008e8c:	463a      	mov	r2, r7
 8008e8e:	9805      	ldr	r0, [sp, #20]
 8008e90:	f7ff f9b6 	bl	8008200 <__lshift>
 8008e94:	4680      	mov	r8, r0
 8008e96:	2800      	cmp	r0, #0
 8008e98:	f43f ae41 	beq.w	8008b1e <_strtod_l+0x436>
 8008e9c:	464a      	mov	r2, r9
 8008e9e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ea0:	9805      	ldr	r0, [sp, #20]
 8008ea2:	f7ff fa35 	bl	8008310 <__mdiff>
 8008ea6:	4604      	mov	r4, r0
 8008ea8:	2800      	cmp	r0, #0
 8008eaa:	f43f ae38 	beq.w	8008b1e <_strtod_l+0x436>
 8008eae:	68c3      	ldr	r3, [r0, #12]
 8008eb0:	4641      	mov	r1, r8
 8008eb2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	60c3      	str	r3, [r0, #12]
 8008eb8:	f7ff fa0e 	bl	80082d8 <__mcmp>
 8008ebc:	2800      	cmp	r0, #0
 8008ebe:	da45      	bge.n	8008f4c <_strtod_l+0x864>
 8008ec0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ec2:	ea53 030a 	orrs.w	r3, r3, sl
 8008ec6:	d16b      	bne.n	8008fa0 <_strtod_l+0x8b8>
 8008ec8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d167      	bne.n	8008fa0 <_strtod_l+0x8b8>
 8008ed0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008ed4:	0d1b      	lsrs	r3, r3, #20
 8008ed6:	051b      	lsls	r3, r3, #20
 8008ed8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008edc:	d960      	bls.n	8008fa0 <_strtod_l+0x8b8>
 8008ede:	6963      	ldr	r3, [r4, #20]
 8008ee0:	b913      	cbnz	r3, 8008ee8 <_strtod_l+0x800>
 8008ee2:	6923      	ldr	r3, [r4, #16]
 8008ee4:	2b01      	cmp	r3, #1
 8008ee6:	dd5b      	ble.n	8008fa0 <_strtod_l+0x8b8>
 8008ee8:	4621      	mov	r1, r4
 8008eea:	2201      	movs	r2, #1
 8008eec:	9805      	ldr	r0, [sp, #20]
 8008eee:	f7ff f987 	bl	8008200 <__lshift>
 8008ef2:	4641      	mov	r1, r8
 8008ef4:	4604      	mov	r4, r0
 8008ef6:	f7ff f9ef 	bl	80082d8 <__mcmp>
 8008efa:	2800      	cmp	r0, #0
 8008efc:	dd50      	ble.n	8008fa0 <_strtod_l+0x8b8>
 8008efe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008f02:	9a08      	ldr	r2, [sp, #32]
 8008f04:	0d1b      	lsrs	r3, r3, #20
 8008f06:	051b      	lsls	r3, r3, #20
 8008f08:	2a00      	cmp	r2, #0
 8008f0a:	d06a      	beq.n	8008fe2 <_strtod_l+0x8fa>
 8008f0c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008f10:	d867      	bhi.n	8008fe2 <_strtod_l+0x8fa>
 8008f12:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008f16:	f67f ae98 	bls.w	8008c4a <_strtod_l+0x562>
 8008f1a:	4650      	mov	r0, sl
 8008f1c:	4659      	mov	r1, fp
 8008f1e:	4b09      	ldr	r3, [pc, #36]	@ (8008f44 <_strtod_l+0x85c>)
 8008f20:	2200      	movs	r2, #0
 8008f22:	f7f7 fad9 	bl	80004d8 <__aeabi_dmul>
 8008f26:	4b08      	ldr	r3, [pc, #32]	@ (8008f48 <_strtod_l+0x860>)
 8008f28:	4682      	mov	sl, r0
 8008f2a:	400b      	ands	r3, r1
 8008f2c:	468b      	mov	fp, r1
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	f47f ae00 	bne.w	8008b34 <_strtod_l+0x44c>
 8008f34:	2322      	movs	r3, #34	@ 0x22
 8008f36:	9a05      	ldr	r2, [sp, #20]
 8008f38:	6013      	str	r3, [r2, #0]
 8008f3a:	e5fb      	b.n	8008b34 <_strtod_l+0x44c>
 8008f3c:	0800b008 	.word	0x0800b008
 8008f40:	fffffc02 	.word	0xfffffc02
 8008f44:	39500000 	.word	0x39500000
 8008f48:	7ff00000 	.word	0x7ff00000
 8008f4c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008f50:	d165      	bne.n	800901e <_strtod_l+0x936>
 8008f52:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008f54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008f58:	b35a      	cbz	r2, 8008fb2 <_strtod_l+0x8ca>
 8008f5a:	4a99      	ldr	r2, [pc, #612]	@ (80091c0 <_strtod_l+0xad8>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d12b      	bne.n	8008fb8 <_strtod_l+0x8d0>
 8008f60:	9b08      	ldr	r3, [sp, #32]
 8008f62:	4651      	mov	r1, sl
 8008f64:	b303      	cbz	r3, 8008fa8 <_strtod_l+0x8c0>
 8008f66:	465a      	mov	r2, fp
 8008f68:	4b96      	ldr	r3, [pc, #600]	@ (80091c4 <_strtod_l+0xadc>)
 8008f6a:	4013      	ands	r3, r2
 8008f6c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008f70:	f04f 32ff 	mov.w	r2, #4294967295
 8008f74:	d81b      	bhi.n	8008fae <_strtod_l+0x8c6>
 8008f76:	0d1b      	lsrs	r3, r3, #20
 8008f78:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f80:	4299      	cmp	r1, r3
 8008f82:	d119      	bne.n	8008fb8 <_strtod_l+0x8d0>
 8008f84:	4b90      	ldr	r3, [pc, #576]	@ (80091c8 <_strtod_l+0xae0>)
 8008f86:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f88:	429a      	cmp	r2, r3
 8008f8a:	d102      	bne.n	8008f92 <_strtod_l+0x8aa>
 8008f8c:	3101      	adds	r1, #1
 8008f8e:	f43f adc6 	beq.w	8008b1e <_strtod_l+0x436>
 8008f92:	f04f 0a00 	mov.w	sl, #0
 8008f96:	4b8b      	ldr	r3, [pc, #556]	@ (80091c4 <_strtod_l+0xadc>)
 8008f98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f9a:	401a      	ands	r2, r3
 8008f9c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008fa0:	9b08      	ldr	r3, [sp, #32]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d1b9      	bne.n	8008f1a <_strtod_l+0x832>
 8008fa6:	e5c5      	b.n	8008b34 <_strtod_l+0x44c>
 8008fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8008fac:	e7e8      	b.n	8008f80 <_strtod_l+0x898>
 8008fae:	4613      	mov	r3, r2
 8008fb0:	e7e6      	b.n	8008f80 <_strtod_l+0x898>
 8008fb2:	ea53 030a 	orrs.w	r3, r3, sl
 8008fb6:	d0a2      	beq.n	8008efe <_strtod_l+0x816>
 8008fb8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008fba:	b1db      	cbz	r3, 8008ff4 <_strtod_l+0x90c>
 8008fbc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008fbe:	4213      	tst	r3, r2
 8008fc0:	d0ee      	beq.n	8008fa0 <_strtod_l+0x8b8>
 8008fc2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fc4:	4650      	mov	r0, sl
 8008fc6:	4659      	mov	r1, fp
 8008fc8:	9a08      	ldr	r2, [sp, #32]
 8008fca:	b1bb      	cbz	r3, 8008ffc <_strtod_l+0x914>
 8008fcc:	f7ff fb68 	bl	80086a0 <sulp>
 8008fd0:	4602      	mov	r2, r0
 8008fd2:	460b      	mov	r3, r1
 8008fd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008fd8:	f7f7 f8c8 	bl	800016c <__adddf3>
 8008fdc:	4682      	mov	sl, r0
 8008fde:	468b      	mov	fp, r1
 8008fe0:	e7de      	b.n	8008fa0 <_strtod_l+0x8b8>
 8008fe2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008fe6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008fea:	f04f 3aff 	mov.w	sl, #4294967295
 8008fee:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008ff2:	e7d5      	b.n	8008fa0 <_strtod_l+0x8b8>
 8008ff4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008ff6:	ea13 0f0a 	tst.w	r3, sl
 8008ffa:	e7e1      	b.n	8008fc0 <_strtod_l+0x8d8>
 8008ffc:	f7ff fb50 	bl	80086a0 <sulp>
 8009000:	4602      	mov	r2, r0
 8009002:	460b      	mov	r3, r1
 8009004:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009008:	f7f7 f8ae 	bl	8000168 <__aeabi_dsub>
 800900c:	2200      	movs	r2, #0
 800900e:	2300      	movs	r3, #0
 8009010:	4682      	mov	sl, r0
 8009012:	468b      	mov	fp, r1
 8009014:	f7f7 fcc8 	bl	80009a8 <__aeabi_dcmpeq>
 8009018:	2800      	cmp	r0, #0
 800901a:	d0c1      	beq.n	8008fa0 <_strtod_l+0x8b8>
 800901c:	e615      	b.n	8008c4a <_strtod_l+0x562>
 800901e:	4641      	mov	r1, r8
 8009020:	4620      	mov	r0, r4
 8009022:	f7ff fac9 	bl	80085b8 <__ratio>
 8009026:	2200      	movs	r2, #0
 8009028:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800902c:	4606      	mov	r6, r0
 800902e:	460f      	mov	r7, r1
 8009030:	f7f7 fcce 	bl	80009d0 <__aeabi_dcmple>
 8009034:	2800      	cmp	r0, #0
 8009036:	d06d      	beq.n	8009114 <_strtod_l+0xa2c>
 8009038:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800903a:	2b00      	cmp	r3, #0
 800903c:	d178      	bne.n	8009130 <_strtod_l+0xa48>
 800903e:	f1ba 0f00 	cmp.w	sl, #0
 8009042:	d156      	bne.n	80090f2 <_strtod_l+0xa0a>
 8009044:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009046:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800904a:	2b00      	cmp	r3, #0
 800904c:	d158      	bne.n	8009100 <_strtod_l+0xa18>
 800904e:	2200      	movs	r2, #0
 8009050:	4630      	mov	r0, r6
 8009052:	4639      	mov	r1, r7
 8009054:	4b5d      	ldr	r3, [pc, #372]	@ (80091cc <_strtod_l+0xae4>)
 8009056:	f7f7 fcb1 	bl	80009bc <__aeabi_dcmplt>
 800905a:	2800      	cmp	r0, #0
 800905c:	d157      	bne.n	800910e <_strtod_l+0xa26>
 800905e:	4630      	mov	r0, r6
 8009060:	4639      	mov	r1, r7
 8009062:	2200      	movs	r2, #0
 8009064:	4b5a      	ldr	r3, [pc, #360]	@ (80091d0 <_strtod_l+0xae8>)
 8009066:	f7f7 fa37 	bl	80004d8 <__aeabi_dmul>
 800906a:	4606      	mov	r6, r0
 800906c:	460f      	mov	r7, r1
 800906e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009072:	9606      	str	r6, [sp, #24]
 8009074:	9307      	str	r3, [sp, #28]
 8009076:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800907a:	4d52      	ldr	r5, [pc, #328]	@ (80091c4 <_strtod_l+0xadc>)
 800907c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009080:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009082:	401d      	ands	r5, r3
 8009084:	4b53      	ldr	r3, [pc, #332]	@ (80091d4 <_strtod_l+0xaec>)
 8009086:	429d      	cmp	r5, r3
 8009088:	f040 80aa 	bne.w	80091e0 <_strtod_l+0xaf8>
 800908c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800908e:	4650      	mov	r0, sl
 8009090:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009094:	4659      	mov	r1, fp
 8009096:	f7ff f9cf 	bl	8008438 <__ulp>
 800909a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800909e:	f7f7 fa1b 	bl	80004d8 <__aeabi_dmul>
 80090a2:	4652      	mov	r2, sl
 80090a4:	465b      	mov	r3, fp
 80090a6:	f7f7 f861 	bl	800016c <__adddf3>
 80090aa:	460b      	mov	r3, r1
 80090ac:	4945      	ldr	r1, [pc, #276]	@ (80091c4 <_strtod_l+0xadc>)
 80090ae:	4a4a      	ldr	r2, [pc, #296]	@ (80091d8 <_strtod_l+0xaf0>)
 80090b0:	4019      	ands	r1, r3
 80090b2:	4291      	cmp	r1, r2
 80090b4:	4682      	mov	sl, r0
 80090b6:	d942      	bls.n	800913e <_strtod_l+0xa56>
 80090b8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80090ba:	4b43      	ldr	r3, [pc, #268]	@ (80091c8 <_strtod_l+0xae0>)
 80090bc:	429a      	cmp	r2, r3
 80090be:	d103      	bne.n	80090c8 <_strtod_l+0x9e0>
 80090c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80090c2:	3301      	adds	r3, #1
 80090c4:	f43f ad2b 	beq.w	8008b1e <_strtod_l+0x436>
 80090c8:	f04f 3aff 	mov.w	sl, #4294967295
 80090cc:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 80091c8 <_strtod_l+0xae0>
 80090d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80090d2:	9805      	ldr	r0, [sp, #20]
 80090d4:	f7fe fe7e 	bl	8007dd4 <_Bfree>
 80090d8:	4649      	mov	r1, r9
 80090da:	9805      	ldr	r0, [sp, #20]
 80090dc:	f7fe fe7a 	bl	8007dd4 <_Bfree>
 80090e0:	4641      	mov	r1, r8
 80090e2:	9805      	ldr	r0, [sp, #20]
 80090e4:	f7fe fe76 	bl	8007dd4 <_Bfree>
 80090e8:	4621      	mov	r1, r4
 80090ea:	9805      	ldr	r0, [sp, #20]
 80090ec:	f7fe fe72 	bl	8007dd4 <_Bfree>
 80090f0:	e618      	b.n	8008d24 <_strtod_l+0x63c>
 80090f2:	f1ba 0f01 	cmp.w	sl, #1
 80090f6:	d103      	bne.n	8009100 <_strtod_l+0xa18>
 80090f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	f43f ada5 	beq.w	8008c4a <_strtod_l+0x562>
 8009100:	2200      	movs	r2, #0
 8009102:	4b36      	ldr	r3, [pc, #216]	@ (80091dc <_strtod_l+0xaf4>)
 8009104:	2600      	movs	r6, #0
 8009106:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800910a:	4f30      	ldr	r7, [pc, #192]	@ (80091cc <_strtod_l+0xae4>)
 800910c:	e7b3      	b.n	8009076 <_strtod_l+0x98e>
 800910e:	2600      	movs	r6, #0
 8009110:	4f2f      	ldr	r7, [pc, #188]	@ (80091d0 <_strtod_l+0xae8>)
 8009112:	e7ac      	b.n	800906e <_strtod_l+0x986>
 8009114:	4630      	mov	r0, r6
 8009116:	4639      	mov	r1, r7
 8009118:	4b2d      	ldr	r3, [pc, #180]	@ (80091d0 <_strtod_l+0xae8>)
 800911a:	2200      	movs	r2, #0
 800911c:	f7f7 f9dc 	bl	80004d8 <__aeabi_dmul>
 8009120:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009122:	4606      	mov	r6, r0
 8009124:	460f      	mov	r7, r1
 8009126:	2b00      	cmp	r3, #0
 8009128:	d0a1      	beq.n	800906e <_strtod_l+0x986>
 800912a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800912e:	e7a2      	b.n	8009076 <_strtod_l+0x98e>
 8009130:	2200      	movs	r2, #0
 8009132:	4b26      	ldr	r3, [pc, #152]	@ (80091cc <_strtod_l+0xae4>)
 8009134:	4616      	mov	r6, r2
 8009136:	461f      	mov	r7, r3
 8009138:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800913c:	e79b      	b.n	8009076 <_strtod_l+0x98e>
 800913e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009142:	9b08      	ldr	r3, [sp, #32]
 8009144:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009148:	2b00      	cmp	r3, #0
 800914a:	d1c1      	bne.n	80090d0 <_strtod_l+0x9e8>
 800914c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009150:	0d1b      	lsrs	r3, r3, #20
 8009152:	051b      	lsls	r3, r3, #20
 8009154:	429d      	cmp	r5, r3
 8009156:	d1bb      	bne.n	80090d0 <_strtod_l+0x9e8>
 8009158:	4630      	mov	r0, r6
 800915a:	4639      	mov	r1, r7
 800915c:	f7f7 fd04 	bl	8000b68 <__aeabi_d2lz>
 8009160:	f7f7 f98c 	bl	800047c <__aeabi_l2d>
 8009164:	4602      	mov	r2, r0
 8009166:	460b      	mov	r3, r1
 8009168:	4630      	mov	r0, r6
 800916a:	4639      	mov	r1, r7
 800916c:	f7f6 fffc 	bl	8000168 <__aeabi_dsub>
 8009170:	460b      	mov	r3, r1
 8009172:	4602      	mov	r2, r0
 8009174:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009178:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800917c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800917e:	ea46 060a 	orr.w	r6, r6, sl
 8009182:	431e      	orrs	r6, r3
 8009184:	d069      	beq.n	800925a <_strtod_l+0xb72>
 8009186:	a30a      	add	r3, pc, #40	@ (adr r3, 80091b0 <_strtod_l+0xac8>)
 8009188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800918c:	f7f7 fc16 	bl	80009bc <__aeabi_dcmplt>
 8009190:	2800      	cmp	r0, #0
 8009192:	f47f accf 	bne.w	8008b34 <_strtod_l+0x44c>
 8009196:	a308      	add	r3, pc, #32	@ (adr r3, 80091b8 <_strtod_l+0xad0>)
 8009198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800919c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80091a0:	f7f7 fc2a 	bl	80009f8 <__aeabi_dcmpgt>
 80091a4:	2800      	cmp	r0, #0
 80091a6:	d093      	beq.n	80090d0 <_strtod_l+0x9e8>
 80091a8:	e4c4      	b.n	8008b34 <_strtod_l+0x44c>
 80091aa:	bf00      	nop
 80091ac:	f3af 8000 	nop.w
 80091b0:	94a03595 	.word	0x94a03595
 80091b4:	3fdfffff 	.word	0x3fdfffff
 80091b8:	35afe535 	.word	0x35afe535
 80091bc:	3fe00000 	.word	0x3fe00000
 80091c0:	000fffff 	.word	0x000fffff
 80091c4:	7ff00000 	.word	0x7ff00000
 80091c8:	7fefffff 	.word	0x7fefffff
 80091cc:	3ff00000 	.word	0x3ff00000
 80091d0:	3fe00000 	.word	0x3fe00000
 80091d4:	7fe00000 	.word	0x7fe00000
 80091d8:	7c9fffff 	.word	0x7c9fffff
 80091dc:	bff00000 	.word	0xbff00000
 80091e0:	9b08      	ldr	r3, [sp, #32]
 80091e2:	b323      	cbz	r3, 800922e <_strtod_l+0xb46>
 80091e4:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80091e8:	d821      	bhi.n	800922e <_strtod_l+0xb46>
 80091ea:	a327      	add	r3, pc, #156	@ (adr r3, 8009288 <_strtod_l+0xba0>)
 80091ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f0:	4630      	mov	r0, r6
 80091f2:	4639      	mov	r1, r7
 80091f4:	f7f7 fbec 	bl	80009d0 <__aeabi_dcmple>
 80091f8:	b1a0      	cbz	r0, 8009224 <_strtod_l+0xb3c>
 80091fa:	4639      	mov	r1, r7
 80091fc:	4630      	mov	r0, r6
 80091fe:	f7f7 fc43 	bl	8000a88 <__aeabi_d2uiz>
 8009202:	2801      	cmp	r0, #1
 8009204:	bf38      	it	cc
 8009206:	2001      	movcc	r0, #1
 8009208:	f7f7 f8ec 	bl	80003e4 <__aeabi_ui2d>
 800920c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800920e:	4606      	mov	r6, r0
 8009210:	460f      	mov	r7, r1
 8009212:	b9fb      	cbnz	r3, 8009254 <_strtod_l+0xb6c>
 8009214:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009218:	9014      	str	r0, [sp, #80]	@ 0x50
 800921a:	9315      	str	r3, [sp, #84]	@ 0x54
 800921c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009220:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009224:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009226:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800922a:	1b5b      	subs	r3, r3, r5
 800922c:	9311      	str	r3, [sp, #68]	@ 0x44
 800922e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009232:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009236:	f7ff f8ff 	bl	8008438 <__ulp>
 800923a:	4602      	mov	r2, r0
 800923c:	460b      	mov	r3, r1
 800923e:	4650      	mov	r0, sl
 8009240:	4659      	mov	r1, fp
 8009242:	f7f7 f949 	bl	80004d8 <__aeabi_dmul>
 8009246:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800924a:	f7f6 ff8f 	bl	800016c <__adddf3>
 800924e:	4682      	mov	sl, r0
 8009250:	468b      	mov	fp, r1
 8009252:	e776      	b.n	8009142 <_strtod_l+0xa5a>
 8009254:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009258:	e7e0      	b.n	800921c <_strtod_l+0xb34>
 800925a:	a30d      	add	r3, pc, #52	@ (adr r3, 8009290 <_strtod_l+0xba8>)
 800925c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009260:	f7f7 fbac 	bl	80009bc <__aeabi_dcmplt>
 8009264:	e79e      	b.n	80091a4 <_strtod_l+0xabc>
 8009266:	2300      	movs	r3, #0
 8009268:	930b      	str	r3, [sp, #44]	@ 0x2c
 800926a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800926c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800926e:	6013      	str	r3, [r2, #0]
 8009270:	f7ff ba77 	b.w	8008762 <_strtod_l+0x7a>
 8009274:	2a65      	cmp	r2, #101	@ 0x65
 8009276:	f43f ab6e 	beq.w	8008956 <_strtod_l+0x26e>
 800927a:	2a45      	cmp	r2, #69	@ 0x45
 800927c:	f43f ab6b 	beq.w	8008956 <_strtod_l+0x26e>
 8009280:	2301      	movs	r3, #1
 8009282:	f7ff bba6 	b.w	80089d2 <_strtod_l+0x2ea>
 8009286:	bf00      	nop
 8009288:	ffc00000 	.word	0xffc00000
 800928c:	41dfffff 	.word	0x41dfffff
 8009290:	94a03595 	.word	0x94a03595
 8009294:	3fcfffff 	.word	0x3fcfffff

08009298 <_strtod_r>:
 8009298:	4b01      	ldr	r3, [pc, #4]	@ (80092a0 <_strtod_r+0x8>)
 800929a:	f7ff ba25 	b.w	80086e8 <_strtod_l>
 800929e:	bf00      	nop
 80092a0:	20000068 	.word	0x20000068

080092a4 <_strtol_l.constprop.0>:
 80092a4:	2b24      	cmp	r3, #36	@ 0x24
 80092a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092aa:	4686      	mov	lr, r0
 80092ac:	4690      	mov	r8, r2
 80092ae:	d801      	bhi.n	80092b4 <_strtol_l.constprop.0+0x10>
 80092b0:	2b01      	cmp	r3, #1
 80092b2:	d106      	bne.n	80092c2 <_strtol_l.constprop.0+0x1e>
 80092b4:	f7fd fdc0 	bl	8006e38 <__errno>
 80092b8:	2316      	movs	r3, #22
 80092ba:	6003      	str	r3, [r0, #0]
 80092bc:	2000      	movs	r0, #0
 80092be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092c2:	460d      	mov	r5, r1
 80092c4:	4833      	ldr	r0, [pc, #204]	@ (8009394 <_strtol_l.constprop.0+0xf0>)
 80092c6:	462a      	mov	r2, r5
 80092c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80092cc:	5d06      	ldrb	r6, [r0, r4]
 80092ce:	f016 0608 	ands.w	r6, r6, #8
 80092d2:	d1f8      	bne.n	80092c6 <_strtol_l.constprop.0+0x22>
 80092d4:	2c2d      	cmp	r4, #45	@ 0x2d
 80092d6:	d12d      	bne.n	8009334 <_strtol_l.constprop.0+0x90>
 80092d8:	2601      	movs	r6, #1
 80092da:	782c      	ldrb	r4, [r5, #0]
 80092dc:	1c95      	adds	r5, r2, #2
 80092de:	f033 0210 	bics.w	r2, r3, #16
 80092e2:	d109      	bne.n	80092f8 <_strtol_l.constprop.0+0x54>
 80092e4:	2c30      	cmp	r4, #48	@ 0x30
 80092e6:	d12a      	bne.n	800933e <_strtol_l.constprop.0+0x9a>
 80092e8:	782a      	ldrb	r2, [r5, #0]
 80092ea:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80092ee:	2a58      	cmp	r2, #88	@ 0x58
 80092f0:	d125      	bne.n	800933e <_strtol_l.constprop.0+0x9a>
 80092f2:	2310      	movs	r3, #16
 80092f4:	786c      	ldrb	r4, [r5, #1]
 80092f6:	3502      	adds	r5, #2
 80092f8:	2200      	movs	r2, #0
 80092fa:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80092fe:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009302:	fbbc f9f3 	udiv	r9, ip, r3
 8009306:	4610      	mov	r0, r2
 8009308:	fb03 ca19 	mls	sl, r3, r9, ip
 800930c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009310:	2f09      	cmp	r7, #9
 8009312:	d81b      	bhi.n	800934c <_strtol_l.constprop.0+0xa8>
 8009314:	463c      	mov	r4, r7
 8009316:	42a3      	cmp	r3, r4
 8009318:	dd27      	ble.n	800936a <_strtol_l.constprop.0+0xc6>
 800931a:	1c57      	adds	r7, r2, #1
 800931c:	d007      	beq.n	800932e <_strtol_l.constprop.0+0x8a>
 800931e:	4581      	cmp	r9, r0
 8009320:	d320      	bcc.n	8009364 <_strtol_l.constprop.0+0xc0>
 8009322:	d101      	bne.n	8009328 <_strtol_l.constprop.0+0x84>
 8009324:	45a2      	cmp	sl, r4
 8009326:	db1d      	blt.n	8009364 <_strtol_l.constprop.0+0xc0>
 8009328:	2201      	movs	r2, #1
 800932a:	fb00 4003 	mla	r0, r0, r3, r4
 800932e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009332:	e7eb      	b.n	800930c <_strtol_l.constprop.0+0x68>
 8009334:	2c2b      	cmp	r4, #43	@ 0x2b
 8009336:	bf04      	itt	eq
 8009338:	782c      	ldrbeq	r4, [r5, #0]
 800933a:	1c95      	addeq	r5, r2, #2
 800933c:	e7cf      	b.n	80092de <_strtol_l.constprop.0+0x3a>
 800933e:	2b00      	cmp	r3, #0
 8009340:	d1da      	bne.n	80092f8 <_strtol_l.constprop.0+0x54>
 8009342:	2c30      	cmp	r4, #48	@ 0x30
 8009344:	bf0c      	ite	eq
 8009346:	2308      	moveq	r3, #8
 8009348:	230a      	movne	r3, #10
 800934a:	e7d5      	b.n	80092f8 <_strtol_l.constprop.0+0x54>
 800934c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009350:	2f19      	cmp	r7, #25
 8009352:	d801      	bhi.n	8009358 <_strtol_l.constprop.0+0xb4>
 8009354:	3c37      	subs	r4, #55	@ 0x37
 8009356:	e7de      	b.n	8009316 <_strtol_l.constprop.0+0x72>
 8009358:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800935c:	2f19      	cmp	r7, #25
 800935e:	d804      	bhi.n	800936a <_strtol_l.constprop.0+0xc6>
 8009360:	3c57      	subs	r4, #87	@ 0x57
 8009362:	e7d8      	b.n	8009316 <_strtol_l.constprop.0+0x72>
 8009364:	f04f 32ff 	mov.w	r2, #4294967295
 8009368:	e7e1      	b.n	800932e <_strtol_l.constprop.0+0x8a>
 800936a:	1c53      	adds	r3, r2, #1
 800936c:	d108      	bne.n	8009380 <_strtol_l.constprop.0+0xdc>
 800936e:	2322      	movs	r3, #34	@ 0x22
 8009370:	4660      	mov	r0, ip
 8009372:	f8ce 3000 	str.w	r3, [lr]
 8009376:	f1b8 0f00 	cmp.w	r8, #0
 800937a:	d0a0      	beq.n	80092be <_strtol_l.constprop.0+0x1a>
 800937c:	1e69      	subs	r1, r5, #1
 800937e:	e006      	b.n	800938e <_strtol_l.constprop.0+0xea>
 8009380:	b106      	cbz	r6, 8009384 <_strtol_l.constprop.0+0xe0>
 8009382:	4240      	negs	r0, r0
 8009384:	f1b8 0f00 	cmp.w	r8, #0
 8009388:	d099      	beq.n	80092be <_strtol_l.constprop.0+0x1a>
 800938a:	2a00      	cmp	r2, #0
 800938c:	d1f6      	bne.n	800937c <_strtol_l.constprop.0+0xd8>
 800938e:	f8c8 1000 	str.w	r1, [r8]
 8009392:	e794      	b.n	80092be <_strtol_l.constprop.0+0x1a>
 8009394:	0800b031 	.word	0x0800b031

08009398 <_strtol_r>:
 8009398:	f7ff bf84 	b.w	80092a4 <_strtol_l.constprop.0>

0800939c <__ssputs_r>:
 800939c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093a0:	461f      	mov	r7, r3
 80093a2:	688e      	ldr	r6, [r1, #8]
 80093a4:	4682      	mov	sl, r0
 80093a6:	42be      	cmp	r6, r7
 80093a8:	460c      	mov	r4, r1
 80093aa:	4690      	mov	r8, r2
 80093ac:	680b      	ldr	r3, [r1, #0]
 80093ae:	d82d      	bhi.n	800940c <__ssputs_r+0x70>
 80093b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80093b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80093b8:	d026      	beq.n	8009408 <__ssputs_r+0x6c>
 80093ba:	6965      	ldr	r5, [r4, #20]
 80093bc:	6909      	ldr	r1, [r1, #16]
 80093be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80093c2:	eba3 0901 	sub.w	r9, r3, r1
 80093c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80093ca:	1c7b      	adds	r3, r7, #1
 80093cc:	444b      	add	r3, r9
 80093ce:	106d      	asrs	r5, r5, #1
 80093d0:	429d      	cmp	r5, r3
 80093d2:	bf38      	it	cc
 80093d4:	461d      	movcc	r5, r3
 80093d6:	0553      	lsls	r3, r2, #21
 80093d8:	d527      	bpl.n	800942a <__ssputs_r+0x8e>
 80093da:	4629      	mov	r1, r5
 80093dc:	f7fe fc2e 	bl	8007c3c <_malloc_r>
 80093e0:	4606      	mov	r6, r0
 80093e2:	b360      	cbz	r0, 800943e <__ssputs_r+0xa2>
 80093e4:	464a      	mov	r2, r9
 80093e6:	6921      	ldr	r1, [r4, #16]
 80093e8:	f000 fc0c 	bl	8009c04 <memcpy>
 80093ec:	89a3      	ldrh	r3, [r4, #12]
 80093ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80093f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093f6:	81a3      	strh	r3, [r4, #12]
 80093f8:	6126      	str	r6, [r4, #16]
 80093fa:	444e      	add	r6, r9
 80093fc:	6026      	str	r6, [r4, #0]
 80093fe:	463e      	mov	r6, r7
 8009400:	6165      	str	r5, [r4, #20]
 8009402:	eba5 0509 	sub.w	r5, r5, r9
 8009406:	60a5      	str	r5, [r4, #8]
 8009408:	42be      	cmp	r6, r7
 800940a:	d900      	bls.n	800940e <__ssputs_r+0x72>
 800940c:	463e      	mov	r6, r7
 800940e:	4632      	mov	r2, r6
 8009410:	4641      	mov	r1, r8
 8009412:	6820      	ldr	r0, [r4, #0]
 8009414:	f000 fb97 	bl	8009b46 <memmove>
 8009418:	2000      	movs	r0, #0
 800941a:	68a3      	ldr	r3, [r4, #8]
 800941c:	1b9b      	subs	r3, r3, r6
 800941e:	60a3      	str	r3, [r4, #8]
 8009420:	6823      	ldr	r3, [r4, #0]
 8009422:	4433      	add	r3, r6
 8009424:	6023      	str	r3, [r4, #0]
 8009426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800942a:	462a      	mov	r2, r5
 800942c:	f000 ff7b 	bl	800a326 <_realloc_r>
 8009430:	4606      	mov	r6, r0
 8009432:	2800      	cmp	r0, #0
 8009434:	d1e0      	bne.n	80093f8 <__ssputs_r+0x5c>
 8009436:	4650      	mov	r0, sl
 8009438:	6921      	ldr	r1, [r4, #16]
 800943a:	f7fe fb8d 	bl	8007b58 <_free_r>
 800943e:	230c      	movs	r3, #12
 8009440:	f8ca 3000 	str.w	r3, [sl]
 8009444:	89a3      	ldrh	r3, [r4, #12]
 8009446:	f04f 30ff 	mov.w	r0, #4294967295
 800944a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800944e:	81a3      	strh	r3, [r4, #12]
 8009450:	e7e9      	b.n	8009426 <__ssputs_r+0x8a>
	...

08009454 <_svfiprintf_r>:
 8009454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009458:	4698      	mov	r8, r3
 800945a:	898b      	ldrh	r3, [r1, #12]
 800945c:	4607      	mov	r7, r0
 800945e:	061b      	lsls	r3, r3, #24
 8009460:	460d      	mov	r5, r1
 8009462:	4614      	mov	r4, r2
 8009464:	b09d      	sub	sp, #116	@ 0x74
 8009466:	d510      	bpl.n	800948a <_svfiprintf_r+0x36>
 8009468:	690b      	ldr	r3, [r1, #16]
 800946a:	b973      	cbnz	r3, 800948a <_svfiprintf_r+0x36>
 800946c:	2140      	movs	r1, #64	@ 0x40
 800946e:	f7fe fbe5 	bl	8007c3c <_malloc_r>
 8009472:	6028      	str	r0, [r5, #0]
 8009474:	6128      	str	r0, [r5, #16]
 8009476:	b930      	cbnz	r0, 8009486 <_svfiprintf_r+0x32>
 8009478:	230c      	movs	r3, #12
 800947a:	603b      	str	r3, [r7, #0]
 800947c:	f04f 30ff 	mov.w	r0, #4294967295
 8009480:	b01d      	add	sp, #116	@ 0x74
 8009482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009486:	2340      	movs	r3, #64	@ 0x40
 8009488:	616b      	str	r3, [r5, #20]
 800948a:	2300      	movs	r3, #0
 800948c:	9309      	str	r3, [sp, #36]	@ 0x24
 800948e:	2320      	movs	r3, #32
 8009490:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009494:	2330      	movs	r3, #48	@ 0x30
 8009496:	f04f 0901 	mov.w	r9, #1
 800949a:	f8cd 800c 	str.w	r8, [sp, #12]
 800949e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009638 <_svfiprintf_r+0x1e4>
 80094a2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80094a6:	4623      	mov	r3, r4
 80094a8:	469a      	mov	sl, r3
 80094aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094ae:	b10a      	cbz	r2, 80094b4 <_svfiprintf_r+0x60>
 80094b0:	2a25      	cmp	r2, #37	@ 0x25
 80094b2:	d1f9      	bne.n	80094a8 <_svfiprintf_r+0x54>
 80094b4:	ebba 0b04 	subs.w	fp, sl, r4
 80094b8:	d00b      	beq.n	80094d2 <_svfiprintf_r+0x7e>
 80094ba:	465b      	mov	r3, fp
 80094bc:	4622      	mov	r2, r4
 80094be:	4629      	mov	r1, r5
 80094c0:	4638      	mov	r0, r7
 80094c2:	f7ff ff6b 	bl	800939c <__ssputs_r>
 80094c6:	3001      	adds	r0, #1
 80094c8:	f000 80a7 	beq.w	800961a <_svfiprintf_r+0x1c6>
 80094cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094ce:	445a      	add	r2, fp
 80094d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80094d2:	f89a 3000 	ldrb.w	r3, [sl]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	f000 809f 	beq.w	800961a <_svfiprintf_r+0x1c6>
 80094dc:	2300      	movs	r3, #0
 80094de:	f04f 32ff 	mov.w	r2, #4294967295
 80094e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094e6:	f10a 0a01 	add.w	sl, sl, #1
 80094ea:	9304      	str	r3, [sp, #16]
 80094ec:	9307      	str	r3, [sp, #28]
 80094ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80094f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80094f4:	4654      	mov	r4, sl
 80094f6:	2205      	movs	r2, #5
 80094f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094fc:	484e      	ldr	r0, [pc, #312]	@ (8009638 <_svfiprintf_r+0x1e4>)
 80094fe:	f7fd fcc8 	bl	8006e92 <memchr>
 8009502:	9a04      	ldr	r2, [sp, #16]
 8009504:	b9d8      	cbnz	r0, 800953e <_svfiprintf_r+0xea>
 8009506:	06d0      	lsls	r0, r2, #27
 8009508:	bf44      	itt	mi
 800950a:	2320      	movmi	r3, #32
 800950c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009510:	0711      	lsls	r1, r2, #28
 8009512:	bf44      	itt	mi
 8009514:	232b      	movmi	r3, #43	@ 0x2b
 8009516:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800951a:	f89a 3000 	ldrb.w	r3, [sl]
 800951e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009520:	d015      	beq.n	800954e <_svfiprintf_r+0xfa>
 8009522:	4654      	mov	r4, sl
 8009524:	2000      	movs	r0, #0
 8009526:	f04f 0c0a 	mov.w	ip, #10
 800952a:	9a07      	ldr	r2, [sp, #28]
 800952c:	4621      	mov	r1, r4
 800952e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009532:	3b30      	subs	r3, #48	@ 0x30
 8009534:	2b09      	cmp	r3, #9
 8009536:	d94b      	bls.n	80095d0 <_svfiprintf_r+0x17c>
 8009538:	b1b0      	cbz	r0, 8009568 <_svfiprintf_r+0x114>
 800953a:	9207      	str	r2, [sp, #28]
 800953c:	e014      	b.n	8009568 <_svfiprintf_r+0x114>
 800953e:	eba0 0308 	sub.w	r3, r0, r8
 8009542:	fa09 f303 	lsl.w	r3, r9, r3
 8009546:	4313      	orrs	r3, r2
 8009548:	46a2      	mov	sl, r4
 800954a:	9304      	str	r3, [sp, #16]
 800954c:	e7d2      	b.n	80094f4 <_svfiprintf_r+0xa0>
 800954e:	9b03      	ldr	r3, [sp, #12]
 8009550:	1d19      	adds	r1, r3, #4
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	9103      	str	r1, [sp, #12]
 8009556:	2b00      	cmp	r3, #0
 8009558:	bfbb      	ittet	lt
 800955a:	425b      	neglt	r3, r3
 800955c:	f042 0202 	orrlt.w	r2, r2, #2
 8009560:	9307      	strge	r3, [sp, #28]
 8009562:	9307      	strlt	r3, [sp, #28]
 8009564:	bfb8      	it	lt
 8009566:	9204      	strlt	r2, [sp, #16]
 8009568:	7823      	ldrb	r3, [r4, #0]
 800956a:	2b2e      	cmp	r3, #46	@ 0x2e
 800956c:	d10a      	bne.n	8009584 <_svfiprintf_r+0x130>
 800956e:	7863      	ldrb	r3, [r4, #1]
 8009570:	2b2a      	cmp	r3, #42	@ 0x2a
 8009572:	d132      	bne.n	80095da <_svfiprintf_r+0x186>
 8009574:	9b03      	ldr	r3, [sp, #12]
 8009576:	3402      	adds	r4, #2
 8009578:	1d1a      	adds	r2, r3, #4
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	9203      	str	r2, [sp, #12]
 800957e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009582:	9305      	str	r3, [sp, #20]
 8009584:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800963c <_svfiprintf_r+0x1e8>
 8009588:	2203      	movs	r2, #3
 800958a:	4650      	mov	r0, sl
 800958c:	7821      	ldrb	r1, [r4, #0]
 800958e:	f7fd fc80 	bl	8006e92 <memchr>
 8009592:	b138      	cbz	r0, 80095a4 <_svfiprintf_r+0x150>
 8009594:	2240      	movs	r2, #64	@ 0x40
 8009596:	9b04      	ldr	r3, [sp, #16]
 8009598:	eba0 000a 	sub.w	r0, r0, sl
 800959c:	4082      	lsls	r2, r0
 800959e:	4313      	orrs	r3, r2
 80095a0:	3401      	adds	r4, #1
 80095a2:	9304      	str	r3, [sp, #16]
 80095a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095a8:	2206      	movs	r2, #6
 80095aa:	4825      	ldr	r0, [pc, #148]	@ (8009640 <_svfiprintf_r+0x1ec>)
 80095ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80095b0:	f7fd fc6f 	bl	8006e92 <memchr>
 80095b4:	2800      	cmp	r0, #0
 80095b6:	d036      	beq.n	8009626 <_svfiprintf_r+0x1d2>
 80095b8:	4b22      	ldr	r3, [pc, #136]	@ (8009644 <_svfiprintf_r+0x1f0>)
 80095ba:	bb1b      	cbnz	r3, 8009604 <_svfiprintf_r+0x1b0>
 80095bc:	9b03      	ldr	r3, [sp, #12]
 80095be:	3307      	adds	r3, #7
 80095c0:	f023 0307 	bic.w	r3, r3, #7
 80095c4:	3308      	adds	r3, #8
 80095c6:	9303      	str	r3, [sp, #12]
 80095c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095ca:	4433      	add	r3, r6
 80095cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80095ce:	e76a      	b.n	80094a6 <_svfiprintf_r+0x52>
 80095d0:	460c      	mov	r4, r1
 80095d2:	2001      	movs	r0, #1
 80095d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80095d8:	e7a8      	b.n	800952c <_svfiprintf_r+0xd8>
 80095da:	2300      	movs	r3, #0
 80095dc:	f04f 0c0a 	mov.w	ip, #10
 80095e0:	4619      	mov	r1, r3
 80095e2:	3401      	adds	r4, #1
 80095e4:	9305      	str	r3, [sp, #20]
 80095e6:	4620      	mov	r0, r4
 80095e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095ec:	3a30      	subs	r2, #48	@ 0x30
 80095ee:	2a09      	cmp	r2, #9
 80095f0:	d903      	bls.n	80095fa <_svfiprintf_r+0x1a6>
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d0c6      	beq.n	8009584 <_svfiprintf_r+0x130>
 80095f6:	9105      	str	r1, [sp, #20]
 80095f8:	e7c4      	b.n	8009584 <_svfiprintf_r+0x130>
 80095fa:	4604      	mov	r4, r0
 80095fc:	2301      	movs	r3, #1
 80095fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8009602:	e7f0      	b.n	80095e6 <_svfiprintf_r+0x192>
 8009604:	ab03      	add	r3, sp, #12
 8009606:	9300      	str	r3, [sp, #0]
 8009608:	462a      	mov	r2, r5
 800960a:	4638      	mov	r0, r7
 800960c:	4b0e      	ldr	r3, [pc, #56]	@ (8009648 <_svfiprintf_r+0x1f4>)
 800960e:	a904      	add	r1, sp, #16
 8009610:	f7fc fbc0 	bl	8005d94 <_printf_float>
 8009614:	1c42      	adds	r2, r0, #1
 8009616:	4606      	mov	r6, r0
 8009618:	d1d6      	bne.n	80095c8 <_svfiprintf_r+0x174>
 800961a:	89ab      	ldrh	r3, [r5, #12]
 800961c:	065b      	lsls	r3, r3, #25
 800961e:	f53f af2d 	bmi.w	800947c <_svfiprintf_r+0x28>
 8009622:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009624:	e72c      	b.n	8009480 <_svfiprintf_r+0x2c>
 8009626:	ab03      	add	r3, sp, #12
 8009628:	9300      	str	r3, [sp, #0]
 800962a:	462a      	mov	r2, r5
 800962c:	4638      	mov	r0, r7
 800962e:	4b06      	ldr	r3, [pc, #24]	@ (8009648 <_svfiprintf_r+0x1f4>)
 8009630:	a904      	add	r1, sp, #16
 8009632:	f7fc fe4d 	bl	80062d0 <_printf_i>
 8009636:	e7ed      	b.n	8009614 <_svfiprintf_r+0x1c0>
 8009638:	0800b131 	.word	0x0800b131
 800963c:	0800b137 	.word	0x0800b137
 8009640:	0800b13b 	.word	0x0800b13b
 8009644:	08005d95 	.word	0x08005d95
 8009648:	0800939d 	.word	0x0800939d

0800964c <__sfputc_r>:
 800964c:	6893      	ldr	r3, [r2, #8]
 800964e:	b410      	push	{r4}
 8009650:	3b01      	subs	r3, #1
 8009652:	2b00      	cmp	r3, #0
 8009654:	6093      	str	r3, [r2, #8]
 8009656:	da07      	bge.n	8009668 <__sfputc_r+0x1c>
 8009658:	6994      	ldr	r4, [r2, #24]
 800965a:	42a3      	cmp	r3, r4
 800965c:	db01      	blt.n	8009662 <__sfputc_r+0x16>
 800965e:	290a      	cmp	r1, #10
 8009660:	d102      	bne.n	8009668 <__sfputc_r+0x1c>
 8009662:	bc10      	pop	{r4}
 8009664:	f7fd bb01 	b.w	8006c6a <__swbuf_r>
 8009668:	6813      	ldr	r3, [r2, #0]
 800966a:	1c58      	adds	r0, r3, #1
 800966c:	6010      	str	r0, [r2, #0]
 800966e:	7019      	strb	r1, [r3, #0]
 8009670:	4608      	mov	r0, r1
 8009672:	bc10      	pop	{r4}
 8009674:	4770      	bx	lr

08009676 <__sfputs_r>:
 8009676:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009678:	4606      	mov	r6, r0
 800967a:	460f      	mov	r7, r1
 800967c:	4614      	mov	r4, r2
 800967e:	18d5      	adds	r5, r2, r3
 8009680:	42ac      	cmp	r4, r5
 8009682:	d101      	bne.n	8009688 <__sfputs_r+0x12>
 8009684:	2000      	movs	r0, #0
 8009686:	e007      	b.n	8009698 <__sfputs_r+0x22>
 8009688:	463a      	mov	r2, r7
 800968a:	4630      	mov	r0, r6
 800968c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009690:	f7ff ffdc 	bl	800964c <__sfputc_r>
 8009694:	1c43      	adds	r3, r0, #1
 8009696:	d1f3      	bne.n	8009680 <__sfputs_r+0xa>
 8009698:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800969c <_vfiprintf_r>:
 800969c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096a0:	460d      	mov	r5, r1
 80096a2:	4614      	mov	r4, r2
 80096a4:	4698      	mov	r8, r3
 80096a6:	4606      	mov	r6, r0
 80096a8:	b09d      	sub	sp, #116	@ 0x74
 80096aa:	b118      	cbz	r0, 80096b4 <_vfiprintf_r+0x18>
 80096ac:	6a03      	ldr	r3, [r0, #32]
 80096ae:	b90b      	cbnz	r3, 80096b4 <_vfiprintf_r+0x18>
 80096b0:	f7fd f9ca 	bl	8006a48 <__sinit>
 80096b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096b6:	07d9      	lsls	r1, r3, #31
 80096b8:	d405      	bmi.n	80096c6 <_vfiprintf_r+0x2a>
 80096ba:	89ab      	ldrh	r3, [r5, #12]
 80096bc:	059a      	lsls	r2, r3, #22
 80096be:	d402      	bmi.n	80096c6 <_vfiprintf_r+0x2a>
 80096c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80096c2:	f7fd fbe4 	bl	8006e8e <__retarget_lock_acquire_recursive>
 80096c6:	89ab      	ldrh	r3, [r5, #12]
 80096c8:	071b      	lsls	r3, r3, #28
 80096ca:	d501      	bpl.n	80096d0 <_vfiprintf_r+0x34>
 80096cc:	692b      	ldr	r3, [r5, #16]
 80096ce:	b99b      	cbnz	r3, 80096f8 <_vfiprintf_r+0x5c>
 80096d0:	4629      	mov	r1, r5
 80096d2:	4630      	mov	r0, r6
 80096d4:	f7fd fb08 	bl	8006ce8 <__swsetup_r>
 80096d8:	b170      	cbz	r0, 80096f8 <_vfiprintf_r+0x5c>
 80096da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096dc:	07dc      	lsls	r4, r3, #31
 80096de:	d504      	bpl.n	80096ea <_vfiprintf_r+0x4e>
 80096e0:	f04f 30ff 	mov.w	r0, #4294967295
 80096e4:	b01d      	add	sp, #116	@ 0x74
 80096e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096ea:	89ab      	ldrh	r3, [r5, #12]
 80096ec:	0598      	lsls	r0, r3, #22
 80096ee:	d4f7      	bmi.n	80096e0 <_vfiprintf_r+0x44>
 80096f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80096f2:	f7fd fbcd 	bl	8006e90 <__retarget_lock_release_recursive>
 80096f6:	e7f3      	b.n	80096e0 <_vfiprintf_r+0x44>
 80096f8:	2300      	movs	r3, #0
 80096fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80096fc:	2320      	movs	r3, #32
 80096fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009702:	2330      	movs	r3, #48	@ 0x30
 8009704:	f04f 0901 	mov.w	r9, #1
 8009708:	f8cd 800c 	str.w	r8, [sp, #12]
 800970c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80098b8 <_vfiprintf_r+0x21c>
 8009710:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009714:	4623      	mov	r3, r4
 8009716:	469a      	mov	sl, r3
 8009718:	f813 2b01 	ldrb.w	r2, [r3], #1
 800971c:	b10a      	cbz	r2, 8009722 <_vfiprintf_r+0x86>
 800971e:	2a25      	cmp	r2, #37	@ 0x25
 8009720:	d1f9      	bne.n	8009716 <_vfiprintf_r+0x7a>
 8009722:	ebba 0b04 	subs.w	fp, sl, r4
 8009726:	d00b      	beq.n	8009740 <_vfiprintf_r+0xa4>
 8009728:	465b      	mov	r3, fp
 800972a:	4622      	mov	r2, r4
 800972c:	4629      	mov	r1, r5
 800972e:	4630      	mov	r0, r6
 8009730:	f7ff ffa1 	bl	8009676 <__sfputs_r>
 8009734:	3001      	adds	r0, #1
 8009736:	f000 80a7 	beq.w	8009888 <_vfiprintf_r+0x1ec>
 800973a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800973c:	445a      	add	r2, fp
 800973e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009740:	f89a 3000 	ldrb.w	r3, [sl]
 8009744:	2b00      	cmp	r3, #0
 8009746:	f000 809f 	beq.w	8009888 <_vfiprintf_r+0x1ec>
 800974a:	2300      	movs	r3, #0
 800974c:	f04f 32ff 	mov.w	r2, #4294967295
 8009750:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009754:	f10a 0a01 	add.w	sl, sl, #1
 8009758:	9304      	str	r3, [sp, #16]
 800975a:	9307      	str	r3, [sp, #28]
 800975c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009760:	931a      	str	r3, [sp, #104]	@ 0x68
 8009762:	4654      	mov	r4, sl
 8009764:	2205      	movs	r2, #5
 8009766:	f814 1b01 	ldrb.w	r1, [r4], #1
 800976a:	4853      	ldr	r0, [pc, #332]	@ (80098b8 <_vfiprintf_r+0x21c>)
 800976c:	f7fd fb91 	bl	8006e92 <memchr>
 8009770:	9a04      	ldr	r2, [sp, #16]
 8009772:	b9d8      	cbnz	r0, 80097ac <_vfiprintf_r+0x110>
 8009774:	06d1      	lsls	r1, r2, #27
 8009776:	bf44      	itt	mi
 8009778:	2320      	movmi	r3, #32
 800977a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800977e:	0713      	lsls	r3, r2, #28
 8009780:	bf44      	itt	mi
 8009782:	232b      	movmi	r3, #43	@ 0x2b
 8009784:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009788:	f89a 3000 	ldrb.w	r3, [sl]
 800978c:	2b2a      	cmp	r3, #42	@ 0x2a
 800978e:	d015      	beq.n	80097bc <_vfiprintf_r+0x120>
 8009790:	4654      	mov	r4, sl
 8009792:	2000      	movs	r0, #0
 8009794:	f04f 0c0a 	mov.w	ip, #10
 8009798:	9a07      	ldr	r2, [sp, #28]
 800979a:	4621      	mov	r1, r4
 800979c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097a0:	3b30      	subs	r3, #48	@ 0x30
 80097a2:	2b09      	cmp	r3, #9
 80097a4:	d94b      	bls.n	800983e <_vfiprintf_r+0x1a2>
 80097a6:	b1b0      	cbz	r0, 80097d6 <_vfiprintf_r+0x13a>
 80097a8:	9207      	str	r2, [sp, #28]
 80097aa:	e014      	b.n	80097d6 <_vfiprintf_r+0x13a>
 80097ac:	eba0 0308 	sub.w	r3, r0, r8
 80097b0:	fa09 f303 	lsl.w	r3, r9, r3
 80097b4:	4313      	orrs	r3, r2
 80097b6:	46a2      	mov	sl, r4
 80097b8:	9304      	str	r3, [sp, #16]
 80097ba:	e7d2      	b.n	8009762 <_vfiprintf_r+0xc6>
 80097bc:	9b03      	ldr	r3, [sp, #12]
 80097be:	1d19      	adds	r1, r3, #4
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	9103      	str	r1, [sp, #12]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	bfbb      	ittet	lt
 80097c8:	425b      	neglt	r3, r3
 80097ca:	f042 0202 	orrlt.w	r2, r2, #2
 80097ce:	9307      	strge	r3, [sp, #28]
 80097d0:	9307      	strlt	r3, [sp, #28]
 80097d2:	bfb8      	it	lt
 80097d4:	9204      	strlt	r2, [sp, #16]
 80097d6:	7823      	ldrb	r3, [r4, #0]
 80097d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80097da:	d10a      	bne.n	80097f2 <_vfiprintf_r+0x156>
 80097dc:	7863      	ldrb	r3, [r4, #1]
 80097de:	2b2a      	cmp	r3, #42	@ 0x2a
 80097e0:	d132      	bne.n	8009848 <_vfiprintf_r+0x1ac>
 80097e2:	9b03      	ldr	r3, [sp, #12]
 80097e4:	3402      	adds	r4, #2
 80097e6:	1d1a      	adds	r2, r3, #4
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	9203      	str	r2, [sp, #12]
 80097ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80097f0:	9305      	str	r3, [sp, #20]
 80097f2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80098bc <_vfiprintf_r+0x220>
 80097f6:	2203      	movs	r2, #3
 80097f8:	4650      	mov	r0, sl
 80097fa:	7821      	ldrb	r1, [r4, #0]
 80097fc:	f7fd fb49 	bl	8006e92 <memchr>
 8009800:	b138      	cbz	r0, 8009812 <_vfiprintf_r+0x176>
 8009802:	2240      	movs	r2, #64	@ 0x40
 8009804:	9b04      	ldr	r3, [sp, #16]
 8009806:	eba0 000a 	sub.w	r0, r0, sl
 800980a:	4082      	lsls	r2, r0
 800980c:	4313      	orrs	r3, r2
 800980e:	3401      	adds	r4, #1
 8009810:	9304      	str	r3, [sp, #16]
 8009812:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009816:	2206      	movs	r2, #6
 8009818:	4829      	ldr	r0, [pc, #164]	@ (80098c0 <_vfiprintf_r+0x224>)
 800981a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800981e:	f7fd fb38 	bl	8006e92 <memchr>
 8009822:	2800      	cmp	r0, #0
 8009824:	d03f      	beq.n	80098a6 <_vfiprintf_r+0x20a>
 8009826:	4b27      	ldr	r3, [pc, #156]	@ (80098c4 <_vfiprintf_r+0x228>)
 8009828:	bb1b      	cbnz	r3, 8009872 <_vfiprintf_r+0x1d6>
 800982a:	9b03      	ldr	r3, [sp, #12]
 800982c:	3307      	adds	r3, #7
 800982e:	f023 0307 	bic.w	r3, r3, #7
 8009832:	3308      	adds	r3, #8
 8009834:	9303      	str	r3, [sp, #12]
 8009836:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009838:	443b      	add	r3, r7
 800983a:	9309      	str	r3, [sp, #36]	@ 0x24
 800983c:	e76a      	b.n	8009714 <_vfiprintf_r+0x78>
 800983e:	460c      	mov	r4, r1
 8009840:	2001      	movs	r0, #1
 8009842:	fb0c 3202 	mla	r2, ip, r2, r3
 8009846:	e7a8      	b.n	800979a <_vfiprintf_r+0xfe>
 8009848:	2300      	movs	r3, #0
 800984a:	f04f 0c0a 	mov.w	ip, #10
 800984e:	4619      	mov	r1, r3
 8009850:	3401      	adds	r4, #1
 8009852:	9305      	str	r3, [sp, #20]
 8009854:	4620      	mov	r0, r4
 8009856:	f810 2b01 	ldrb.w	r2, [r0], #1
 800985a:	3a30      	subs	r2, #48	@ 0x30
 800985c:	2a09      	cmp	r2, #9
 800985e:	d903      	bls.n	8009868 <_vfiprintf_r+0x1cc>
 8009860:	2b00      	cmp	r3, #0
 8009862:	d0c6      	beq.n	80097f2 <_vfiprintf_r+0x156>
 8009864:	9105      	str	r1, [sp, #20]
 8009866:	e7c4      	b.n	80097f2 <_vfiprintf_r+0x156>
 8009868:	4604      	mov	r4, r0
 800986a:	2301      	movs	r3, #1
 800986c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009870:	e7f0      	b.n	8009854 <_vfiprintf_r+0x1b8>
 8009872:	ab03      	add	r3, sp, #12
 8009874:	9300      	str	r3, [sp, #0]
 8009876:	462a      	mov	r2, r5
 8009878:	4630      	mov	r0, r6
 800987a:	4b13      	ldr	r3, [pc, #76]	@ (80098c8 <_vfiprintf_r+0x22c>)
 800987c:	a904      	add	r1, sp, #16
 800987e:	f7fc fa89 	bl	8005d94 <_printf_float>
 8009882:	4607      	mov	r7, r0
 8009884:	1c78      	adds	r0, r7, #1
 8009886:	d1d6      	bne.n	8009836 <_vfiprintf_r+0x19a>
 8009888:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800988a:	07d9      	lsls	r1, r3, #31
 800988c:	d405      	bmi.n	800989a <_vfiprintf_r+0x1fe>
 800988e:	89ab      	ldrh	r3, [r5, #12]
 8009890:	059a      	lsls	r2, r3, #22
 8009892:	d402      	bmi.n	800989a <_vfiprintf_r+0x1fe>
 8009894:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009896:	f7fd fafb 	bl	8006e90 <__retarget_lock_release_recursive>
 800989a:	89ab      	ldrh	r3, [r5, #12]
 800989c:	065b      	lsls	r3, r3, #25
 800989e:	f53f af1f 	bmi.w	80096e0 <_vfiprintf_r+0x44>
 80098a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80098a4:	e71e      	b.n	80096e4 <_vfiprintf_r+0x48>
 80098a6:	ab03      	add	r3, sp, #12
 80098a8:	9300      	str	r3, [sp, #0]
 80098aa:	462a      	mov	r2, r5
 80098ac:	4630      	mov	r0, r6
 80098ae:	4b06      	ldr	r3, [pc, #24]	@ (80098c8 <_vfiprintf_r+0x22c>)
 80098b0:	a904      	add	r1, sp, #16
 80098b2:	f7fc fd0d 	bl	80062d0 <_printf_i>
 80098b6:	e7e4      	b.n	8009882 <_vfiprintf_r+0x1e6>
 80098b8:	0800b131 	.word	0x0800b131
 80098bc:	0800b137 	.word	0x0800b137
 80098c0:	0800b13b 	.word	0x0800b13b
 80098c4:	08005d95 	.word	0x08005d95
 80098c8:	08009677 	.word	0x08009677

080098cc <__sflush_r>:
 80098cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80098d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098d2:	0716      	lsls	r6, r2, #28
 80098d4:	4605      	mov	r5, r0
 80098d6:	460c      	mov	r4, r1
 80098d8:	d454      	bmi.n	8009984 <__sflush_r+0xb8>
 80098da:	684b      	ldr	r3, [r1, #4]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	dc02      	bgt.n	80098e6 <__sflush_r+0x1a>
 80098e0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	dd48      	ble.n	8009978 <__sflush_r+0xac>
 80098e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80098e8:	2e00      	cmp	r6, #0
 80098ea:	d045      	beq.n	8009978 <__sflush_r+0xac>
 80098ec:	2300      	movs	r3, #0
 80098ee:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80098f2:	682f      	ldr	r7, [r5, #0]
 80098f4:	6a21      	ldr	r1, [r4, #32]
 80098f6:	602b      	str	r3, [r5, #0]
 80098f8:	d030      	beq.n	800995c <__sflush_r+0x90>
 80098fa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80098fc:	89a3      	ldrh	r3, [r4, #12]
 80098fe:	0759      	lsls	r1, r3, #29
 8009900:	d505      	bpl.n	800990e <__sflush_r+0x42>
 8009902:	6863      	ldr	r3, [r4, #4]
 8009904:	1ad2      	subs	r2, r2, r3
 8009906:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009908:	b10b      	cbz	r3, 800990e <__sflush_r+0x42>
 800990a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800990c:	1ad2      	subs	r2, r2, r3
 800990e:	2300      	movs	r3, #0
 8009910:	4628      	mov	r0, r5
 8009912:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009914:	6a21      	ldr	r1, [r4, #32]
 8009916:	47b0      	blx	r6
 8009918:	1c43      	adds	r3, r0, #1
 800991a:	89a3      	ldrh	r3, [r4, #12]
 800991c:	d106      	bne.n	800992c <__sflush_r+0x60>
 800991e:	6829      	ldr	r1, [r5, #0]
 8009920:	291d      	cmp	r1, #29
 8009922:	d82b      	bhi.n	800997c <__sflush_r+0xb0>
 8009924:	4a28      	ldr	r2, [pc, #160]	@ (80099c8 <__sflush_r+0xfc>)
 8009926:	410a      	asrs	r2, r1
 8009928:	07d6      	lsls	r6, r2, #31
 800992a:	d427      	bmi.n	800997c <__sflush_r+0xb0>
 800992c:	2200      	movs	r2, #0
 800992e:	6062      	str	r2, [r4, #4]
 8009930:	6922      	ldr	r2, [r4, #16]
 8009932:	04d9      	lsls	r1, r3, #19
 8009934:	6022      	str	r2, [r4, #0]
 8009936:	d504      	bpl.n	8009942 <__sflush_r+0x76>
 8009938:	1c42      	adds	r2, r0, #1
 800993a:	d101      	bne.n	8009940 <__sflush_r+0x74>
 800993c:	682b      	ldr	r3, [r5, #0]
 800993e:	b903      	cbnz	r3, 8009942 <__sflush_r+0x76>
 8009940:	6560      	str	r0, [r4, #84]	@ 0x54
 8009942:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009944:	602f      	str	r7, [r5, #0]
 8009946:	b1b9      	cbz	r1, 8009978 <__sflush_r+0xac>
 8009948:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800994c:	4299      	cmp	r1, r3
 800994e:	d002      	beq.n	8009956 <__sflush_r+0x8a>
 8009950:	4628      	mov	r0, r5
 8009952:	f7fe f901 	bl	8007b58 <_free_r>
 8009956:	2300      	movs	r3, #0
 8009958:	6363      	str	r3, [r4, #52]	@ 0x34
 800995a:	e00d      	b.n	8009978 <__sflush_r+0xac>
 800995c:	2301      	movs	r3, #1
 800995e:	4628      	mov	r0, r5
 8009960:	47b0      	blx	r6
 8009962:	4602      	mov	r2, r0
 8009964:	1c50      	adds	r0, r2, #1
 8009966:	d1c9      	bne.n	80098fc <__sflush_r+0x30>
 8009968:	682b      	ldr	r3, [r5, #0]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d0c6      	beq.n	80098fc <__sflush_r+0x30>
 800996e:	2b1d      	cmp	r3, #29
 8009970:	d001      	beq.n	8009976 <__sflush_r+0xaa>
 8009972:	2b16      	cmp	r3, #22
 8009974:	d11d      	bne.n	80099b2 <__sflush_r+0xe6>
 8009976:	602f      	str	r7, [r5, #0]
 8009978:	2000      	movs	r0, #0
 800997a:	e021      	b.n	80099c0 <__sflush_r+0xf4>
 800997c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009980:	b21b      	sxth	r3, r3
 8009982:	e01a      	b.n	80099ba <__sflush_r+0xee>
 8009984:	690f      	ldr	r7, [r1, #16]
 8009986:	2f00      	cmp	r7, #0
 8009988:	d0f6      	beq.n	8009978 <__sflush_r+0xac>
 800998a:	0793      	lsls	r3, r2, #30
 800998c:	bf18      	it	ne
 800998e:	2300      	movne	r3, #0
 8009990:	680e      	ldr	r6, [r1, #0]
 8009992:	bf08      	it	eq
 8009994:	694b      	ldreq	r3, [r1, #20]
 8009996:	1bf6      	subs	r6, r6, r7
 8009998:	600f      	str	r7, [r1, #0]
 800999a:	608b      	str	r3, [r1, #8]
 800999c:	2e00      	cmp	r6, #0
 800999e:	ddeb      	ble.n	8009978 <__sflush_r+0xac>
 80099a0:	4633      	mov	r3, r6
 80099a2:	463a      	mov	r2, r7
 80099a4:	4628      	mov	r0, r5
 80099a6:	6a21      	ldr	r1, [r4, #32]
 80099a8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80099ac:	47e0      	blx	ip
 80099ae:	2800      	cmp	r0, #0
 80099b0:	dc07      	bgt.n	80099c2 <__sflush_r+0xf6>
 80099b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099ba:	f04f 30ff 	mov.w	r0, #4294967295
 80099be:	81a3      	strh	r3, [r4, #12]
 80099c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099c2:	4407      	add	r7, r0
 80099c4:	1a36      	subs	r6, r6, r0
 80099c6:	e7e9      	b.n	800999c <__sflush_r+0xd0>
 80099c8:	dfbffffe 	.word	0xdfbffffe

080099cc <_fflush_r>:
 80099cc:	b538      	push	{r3, r4, r5, lr}
 80099ce:	690b      	ldr	r3, [r1, #16]
 80099d0:	4605      	mov	r5, r0
 80099d2:	460c      	mov	r4, r1
 80099d4:	b913      	cbnz	r3, 80099dc <_fflush_r+0x10>
 80099d6:	2500      	movs	r5, #0
 80099d8:	4628      	mov	r0, r5
 80099da:	bd38      	pop	{r3, r4, r5, pc}
 80099dc:	b118      	cbz	r0, 80099e6 <_fflush_r+0x1a>
 80099de:	6a03      	ldr	r3, [r0, #32]
 80099e0:	b90b      	cbnz	r3, 80099e6 <_fflush_r+0x1a>
 80099e2:	f7fd f831 	bl	8006a48 <__sinit>
 80099e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d0f3      	beq.n	80099d6 <_fflush_r+0xa>
 80099ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80099f0:	07d0      	lsls	r0, r2, #31
 80099f2:	d404      	bmi.n	80099fe <_fflush_r+0x32>
 80099f4:	0599      	lsls	r1, r3, #22
 80099f6:	d402      	bmi.n	80099fe <_fflush_r+0x32>
 80099f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099fa:	f7fd fa48 	bl	8006e8e <__retarget_lock_acquire_recursive>
 80099fe:	4628      	mov	r0, r5
 8009a00:	4621      	mov	r1, r4
 8009a02:	f7ff ff63 	bl	80098cc <__sflush_r>
 8009a06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a08:	4605      	mov	r5, r0
 8009a0a:	07da      	lsls	r2, r3, #31
 8009a0c:	d4e4      	bmi.n	80099d8 <_fflush_r+0xc>
 8009a0e:	89a3      	ldrh	r3, [r4, #12]
 8009a10:	059b      	lsls	r3, r3, #22
 8009a12:	d4e1      	bmi.n	80099d8 <_fflush_r+0xc>
 8009a14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a16:	f7fd fa3b 	bl	8006e90 <__retarget_lock_release_recursive>
 8009a1a:	e7dd      	b.n	80099d8 <_fflush_r+0xc>

08009a1c <__swhatbuf_r>:
 8009a1c:	b570      	push	{r4, r5, r6, lr}
 8009a1e:	460c      	mov	r4, r1
 8009a20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a24:	4615      	mov	r5, r2
 8009a26:	2900      	cmp	r1, #0
 8009a28:	461e      	mov	r6, r3
 8009a2a:	b096      	sub	sp, #88	@ 0x58
 8009a2c:	da0c      	bge.n	8009a48 <__swhatbuf_r+0x2c>
 8009a2e:	89a3      	ldrh	r3, [r4, #12]
 8009a30:	2100      	movs	r1, #0
 8009a32:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009a36:	bf14      	ite	ne
 8009a38:	2340      	movne	r3, #64	@ 0x40
 8009a3a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009a3e:	2000      	movs	r0, #0
 8009a40:	6031      	str	r1, [r6, #0]
 8009a42:	602b      	str	r3, [r5, #0]
 8009a44:	b016      	add	sp, #88	@ 0x58
 8009a46:	bd70      	pop	{r4, r5, r6, pc}
 8009a48:	466a      	mov	r2, sp
 8009a4a:	f000 f8a9 	bl	8009ba0 <_fstat_r>
 8009a4e:	2800      	cmp	r0, #0
 8009a50:	dbed      	blt.n	8009a2e <__swhatbuf_r+0x12>
 8009a52:	9901      	ldr	r1, [sp, #4]
 8009a54:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009a58:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009a5c:	4259      	negs	r1, r3
 8009a5e:	4159      	adcs	r1, r3
 8009a60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a64:	e7eb      	b.n	8009a3e <__swhatbuf_r+0x22>

08009a66 <__smakebuf_r>:
 8009a66:	898b      	ldrh	r3, [r1, #12]
 8009a68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a6a:	079d      	lsls	r5, r3, #30
 8009a6c:	4606      	mov	r6, r0
 8009a6e:	460c      	mov	r4, r1
 8009a70:	d507      	bpl.n	8009a82 <__smakebuf_r+0x1c>
 8009a72:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009a76:	6023      	str	r3, [r4, #0]
 8009a78:	6123      	str	r3, [r4, #16]
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	6163      	str	r3, [r4, #20]
 8009a7e:	b003      	add	sp, #12
 8009a80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a82:	466a      	mov	r2, sp
 8009a84:	ab01      	add	r3, sp, #4
 8009a86:	f7ff ffc9 	bl	8009a1c <__swhatbuf_r>
 8009a8a:	9f00      	ldr	r7, [sp, #0]
 8009a8c:	4605      	mov	r5, r0
 8009a8e:	4639      	mov	r1, r7
 8009a90:	4630      	mov	r0, r6
 8009a92:	f7fe f8d3 	bl	8007c3c <_malloc_r>
 8009a96:	b948      	cbnz	r0, 8009aac <__smakebuf_r+0x46>
 8009a98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a9c:	059a      	lsls	r2, r3, #22
 8009a9e:	d4ee      	bmi.n	8009a7e <__smakebuf_r+0x18>
 8009aa0:	f023 0303 	bic.w	r3, r3, #3
 8009aa4:	f043 0302 	orr.w	r3, r3, #2
 8009aa8:	81a3      	strh	r3, [r4, #12]
 8009aaa:	e7e2      	b.n	8009a72 <__smakebuf_r+0xc>
 8009aac:	89a3      	ldrh	r3, [r4, #12]
 8009aae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009ab2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ab6:	81a3      	strh	r3, [r4, #12]
 8009ab8:	9b01      	ldr	r3, [sp, #4]
 8009aba:	6020      	str	r0, [r4, #0]
 8009abc:	b15b      	cbz	r3, 8009ad6 <__smakebuf_r+0x70>
 8009abe:	4630      	mov	r0, r6
 8009ac0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ac4:	f000 f87e 	bl	8009bc4 <_isatty_r>
 8009ac8:	b128      	cbz	r0, 8009ad6 <__smakebuf_r+0x70>
 8009aca:	89a3      	ldrh	r3, [r4, #12]
 8009acc:	f023 0303 	bic.w	r3, r3, #3
 8009ad0:	f043 0301 	orr.w	r3, r3, #1
 8009ad4:	81a3      	strh	r3, [r4, #12]
 8009ad6:	89a3      	ldrh	r3, [r4, #12]
 8009ad8:	431d      	orrs	r5, r3
 8009ada:	81a5      	strh	r5, [r4, #12]
 8009adc:	e7cf      	b.n	8009a7e <__smakebuf_r+0x18>

08009ade <_putc_r>:
 8009ade:	b570      	push	{r4, r5, r6, lr}
 8009ae0:	460d      	mov	r5, r1
 8009ae2:	4614      	mov	r4, r2
 8009ae4:	4606      	mov	r6, r0
 8009ae6:	b118      	cbz	r0, 8009af0 <_putc_r+0x12>
 8009ae8:	6a03      	ldr	r3, [r0, #32]
 8009aea:	b90b      	cbnz	r3, 8009af0 <_putc_r+0x12>
 8009aec:	f7fc ffac 	bl	8006a48 <__sinit>
 8009af0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009af2:	07d8      	lsls	r0, r3, #31
 8009af4:	d405      	bmi.n	8009b02 <_putc_r+0x24>
 8009af6:	89a3      	ldrh	r3, [r4, #12]
 8009af8:	0599      	lsls	r1, r3, #22
 8009afa:	d402      	bmi.n	8009b02 <_putc_r+0x24>
 8009afc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009afe:	f7fd f9c6 	bl	8006e8e <__retarget_lock_acquire_recursive>
 8009b02:	68a3      	ldr	r3, [r4, #8]
 8009b04:	3b01      	subs	r3, #1
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	60a3      	str	r3, [r4, #8]
 8009b0a:	da05      	bge.n	8009b18 <_putc_r+0x3a>
 8009b0c:	69a2      	ldr	r2, [r4, #24]
 8009b0e:	4293      	cmp	r3, r2
 8009b10:	db12      	blt.n	8009b38 <_putc_r+0x5a>
 8009b12:	b2eb      	uxtb	r3, r5
 8009b14:	2b0a      	cmp	r3, #10
 8009b16:	d00f      	beq.n	8009b38 <_putc_r+0x5a>
 8009b18:	6823      	ldr	r3, [r4, #0]
 8009b1a:	1c5a      	adds	r2, r3, #1
 8009b1c:	6022      	str	r2, [r4, #0]
 8009b1e:	701d      	strb	r5, [r3, #0]
 8009b20:	b2ed      	uxtb	r5, r5
 8009b22:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009b24:	07da      	lsls	r2, r3, #31
 8009b26:	d405      	bmi.n	8009b34 <_putc_r+0x56>
 8009b28:	89a3      	ldrh	r3, [r4, #12]
 8009b2a:	059b      	lsls	r3, r3, #22
 8009b2c:	d402      	bmi.n	8009b34 <_putc_r+0x56>
 8009b2e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b30:	f7fd f9ae 	bl	8006e90 <__retarget_lock_release_recursive>
 8009b34:	4628      	mov	r0, r5
 8009b36:	bd70      	pop	{r4, r5, r6, pc}
 8009b38:	4629      	mov	r1, r5
 8009b3a:	4622      	mov	r2, r4
 8009b3c:	4630      	mov	r0, r6
 8009b3e:	f7fd f894 	bl	8006c6a <__swbuf_r>
 8009b42:	4605      	mov	r5, r0
 8009b44:	e7ed      	b.n	8009b22 <_putc_r+0x44>

08009b46 <memmove>:
 8009b46:	4288      	cmp	r0, r1
 8009b48:	b510      	push	{r4, lr}
 8009b4a:	eb01 0402 	add.w	r4, r1, r2
 8009b4e:	d902      	bls.n	8009b56 <memmove+0x10>
 8009b50:	4284      	cmp	r4, r0
 8009b52:	4623      	mov	r3, r4
 8009b54:	d807      	bhi.n	8009b66 <memmove+0x20>
 8009b56:	1e43      	subs	r3, r0, #1
 8009b58:	42a1      	cmp	r1, r4
 8009b5a:	d008      	beq.n	8009b6e <memmove+0x28>
 8009b5c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b60:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b64:	e7f8      	b.n	8009b58 <memmove+0x12>
 8009b66:	4601      	mov	r1, r0
 8009b68:	4402      	add	r2, r0
 8009b6a:	428a      	cmp	r2, r1
 8009b6c:	d100      	bne.n	8009b70 <memmove+0x2a>
 8009b6e:	bd10      	pop	{r4, pc}
 8009b70:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b74:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b78:	e7f7      	b.n	8009b6a <memmove+0x24>

08009b7a <strncmp>:
 8009b7a:	b510      	push	{r4, lr}
 8009b7c:	b16a      	cbz	r2, 8009b9a <strncmp+0x20>
 8009b7e:	3901      	subs	r1, #1
 8009b80:	1884      	adds	r4, r0, r2
 8009b82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b86:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009b8a:	429a      	cmp	r2, r3
 8009b8c:	d103      	bne.n	8009b96 <strncmp+0x1c>
 8009b8e:	42a0      	cmp	r0, r4
 8009b90:	d001      	beq.n	8009b96 <strncmp+0x1c>
 8009b92:	2a00      	cmp	r2, #0
 8009b94:	d1f5      	bne.n	8009b82 <strncmp+0x8>
 8009b96:	1ad0      	subs	r0, r2, r3
 8009b98:	bd10      	pop	{r4, pc}
 8009b9a:	4610      	mov	r0, r2
 8009b9c:	e7fc      	b.n	8009b98 <strncmp+0x1e>
	...

08009ba0 <_fstat_r>:
 8009ba0:	b538      	push	{r3, r4, r5, lr}
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	4d06      	ldr	r5, [pc, #24]	@ (8009bc0 <_fstat_r+0x20>)
 8009ba6:	4604      	mov	r4, r0
 8009ba8:	4608      	mov	r0, r1
 8009baa:	4611      	mov	r1, r2
 8009bac:	602b      	str	r3, [r5, #0]
 8009bae:	f7f7 ff1d 	bl	80019ec <_fstat>
 8009bb2:	1c43      	adds	r3, r0, #1
 8009bb4:	d102      	bne.n	8009bbc <_fstat_r+0x1c>
 8009bb6:	682b      	ldr	r3, [r5, #0]
 8009bb8:	b103      	cbz	r3, 8009bbc <_fstat_r+0x1c>
 8009bba:	6023      	str	r3, [r4, #0]
 8009bbc:	bd38      	pop	{r3, r4, r5, pc}
 8009bbe:	bf00      	nop
 8009bc0:	20000560 	.word	0x20000560

08009bc4 <_isatty_r>:
 8009bc4:	b538      	push	{r3, r4, r5, lr}
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	4d05      	ldr	r5, [pc, #20]	@ (8009be0 <_isatty_r+0x1c>)
 8009bca:	4604      	mov	r4, r0
 8009bcc:	4608      	mov	r0, r1
 8009bce:	602b      	str	r3, [r5, #0]
 8009bd0:	f7f7 ff1b 	bl	8001a0a <_isatty>
 8009bd4:	1c43      	adds	r3, r0, #1
 8009bd6:	d102      	bne.n	8009bde <_isatty_r+0x1a>
 8009bd8:	682b      	ldr	r3, [r5, #0]
 8009bda:	b103      	cbz	r3, 8009bde <_isatty_r+0x1a>
 8009bdc:	6023      	str	r3, [r4, #0]
 8009bde:	bd38      	pop	{r3, r4, r5, pc}
 8009be0:	20000560 	.word	0x20000560

08009be4 <_sbrk_r>:
 8009be4:	b538      	push	{r3, r4, r5, lr}
 8009be6:	2300      	movs	r3, #0
 8009be8:	4d05      	ldr	r5, [pc, #20]	@ (8009c00 <_sbrk_r+0x1c>)
 8009bea:	4604      	mov	r4, r0
 8009bec:	4608      	mov	r0, r1
 8009bee:	602b      	str	r3, [r5, #0]
 8009bf0:	f7f7 ff22 	bl	8001a38 <_sbrk>
 8009bf4:	1c43      	adds	r3, r0, #1
 8009bf6:	d102      	bne.n	8009bfe <_sbrk_r+0x1a>
 8009bf8:	682b      	ldr	r3, [r5, #0]
 8009bfa:	b103      	cbz	r3, 8009bfe <_sbrk_r+0x1a>
 8009bfc:	6023      	str	r3, [r4, #0]
 8009bfe:	bd38      	pop	{r3, r4, r5, pc}
 8009c00:	20000560 	.word	0x20000560

08009c04 <memcpy>:
 8009c04:	440a      	add	r2, r1
 8009c06:	4291      	cmp	r1, r2
 8009c08:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c0c:	d100      	bne.n	8009c10 <memcpy+0xc>
 8009c0e:	4770      	bx	lr
 8009c10:	b510      	push	{r4, lr}
 8009c12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c16:	4291      	cmp	r1, r2
 8009c18:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c1c:	d1f9      	bne.n	8009c12 <memcpy+0xe>
 8009c1e:	bd10      	pop	{r4, pc}

08009c20 <nan>:
 8009c20:	2000      	movs	r0, #0
 8009c22:	4901      	ldr	r1, [pc, #4]	@ (8009c28 <nan+0x8>)
 8009c24:	4770      	bx	lr
 8009c26:	bf00      	nop
 8009c28:	7ff80000 	.word	0x7ff80000

08009c2c <__assert_func>:
 8009c2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c2e:	4614      	mov	r4, r2
 8009c30:	461a      	mov	r2, r3
 8009c32:	4b09      	ldr	r3, [pc, #36]	@ (8009c58 <__assert_func+0x2c>)
 8009c34:	4605      	mov	r5, r0
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	68d8      	ldr	r0, [r3, #12]
 8009c3a:	b954      	cbnz	r4, 8009c52 <__assert_func+0x26>
 8009c3c:	4b07      	ldr	r3, [pc, #28]	@ (8009c5c <__assert_func+0x30>)
 8009c3e:	461c      	mov	r4, r3
 8009c40:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009c44:	9100      	str	r1, [sp, #0]
 8009c46:	462b      	mov	r3, r5
 8009c48:	4905      	ldr	r1, [pc, #20]	@ (8009c60 <__assert_func+0x34>)
 8009c4a:	f000 fba7 	bl	800a39c <fiprintf>
 8009c4e:	f000 fbb7 	bl	800a3c0 <abort>
 8009c52:	4b04      	ldr	r3, [pc, #16]	@ (8009c64 <__assert_func+0x38>)
 8009c54:	e7f4      	b.n	8009c40 <__assert_func+0x14>
 8009c56:	bf00      	nop
 8009c58:	20000018 	.word	0x20000018
 8009c5c:	0800b185 	.word	0x0800b185
 8009c60:	0800b157 	.word	0x0800b157
 8009c64:	0800b14a 	.word	0x0800b14a

08009c68 <_calloc_r>:
 8009c68:	b570      	push	{r4, r5, r6, lr}
 8009c6a:	fba1 5402 	umull	r5, r4, r1, r2
 8009c6e:	b93c      	cbnz	r4, 8009c80 <_calloc_r+0x18>
 8009c70:	4629      	mov	r1, r5
 8009c72:	f7fd ffe3 	bl	8007c3c <_malloc_r>
 8009c76:	4606      	mov	r6, r0
 8009c78:	b928      	cbnz	r0, 8009c86 <_calloc_r+0x1e>
 8009c7a:	2600      	movs	r6, #0
 8009c7c:	4630      	mov	r0, r6
 8009c7e:	bd70      	pop	{r4, r5, r6, pc}
 8009c80:	220c      	movs	r2, #12
 8009c82:	6002      	str	r2, [r0, #0]
 8009c84:	e7f9      	b.n	8009c7a <_calloc_r+0x12>
 8009c86:	462a      	mov	r2, r5
 8009c88:	4621      	mov	r1, r4
 8009c8a:	f7fd f883 	bl	8006d94 <memset>
 8009c8e:	e7f5      	b.n	8009c7c <_calloc_r+0x14>

08009c90 <rshift>:
 8009c90:	6903      	ldr	r3, [r0, #16]
 8009c92:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009c96:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009c9a:	f100 0414 	add.w	r4, r0, #20
 8009c9e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009ca2:	dd46      	ble.n	8009d32 <rshift+0xa2>
 8009ca4:	f011 011f 	ands.w	r1, r1, #31
 8009ca8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009cac:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009cb0:	d10c      	bne.n	8009ccc <rshift+0x3c>
 8009cb2:	4629      	mov	r1, r5
 8009cb4:	f100 0710 	add.w	r7, r0, #16
 8009cb8:	42b1      	cmp	r1, r6
 8009cba:	d335      	bcc.n	8009d28 <rshift+0x98>
 8009cbc:	1a9b      	subs	r3, r3, r2
 8009cbe:	009b      	lsls	r3, r3, #2
 8009cc0:	1eea      	subs	r2, r5, #3
 8009cc2:	4296      	cmp	r6, r2
 8009cc4:	bf38      	it	cc
 8009cc6:	2300      	movcc	r3, #0
 8009cc8:	4423      	add	r3, r4
 8009cca:	e015      	b.n	8009cf8 <rshift+0x68>
 8009ccc:	46a1      	mov	r9, r4
 8009cce:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009cd2:	f1c1 0820 	rsb	r8, r1, #32
 8009cd6:	40cf      	lsrs	r7, r1
 8009cd8:	f105 0e04 	add.w	lr, r5, #4
 8009cdc:	4576      	cmp	r6, lr
 8009cde:	46f4      	mov	ip, lr
 8009ce0:	d816      	bhi.n	8009d10 <rshift+0x80>
 8009ce2:	1a9a      	subs	r2, r3, r2
 8009ce4:	0092      	lsls	r2, r2, #2
 8009ce6:	3a04      	subs	r2, #4
 8009ce8:	3501      	adds	r5, #1
 8009cea:	42ae      	cmp	r6, r5
 8009cec:	bf38      	it	cc
 8009cee:	2200      	movcc	r2, #0
 8009cf0:	18a3      	adds	r3, r4, r2
 8009cf2:	50a7      	str	r7, [r4, r2]
 8009cf4:	b107      	cbz	r7, 8009cf8 <rshift+0x68>
 8009cf6:	3304      	adds	r3, #4
 8009cf8:	42a3      	cmp	r3, r4
 8009cfa:	eba3 0204 	sub.w	r2, r3, r4
 8009cfe:	bf08      	it	eq
 8009d00:	2300      	moveq	r3, #0
 8009d02:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009d06:	6102      	str	r2, [r0, #16]
 8009d08:	bf08      	it	eq
 8009d0a:	6143      	streq	r3, [r0, #20]
 8009d0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d10:	f8dc c000 	ldr.w	ip, [ip]
 8009d14:	fa0c fc08 	lsl.w	ip, ip, r8
 8009d18:	ea4c 0707 	orr.w	r7, ip, r7
 8009d1c:	f849 7b04 	str.w	r7, [r9], #4
 8009d20:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009d24:	40cf      	lsrs	r7, r1
 8009d26:	e7d9      	b.n	8009cdc <rshift+0x4c>
 8009d28:	f851 cb04 	ldr.w	ip, [r1], #4
 8009d2c:	f847 cf04 	str.w	ip, [r7, #4]!
 8009d30:	e7c2      	b.n	8009cb8 <rshift+0x28>
 8009d32:	4623      	mov	r3, r4
 8009d34:	e7e0      	b.n	8009cf8 <rshift+0x68>

08009d36 <__hexdig_fun>:
 8009d36:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009d3a:	2b09      	cmp	r3, #9
 8009d3c:	d802      	bhi.n	8009d44 <__hexdig_fun+0xe>
 8009d3e:	3820      	subs	r0, #32
 8009d40:	b2c0      	uxtb	r0, r0
 8009d42:	4770      	bx	lr
 8009d44:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009d48:	2b05      	cmp	r3, #5
 8009d4a:	d801      	bhi.n	8009d50 <__hexdig_fun+0x1a>
 8009d4c:	3847      	subs	r0, #71	@ 0x47
 8009d4e:	e7f7      	b.n	8009d40 <__hexdig_fun+0xa>
 8009d50:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009d54:	2b05      	cmp	r3, #5
 8009d56:	d801      	bhi.n	8009d5c <__hexdig_fun+0x26>
 8009d58:	3827      	subs	r0, #39	@ 0x27
 8009d5a:	e7f1      	b.n	8009d40 <__hexdig_fun+0xa>
 8009d5c:	2000      	movs	r0, #0
 8009d5e:	4770      	bx	lr

08009d60 <__gethex>:
 8009d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d64:	468a      	mov	sl, r1
 8009d66:	4690      	mov	r8, r2
 8009d68:	b085      	sub	sp, #20
 8009d6a:	9302      	str	r3, [sp, #8]
 8009d6c:	680b      	ldr	r3, [r1, #0]
 8009d6e:	9001      	str	r0, [sp, #4]
 8009d70:	1c9c      	adds	r4, r3, #2
 8009d72:	46a1      	mov	r9, r4
 8009d74:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009d78:	2830      	cmp	r0, #48	@ 0x30
 8009d7a:	d0fa      	beq.n	8009d72 <__gethex+0x12>
 8009d7c:	eba9 0303 	sub.w	r3, r9, r3
 8009d80:	f1a3 0b02 	sub.w	fp, r3, #2
 8009d84:	f7ff ffd7 	bl	8009d36 <__hexdig_fun>
 8009d88:	4605      	mov	r5, r0
 8009d8a:	2800      	cmp	r0, #0
 8009d8c:	d168      	bne.n	8009e60 <__gethex+0x100>
 8009d8e:	2201      	movs	r2, #1
 8009d90:	4648      	mov	r0, r9
 8009d92:	499f      	ldr	r1, [pc, #636]	@ (800a010 <__gethex+0x2b0>)
 8009d94:	f7ff fef1 	bl	8009b7a <strncmp>
 8009d98:	4607      	mov	r7, r0
 8009d9a:	2800      	cmp	r0, #0
 8009d9c:	d167      	bne.n	8009e6e <__gethex+0x10e>
 8009d9e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009da2:	4626      	mov	r6, r4
 8009da4:	f7ff ffc7 	bl	8009d36 <__hexdig_fun>
 8009da8:	2800      	cmp	r0, #0
 8009daa:	d062      	beq.n	8009e72 <__gethex+0x112>
 8009dac:	4623      	mov	r3, r4
 8009dae:	7818      	ldrb	r0, [r3, #0]
 8009db0:	4699      	mov	r9, r3
 8009db2:	2830      	cmp	r0, #48	@ 0x30
 8009db4:	f103 0301 	add.w	r3, r3, #1
 8009db8:	d0f9      	beq.n	8009dae <__gethex+0x4e>
 8009dba:	f7ff ffbc 	bl	8009d36 <__hexdig_fun>
 8009dbe:	fab0 f580 	clz	r5, r0
 8009dc2:	f04f 0b01 	mov.w	fp, #1
 8009dc6:	096d      	lsrs	r5, r5, #5
 8009dc8:	464a      	mov	r2, r9
 8009dca:	4616      	mov	r6, r2
 8009dcc:	7830      	ldrb	r0, [r6, #0]
 8009dce:	3201      	adds	r2, #1
 8009dd0:	f7ff ffb1 	bl	8009d36 <__hexdig_fun>
 8009dd4:	2800      	cmp	r0, #0
 8009dd6:	d1f8      	bne.n	8009dca <__gethex+0x6a>
 8009dd8:	2201      	movs	r2, #1
 8009dda:	4630      	mov	r0, r6
 8009ddc:	498c      	ldr	r1, [pc, #560]	@ (800a010 <__gethex+0x2b0>)
 8009dde:	f7ff fecc 	bl	8009b7a <strncmp>
 8009de2:	2800      	cmp	r0, #0
 8009de4:	d13f      	bne.n	8009e66 <__gethex+0x106>
 8009de6:	b944      	cbnz	r4, 8009dfa <__gethex+0x9a>
 8009de8:	1c74      	adds	r4, r6, #1
 8009dea:	4622      	mov	r2, r4
 8009dec:	4616      	mov	r6, r2
 8009dee:	7830      	ldrb	r0, [r6, #0]
 8009df0:	3201      	adds	r2, #1
 8009df2:	f7ff ffa0 	bl	8009d36 <__hexdig_fun>
 8009df6:	2800      	cmp	r0, #0
 8009df8:	d1f8      	bne.n	8009dec <__gethex+0x8c>
 8009dfa:	1ba4      	subs	r4, r4, r6
 8009dfc:	00a7      	lsls	r7, r4, #2
 8009dfe:	7833      	ldrb	r3, [r6, #0]
 8009e00:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009e04:	2b50      	cmp	r3, #80	@ 0x50
 8009e06:	d13e      	bne.n	8009e86 <__gethex+0x126>
 8009e08:	7873      	ldrb	r3, [r6, #1]
 8009e0a:	2b2b      	cmp	r3, #43	@ 0x2b
 8009e0c:	d033      	beq.n	8009e76 <__gethex+0x116>
 8009e0e:	2b2d      	cmp	r3, #45	@ 0x2d
 8009e10:	d034      	beq.n	8009e7c <__gethex+0x11c>
 8009e12:	2400      	movs	r4, #0
 8009e14:	1c71      	adds	r1, r6, #1
 8009e16:	7808      	ldrb	r0, [r1, #0]
 8009e18:	f7ff ff8d 	bl	8009d36 <__hexdig_fun>
 8009e1c:	1e43      	subs	r3, r0, #1
 8009e1e:	b2db      	uxtb	r3, r3
 8009e20:	2b18      	cmp	r3, #24
 8009e22:	d830      	bhi.n	8009e86 <__gethex+0x126>
 8009e24:	f1a0 0210 	sub.w	r2, r0, #16
 8009e28:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009e2c:	f7ff ff83 	bl	8009d36 <__hexdig_fun>
 8009e30:	f100 3cff 	add.w	ip, r0, #4294967295
 8009e34:	fa5f fc8c 	uxtb.w	ip, ip
 8009e38:	f1bc 0f18 	cmp.w	ip, #24
 8009e3c:	f04f 030a 	mov.w	r3, #10
 8009e40:	d91e      	bls.n	8009e80 <__gethex+0x120>
 8009e42:	b104      	cbz	r4, 8009e46 <__gethex+0xe6>
 8009e44:	4252      	negs	r2, r2
 8009e46:	4417      	add	r7, r2
 8009e48:	f8ca 1000 	str.w	r1, [sl]
 8009e4c:	b1ed      	cbz	r5, 8009e8a <__gethex+0x12a>
 8009e4e:	f1bb 0f00 	cmp.w	fp, #0
 8009e52:	bf0c      	ite	eq
 8009e54:	2506      	moveq	r5, #6
 8009e56:	2500      	movne	r5, #0
 8009e58:	4628      	mov	r0, r5
 8009e5a:	b005      	add	sp, #20
 8009e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e60:	2500      	movs	r5, #0
 8009e62:	462c      	mov	r4, r5
 8009e64:	e7b0      	b.n	8009dc8 <__gethex+0x68>
 8009e66:	2c00      	cmp	r4, #0
 8009e68:	d1c7      	bne.n	8009dfa <__gethex+0x9a>
 8009e6a:	4627      	mov	r7, r4
 8009e6c:	e7c7      	b.n	8009dfe <__gethex+0x9e>
 8009e6e:	464e      	mov	r6, r9
 8009e70:	462f      	mov	r7, r5
 8009e72:	2501      	movs	r5, #1
 8009e74:	e7c3      	b.n	8009dfe <__gethex+0x9e>
 8009e76:	2400      	movs	r4, #0
 8009e78:	1cb1      	adds	r1, r6, #2
 8009e7a:	e7cc      	b.n	8009e16 <__gethex+0xb6>
 8009e7c:	2401      	movs	r4, #1
 8009e7e:	e7fb      	b.n	8009e78 <__gethex+0x118>
 8009e80:	fb03 0002 	mla	r0, r3, r2, r0
 8009e84:	e7ce      	b.n	8009e24 <__gethex+0xc4>
 8009e86:	4631      	mov	r1, r6
 8009e88:	e7de      	b.n	8009e48 <__gethex+0xe8>
 8009e8a:	4629      	mov	r1, r5
 8009e8c:	eba6 0309 	sub.w	r3, r6, r9
 8009e90:	3b01      	subs	r3, #1
 8009e92:	2b07      	cmp	r3, #7
 8009e94:	dc0a      	bgt.n	8009eac <__gethex+0x14c>
 8009e96:	9801      	ldr	r0, [sp, #4]
 8009e98:	f7fd ff5c 	bl	8007d54 <_Balloc>
 8009e9c:	4604      	mov	r4, r0
 8009e9e:	b940      	cbnz	r0, 8009eb2 <__gethex+0x152>
 8009ea0:	4602      	mov	r2, r0
 8009ea2:	21e4      	movs	r1, #228	@ 0xe4
 8009ea4:	4b5b      	ldr	r3, [pc, #364]	@ (800a014 <__gethex+0x2b4>)
 8009ea6:	485c      	ldr	r0, [pc, #368]	@ (800a018 <__gethex+0x2b8>)
 8009ea8:	f7ff fec0 	bl	8009c2c <__assert_func>
 8009eac:	3101      	adds	r1, #1
 8009eae:	105b      	asrs	r3, r3, #1
 8009eb0:	e7ef      	b.n	8009e92 <__gethex+0x132>
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	f100 0a14 	add.w	sl, r0, #20
 8009eb8:	4655      	mov	r5, sl
 8009eba:	469b      	mov	fp, r3
 8009ebc:	45b1      	cmp	r9, r6
 8009ebe:	d337      	bcc.n	8009f30 <__gethex+0x1d0>
 8009ec0:	f845 bb04 	str.w	fp, [r5], #4
 8009ec4:	eba5 050a 	sub.w	r5, r5, sl
 8009ec8:	10ad      	asrs	r5, r5, #2
 8009eca:	6125      	str	r5, [r4, #16]
 8009ecc:	4658      	mov	r0, fp
 8009ece:	f7fe f833 	bl	8007f38 <__hi0bits>
 8009ed2:	016d      	lsls	r5, r5, #5
 8009ed4:	f8d8 6000 	ldr.w	r6, [r8]
 8009ed8:	1a2d      	subs	r5, r5, r0
 8009eda:	42b5      	cmp	r5, r6
 8009edc:	dd54      	ble.n	8009f88 <__gethex+0x228>
 8009ede:	1bad      	subs	r5, r5, r6
 8009ee0:	4629      	mov	r1, r5
 8009ee2:	4620      	mov	r0, r4
 8009ee4:	f7fe fbbb 	bl	800865e <__any_on>
 8009ee8:	4681      	mov	r9, r0
 8009eea:	b178      	cbz	r0, 8009f0c <__gethex+0x1ac>
 8009eec:	f04f 0901 	mov.w	r9, #1
 8009ef0:	1e6b      	subs	r3, r5, #1
 8009ef2:	1159      	asrs	r1, r3, #5
 8009ef4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009ef8:	f003 021f 	and.w	r2, r3, #31
 8009efc:	fa09 f202 	lsl.w	r2, r9, r2
 8009f00:	420a      	tst	r2, r1
 8009f02:	d003      	beq.n	8009f0c <__gethex+0x1ac>
 8009f04:	454b      	cmp	r3, r9
 8009f06:	dc36      	bgt.n	8009f76 <__gethex+0x216>
 8009f08:	f04f 0902 	mov.w	r9, #2
 8009f0c:	4629      	mov	r1, r5
 8009f0e:	4620      	mov	r0, r4
 8009f10:	f7ff febe 	bl	8009c90 <rshift>
 8009f14:	442f      	add	r7, r5
 8009f16:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009f1a:	42bb      	cmp	r3, r7
 8009f1c:	da42      	bge.n	8009fa4 <__gethex+0x244>
 8009f1e:	4621      	mov	r1, r4
 8009f20:	9801      	ldr	r0, [sp, #4]
 8009f22:	f7fd ff57 	bl	8007dd4 <_Bfree>
 8009f26:	2300      	movs	r3, #0
 8009f28:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009f2a:	25a3      	movs	r5, #163	@ 0xa3
 8009f2c:	6013      	str	r3, [r2, #0]
 8009f2e:	e793      	b.n	8009e58 <__gethex+0xf8>
 8009f30:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009f34:	2a2e      	cmp	r2, #46	@ 0x2e
 8009f36:	d012      	beq.n	8009f5e <__gethex+0x1fe>
 8009f38:	2b20      	cmp	r3, #32
 8009f3a:	d104      	bne.n	8009f46 <__gethex+0x1e6>
 8009f3c:	f845 bb04 	str.w	fp, [r5], #4
 8009f40:	f04f 0b00 	mov.w	fp, #0
 8009f44:	465b      	mov	r3, fp
 8009f46:	7830      	ldrb	r0, [r6, #0]
 8009f48:	9303      	str	r3, [sp, #12]
 8009f4a:	f7ff fef4 	bl	8009d36 <__hexdig_fun>
 8009f4e:	9b03      	ldr	r3, [sp, #12]
 8009f50:	f000 000f 	and.w	r0, r0, #15
 8009f54:	4098      	lsls	r0, r3
 8009f56:	ea4b 0b00 	orr.w	fp, fp, r0
 8009f5a:	3304      	adds	r3, #4
 8009f5c:	e7ae      	b.n	8009ebc <__gethex+0x15c>
 8009f5e:	45b1      	cmp	r9, r6
 8009f60:	d8ea      	bhi.n	8009f38 <__gethex+0x1d8>
 8009f62:	2201      	movs	r2, #1
 8009f64:	4630      	mov	r0, r6
 8009f66:	492a      	ldr	r1, [pc, #168]	@ (800a010 <__gethex+0x2b0>)
 8009f68:	9303      	str	r3, [sp, #12]
 8009f6a:	f7ff fe06 	bl	8009b7a <strncmp>
 8009f6e:	9b03      	ldr	r3, [sp, #12]
 8009f70:	2800      	cmp	r0, #0
 8009f72:	d1e1      	bne.n	8009f38 <__gethex+0x1d8>
 8009f74:	e7a2      	b.n	8009ebc <__gethex+0x15c>
 8009f76:	4620      	mov	r0, r4
 8009f78:	1ea9      	subs	r1, r5, #2
 8009f7a:	f7fe fb70 	bl	800865e <__any_on>
 8009f7e:	2800      	cmp	r0, #0
 8009f80:	d0c2      	beq.n	8009f08 <__gethex+0x1a8>
 8009f82:	f04f 0903 	mov.w	r9, #3
 8009f86:	e7c1      	b.n	8009f0c <__gethex+0x1ac>
 8009f88:	da09      	bge.n	8009f9e <__gethex+0x23e>
 8009f8a:	1b75      	subs	r5, r6, r5
 8009f8c:	4621      	mov	r1, r4
 8009f8e:	462a      	mov	r2, r5
 8009f90:	9801      	ldr	r0, [sp, #4]
 8009f92:	f7fe f935 	bl	8008200 <__lshift>
 8009f96:	4604      	mov	r4, r0
 8009f98:	1b7f      	subs	r7, r7, r5
 8009f9a:	f100 0a14 	add.w	sl, r0, #20
 8009f9e:	f04f 0900 	mov.w	r9, #0
 8009fa2:	e7b8      	b.n	8009f16 <__gethex+0x1b6>
 8009fa4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009fa8:	42bd      	cmp	r5, r7
 8009faa:	dd6f      	ble.n	800a08c <__gethex+0x32c>
 8009fac:	1bed      	subs	r5, r5, r7
 8009fae:	42ae      	cmp	r6, r5
 8009fb0:	dc34      	bgt.n	800a01c <__gethex+0x2bc>
 8009fb2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009fb6:	2b02      	cmp	r3, #2
 8009fb8:	d022      	beq.n	800a000 <__gethex+0x2a0>
 8009fba:	2b03      	cmp	r3, #3
 8009fbc:	d024      	beq.n	800a008 <__gethex+0x2a8>
 8009fbe:	2b01      	cmp	r3, #1
 8009fc0:	d115      	bne.n	8009fee <__gethex+0x28e>
 8009fc2:	42ae      	cmp	r6, r5
 8009fc4:	d113      	bne.n	8009fee <__gethex+0x28e>
 8009fc6:	2e01      	cmp	r6, #1
 8009fc8:	d10b      	bne.n	8009fe2 <__gethex+0x282>
 8009fca:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009fce:	9a02      	ldr	r2, [sp, #8]
 8009fd0:	2562      	movs	r5, #98	@ 0x62
 8009fd2:	6013      	str	r3, [r2, #0]
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	6123      	str	r3, [r4, #16]
 8009fd8:	f8ca 3000 	str.w	r3, [sl]
 8009fdc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009fde:	601c      	str	r4, [r3, #0]
 8009fe0:	e73a      	b.n	8009e58 <__gethex+0xf8>
 8009fe2:	4620      	mov	r0, r4
 8009fe4:	1e71      	subs	r1, r6, #1
 8009fe6:	f7fe fb3a 	bl	800865e <__any_on>
 8009fea:	2800      	cmp	r0, #0
 8009fec:	d1ed      	bne.n	8009fca <__gethex+0x26a>
 8009fee:	4621      	mov	r1, r4
 8009ff0:	9801      	ldr	r0, [sp, #4]
 8009ff2:	f7fd feef 	bl	8007dd4 <_Bfree>
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009ffa:	2550      	movs	r5, #80	@ 0x50
 8009ffc:	6013      	str	r3, [r2, #0]
 8009ffe:	e72b      	b.n	8009e58 <__gethex+0xf8>
 800a000:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a002:	2b00      	cmp	r3, #0
 800a004:	d1f3      	bne.n	8009fee <__gethex+0x28e>
 800a006:	e7e0      	b.n	8009fca <__gethex+0x26a>
 800a008:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d1dd      	bne.n	8009fca <__gethex+0x26a>
 800a00e:	e7ee      	b.n	8009fee <__gethex+0x28e>
 800a010:	0800afd8 	.word	0x0800afd8
 800a014:	0800ae6b 	.word	0x0800ae6b
 800a018:	0800b186 	.word	0x0800b186
 800a01c:	1e6f      	subs	r7, r5, #1
 800a01e:	f1b9 0f00 	cmp.w	r9, #0
 800a022:	d130      	bne.n	800a086 <__gethex+0x326>
 800a024:	b127      	cbz	r7, 800a030 <__gethex+0x2d0>
 800a026:	4639      	mov	r1, r7
 800a028:	4620      	mov	r0, r4
 800a02a:	f7fe fb18 	bl	800865e <__any_on>
 800a02e:	4681      	mov	r9, r0
 800a030:	2301      	movs	r3, #1
 800a032:	4629      	mov	r1, r5
 800a034:	1b76      	subs	r6, r6, r5
 800a036:	2502      	movs	r5, #2
 800a038:	117a      	asrs	r2, r7, #5
 800a03a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a03e:	f007 071f 	and.w	r7, r7, #31
 800a042:	40bb      	lsls	r3, r7
 800a044:	4213      	tst	r3, r2
 800a046:	4620      	mov	r0, r4
 800a048:	bf18      	it	ne
 800a04a:	f049 0902 	orrne.w	r9, r9, #2
 800a04e:	f7ff fe1f 	bl	8009c90 <rshift>
 800a052:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a056:	f1b9 0f00 	cmp.w	r9, #0
 800a05a:	d047      	beq.n	800a0ec <__gethex+0x38c>
 800a05c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a060:	2b02      	cmp	r3, #2
 800a062:	d015      	beq.n	800a090 <__gethex+0x330>
 800a064:	2b03      	cmp	r3, #3
 800a066:	d017      	beq.n	800a098 <__gethex+0x338>
 800a068:	2b01      	cmp	r3, #1
 800a06a:	d109      	bne.n	800a080 <__gethex+0x320>
 800a06c:	f019 0f02 	tst.w	r9, #2
 800a070:	d006      	beq.n	800a080 <__gethex+0x320>
 800a072:	f8da 3000 	ldr.w	r3, [sl]
 800a076:	ea49 0903 	orr.w	r9, r9, r3
 800a07a:	f019 0f01 	tst.w	r9, #1
 800a07e:	d10e      	bne.n	800a09e <__gethex+0x33e>
 800a080:	f045 0510 	orr.w	r5, r5, #16
 800a084:	e032      	b.n	800a0ec <__gethex+0x38c>
 800a086:	f04f 0901 	mov.w	r9, #1
 800a08a:	e7d1      	b.n	800a030 <__gethex+0x2d0>
 800a08c:	2501      	movs	r5, #1
 800a08e:	e7e2      	b.n	800a056 <__gethex+0x2f6>
 800a090:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a092:	f1c3 0301 	rsb	r3, r3, #1
 800a096:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a098:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d0f0      	beq.n	800a080 <__gethex+0x320>
 800a09e:	f04f 0c00 	mov.w	ip, #0
 800a0a2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a0a6:	f104 0314 	add.w	r3, r4, #20
 800a0aa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a0ae:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0b8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a0bc:	d01b      	beq.n	800a0f6 <__gethex+0x396>
 800a0be:	3201      	adds	r2, #1
 800a0c0:	6002      	str	r2, [r0, #0]
 800a0c2:	2d02      	cmp	r5, #2
 800a0c4:	f104 0314 	add.w	r3, r4, #20
 800a0c8:	d13c      	bne.n	800a144 <__gethex+0x3e4>
 800a0ca:	f8d8 2000 	ldr.w	r2, [r8]
 800a0ce:	3a01      	subs	r2, #1
 800a0d0:	42b2      	cmp	r2, r6
 800a0d2:	d109      	bne.n	800a0e8 <__gethex+0x388>
 800a0d4:	2201      	movs	r2, #1
 800a0d6:	1171      	asrs	r1, r6, #5
 800a0d8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a0dc:	f006 061f 	and.w	r6, r6, #31
 800a0e0:	fa02 f606 	lsl.w	r6, r2, r6
 800a0e4:	421e      	tst	r6, r3
 800a0e6:	d13a      	bne.n	800a15e <__gethex+0x3fe>
 800a0e8:	f045 0520 	orr.w	r5, r5, #32
 800a0ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a0ee:	601c      	str	r4, [r3, #0]
 800a0f0:	9b02      	ldr	r3, [sp, #8]
 800a0f2:	601f      	str	r7, [r3, #0]
 800a0f4:	e6b0      	b.n	8009e58 <__gethex+0xf8>
 800a0f6:	4299      	cmp	r1, r3
 800a0f8:	f843 cc04 	str.w	ip, [r3, #-4]
 800a0fc:	d8d9      	bhi.n	800a0b2 <__gethex+0x352>
 800a0fe:	68a3      	ldr	r3, [r4, #8]
 800a100:	459b      	cmp	fp, r3
 800a102:	db17      	blt.n	800a134 <__gethex+0x3d4>
 800a104:	6861      	ldr	r1, [r4, #4]
 800a106:	9801      	ldr	r0, [sp, #4]
 800a108:	3101      	adds	r1, #1
 800a10a:	f7fd fe23 	bl	8007d54 <_Balloc>
 800a10e:	4681      	mov	r9, r0
 800a110:	b918      	cbnz	r0, 800a11a <__gethex+0x3ba>
 800a112:	4602      	mov	r2, r0
 800a114:	2184      	movs	r1, #132	@ 0x84
 800a116:	4b19      	ldr	r3, [pc, #100]	@ (800a17c <__gethex+0x41c>)
 800a118:	e6c5      	b.n	8009ea6 <__gethex+0x146>
 800a11a:	6922      	ldr	r2, [r4, #16]
 800a11c:	f104 010c 	add.w	r1, r4, #12
 800a120:	3202      	adds	r2, #2
 800a122:	0092      	lsls	r2, r2, #2
 800a124:	300c      	adds	r0, #12
 800a126:	f7ff fd6d 	bl	8009c04 <memcpy>
 800a12a:	4621      	mov	r1, r4
 800a12c:	9801      	ldr	r0, [sp, #4]
 800a12e:	f7fd fe51 	bl	8007dd4 <_Bfree>
 800a132:	464c      	mov	r4, r9
 800a134:	6923      	ldr	r3, [r4, #16]
 800a136:	1c5a      	adds	r2, r3, #1
 800a138:	6122      	str	r2, [r4, #16]
 800a13a:	2201      	movs	r2, #1
 800a13c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a140:	615a      	str	r2, [r3, #20]
 800a142:	e7be      	b.n	800a0c2 <__gethex+0x362>
 800a144:	6922      	ldr	r2, [r4, #16]
 800a146:	455a      	cmp	r2, fp
 800a148:	dd0b      	ble.n	800a162 <__gethex+0x402>
 800a14a:	2101      	movs	r1, #1
 800a14c:	4620      	mov	r0, r4
 800a14e:	f7ff fd9f 	bl	8009c90 <rshift>
 800a152:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a156:	3701      	adds	r7, #1
 800a158:	42bb      	cmp	r3, r7
 800a15a:	f6ff aee0 	blt.w	8009f1e <__gethex+0x1be>
 800a15e:	2501      	movs	r5, #1
 800a160:	e7c2      	b.n	800a0e8 <__gethex+0x388>
 800a162:	f016 061f 	ands.w	r6, r6, #31
 800a166:	d0fa      	beq.n	800a15e <__gethex+0x3fe>
 800a168:	4453      	add	r3, sl
 800a16a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a16e:	f7fd fee3 	bl	8007f38 <__hi0bits>
 800a172:	f1c6 0620 	rsb	r6, r6, #32
 800a176:	42b0      	cmp	r0, r6
 800a178:	dbe7      	blt.n	800a14a <__gethex+0x3ea>
 800a17a:	e7f0      	b.n	800a15e <__gethex+0x3fe>
 800a17c:	0800ae6b 	.word	0x0800ae6b

0800a180 <L_shift>:
 800a180:	f1c2 0208 	rsb	r2, r2, #8
 800a184:	0092      	lsls	r2, r2, #2
 800a186:	b570      	push	{r4, r5, r6, lr}
 800a188:	f1c2 0620 	rsb	r6, r2, #32
 800a18c:	6843      	ldr	r3, [r0, #4]
 800a18e:	6804      	ldr	r4, [r0, #0]
 800a190:	fa03 f506 	lsl.w	r5, r3, r6
 800a194:	432c      	orrs	r4, r5
 800a196:	40d3      	lsrs	r3, r2
 800a198:	6004      	str	r4, [r0, #0]
 800a19a:	f840 3f04 	str.w	r3, [r0, #4]!
 800a19e:	4288      	cmp	r0, r1
 800a1a0:	d3f4      	bcc.n	800a18c <L_shift+0xc>
 800a1a2:	bd70      	pop	{r4, r5, r6, pc}

0800a1a4 <__match>:
 800a1a4:	b530      	push	{r4, r5, lr}
 800a1a6:	6803      	ldr	r3, [r0, #0]
 800a1a8:	3301      	adds	r3, #1
 800a1aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1ae:	b914      	cbnz	r4, 800a1b6 <__match+0x12>
 800a1b0:	6003      	str	r3, [r0, #0]
 800a1b2:	2001      	movs	r0, #1
 800a1b4:	bd30      	pop	{r4, r5, pc}
 800a1b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1ba:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a1be:	2d19      	cmp	r5, #25
 800a1c0:	bf98      	it	ls
 800a1c2:	3220      	addls	r2, #32
 800a1c4:	42a2      	cmp	r2, r4
 800a1c6:	d0f0      	beq.n	800a1aa <__match+0x6>
 800a1c8:	2000      	movs	r0, #0
 800a1ca:	e7f3      	b.n	800a1b4 <__match+0x10>

0800a1cc <__hexnan>:
 800a1cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1d0:	2500      	movs	r5, #0
 800a1d2:	680b      	ldr	r3, [r1, #0]
 800a1d4:	4682      	mov	sl, r0
 800a1d6:	115e      	asrs	r6, r3, #5
 800a1d8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a1dc:	f013 031f 	ands.w	r3, r3, #31
 800a1e0:	bf18      	it	ne
 800a1e2:	3604      	addne	r6, #4
 800a1e4:	1f37      	subs	r7, r6, #4
 800a1e6:	4690      	mov	r8, r2
 800a1e8:	46b9      	mov	r9, r7
 800a1ea:	463c      	mov	r4, r7
 800a1ec:	46ab      	mov	fp, r5
 800a1ee:	b087      	sub	sp, #28
 800a1f0:	6801      	ldr	r1, [r0, #0]
 800a1f2:	9301      	str	r3, [sp, #4]
 800a1f4:	f846 5c04 	str.w	r5, [r6, #-4]
 800a1f8:	9502      	str	r5, [sp, #8]
 800a1fa:	784a      	ldrb	r2, [r1, #1]
 800a1fc:	1c4b      	adds	r3, r1, #1
 800a1fe:	9303      	str	r3, [sp, #12]
 800a200:	b342      	cbz	r2, 800a254 <__hexnan+0x88>
 800a202:	4610      	mov	r0, r2
 800a204:	9105      	str	r1, [sp, #20]
 800a206:	9204      	str	r2, [sp, #16]
 800a208:	f7ff fd95 	bl	8009d36 <__hexdig_fun>
 800a20c:	2800      	cmp	r0, #0
 800a20e:	d151      	bne.n	800a2b4 <__hexnan+0xe8>
 800a210:	9a04      	ldr	r2, [sp, #16]
 800a212:	9905      	ldr	r1, [sp, #20]
 800a214:	2a20      	cmp	r2, #32
 800a216:	d818      	bhi.n	800a24a <__hexnan+0x7e>
 800a218:	9b02      	ldr	r3, [sp, #8]
 800a21a:	459b      	cmp	fp, r3
 800a21c:	dd13      	ble.n	800a246 <__hexnan+0x7a>
 800a21e:	454c      	cmp	r4, r9
 800a220:	d206      	bcs.n	800a230 <__hexnan+0x64>
 800a222:	2d07      	cmp	r5, #7
 800a224:	dc04      	bgt.n	800a230 <__hexnan+0x64>
 800a226:	462a      	mov	r2, r5
 800a228:	4649      	mov	r1, r9
 800a22a:	4620      	mov	r0, r4
 800a22c:	f7ff ffa8 	bl	800a180 <L_shift>
 800a230:	4544      	cmp	r4, r8
 800a232:	d952      	bls.n	800a2da <__hexnan+0x10e>
 800a234:	2300      	movs	r3, #0
 800a236:	f1a4 0904 	sub.w	r9, r4, #4
 800a23a:	f844 3c04 	str.w	r3, [r4, #-4]
 800a23e:	461d      	mov	r5, r3
 800a240:	464c      	mov	r4, r9
 800a242:	f8cd b008 	str.w	fp, [sp, #8]
 800a246:	9903      	ldr	r1, [sp, #12]
 800a248:	e7d7      	b.n	800a1fa <__hexnan+0x2e>
 800a24a:	2a29      	cmp	r2, #41	@ 0x29
 800a24c:	d157      	bne.n	800a2fe <__hexnan+0x132>
 800a24e:	3102      	adds	r1, #2
 800a250:	f8ca 1000 	str.w	r1, [sl]
 800a254:	f1bb 0f00 	cmp.w	fp, #0
 800a258:	d051      	beq.n	800a2fe <__hexnan+0x132>
 800a25a:	454c      	cmp	r4, r9
 800a25c:	d206      	bcs.n	800a26c <__hexnan+0xa0>
 800a25e:	2d07      	cmp	r5, #7
 800a260:	dc04      	bgt.n	800a26c <__hexnan+0xa0>
 800a262:	462a      	mov	r2, r5
 800a264:	4649      	mov	r1, r9
 800a266:	4620      	mov	r0, r4
 800a268:	f7ff ff8a 	bl	800a180 <L_shift>
 800a26c:	4544      	cmp	r4, r8
 800a26e:	d936      	bls.n	800a2de <__hexnan+0x112>
 800a270:	4623      	mov	r3, r4
 800a272:	f1a8 0204 	sub.w	r2, r8, #4
 800a276:	f853 1b04 	ldr.w	r1, [r3], #4
 800a27a:	429f      	cmp	r7, r3
 800a27c:	f842 1f04 	str.w	r1, [r2, #4]!
 800a280:	d2f9      	bcs.n	800a276 <__hexnan+0xaa>
 800a282:	1b3b      	subs	r3, r7, r4
 800a284:	f023 0303 	bic.w	r3, r3, #3
 800a288:	3304      	adds	r3, #4
 800a28a:	3401      	adds	r4, #1
 800a28c:	3e03      	subs	r6, #3
 800a28e:	42b4      	cmp	r4, r6
 800a290:	bf88      	it	hi
 800a292:	2304      	movhi	r3, #4
 800a294:	2200      	movs	r2, #0
 800a296:	4443      	add	r3, r8
 800a298:	f843 2b04 	str.w	r2, [r3], #4
 800a29c:	429f      	cmp	r7, r3
 800a29e:	d2fb      	bcs.n	800a298 <__hexnan+0xcc>
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	b91b      	cbnz	r3, 800a2ac <__hexnan+0xe0>
 800a2a4:	4547      	cmp	r7, r8
 800a2a6:	d128      	bne.n	800a2fa <__hexnan+0x12e>
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	603b      	str	r3, [r7, #0]
 800a2ac:	2005      	movs	r0, #5
 800a2ae:	b007      	add	sp, #28
 800a2b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2b4:	3501      	adds	r5, #1
 800a2b6:	2d08      	cmp	r5, #8
 800a2b8:	f10b 0b01 	add.w	fp, fp, #1
 800a2bc:	dd06      	ble.n	800a2cc <__hexnan+0x100>
 800a2be:	4544      	cmp	r4, r8
 800a2c0:	d9c1      	bls.n	800a246 <__hexnan+0x7a>
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	2501      	movs	r5, #1
 800a2c6:	f844 3c04 	str.w	r3, [r4, #-4]
 800a2ca:	3c04      	subs	r4, #4
 800a2cc:	6822      	ldr	r2, [r4, #0]
 800a2ce:	f000 000f 	and.w	r0, r0, #15
 800a2d2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a2d6:	6020      	str	r0, [r4, #0]
 800a2d8:	e7b5      	b.n	800a246 <__hexnan+0x7a>
 800a2da:	2508      	movs	r5, #8
 800a2dc:	e7b3      	b.n	800a246 <__hexnan+0x7a>
 800a2de:	9b01      	ldr	r3, [sp, #4]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d0dd      	beq.n	800a2a0 <__hexnan+0xd4>
 800a2e4:	f04f 32ff 	mov.w	r2, #4294967295
 800a2e8:	f1c3 0320 	rsb	r3, r3, #32
 800a2ec:	40da      	lsrs	r2, r3
 800a2ee:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a2f2:	4013      	ands	r3, r2
 800a2f4:	f846 3c04 	str.w	r3, [r6, #-4]
 800a2f8:	e7d2      	b.n	800a2a0 <__hexnan+0xd4>
 800a2fa:	3f04      	subs	r7, #4
 800a2fc:	e7d0      	b.n	800a2a0 <__hexnan+0xd4>
 800a2fe:	2004      	movs	r0, #4
 800a300:	e7d5      	b.n	800a2ae <__hexnan+0xe2>

0800a302 <__ascii_mbtowc>:
 800a302:	b082      	sub	sp, #8
 800a304:	b901      	cbnz	r1, 800a308 <__ascii_mbtowc+0x6>
 800a306:	a901      	add	r1, sp, #4
 800a308:	b142      	cbz	r2, 800a31c <__ascii_mbtowc+0x1a>
 800a30a:	b14b      	cbz	r3, 800a320 <__ascii_mbtowc+0x1e>
 800a30c:	7813      	ldrb	r3, [r2, #0]
 800a30e:	600b      	str	r3, [r1, #0]
 800a310:	7812      	ldrb	r2, [r2, #0]
 800a312:	1e10      	subs	r0, r2, #0
 800a314:	bf18      	it	ne
 800a316:	2001      	movne	r0, #1
 800a318:	b002      	add	sp, #8
 800a31a:	4770      	bx	lr
 800a31c:	4610      	mov	r0, r2
 800a31e:	e7fb      	b.n	800a318 <__ascii_mbtowc+0x16>
 800a320:	f06f 0001 	mvn.w	r0, #1
 800a324:	e7f8      	b.n	800a318 <__ascii_mbtowc+0x16>

0800a326 <_realloc_r>:
 800a326:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a32a:	4680      	mov	r8, r0
 800a32c:	4615      	mov	r5, r2
 800a32e:	460c      	mov	r4, r1
 800a330:	b921      	cbnz	r1, 800a33c <_realloc_r+0x16>
 800a332:	4611      	mov	r1, r2
 800a334:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a338:	f7fd bc80 	b.w	8007c3c <_malloc_r>
 800a33c:	b92a      	cbnz	r2, 800a34a <_realloc_r+0x24>
 800a33e:	f7fd fc0b 	bl	8007b58 <_free_r>
 800a342:	2400      	movs	r4, #0
 800a344:	4620      	mov	r0, r4
 800a346:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a34a:	f000 f840 	bl	800a3ce <_malloc_usable_size_r>
 800a34e:	4285      	cmp	r5, r0
 800a350:	4606      	mov	r6, r0
 800a352:	d802      	bhi.n	800a35a <_realloc_r+0x34>
 800a354:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a358:	d8f4      	bhi.n	800a344 <_realloc_r+0x1e>
 800a35a:	4629      	mov	r1, r5
 800a35c:	4640      	mov	r0, r8
 800a35e:	f7fd fc6d 	bl	8007c3c <_malloc_r>
 800a362:	4607      	mov	r7, r0
 800a364:	2800      	cmp	r0, #0
 800a366:	d0ec      	beq.n	800a342 <_realloc_r+0x1c>
 800a368:	42b5      	cmp	r5, r6
 800a36a:	462a      	mov	r2, r5
 800a36c:	4621      	mov	r1, r4
 800a36e:	bf28      	it	cs
 800a370:	4632      	movcs	r2, r6
 800a372:	f7ff fc47 	bl	8009c04 <memcpy>
 800a376:	4621      	mov	r1, r4
 800a378:	4640      	mov	r0, r8
 800a37a:	f7fd fbed 	bl	8007b58 <_free_r>
 800a37e:	463c      	mov	r4, r7
 800a380:	e7e0      	b.n	800a344 <_realloc_r+0x1e>

0800a382 <__ascii_wctomb>:
 800a382:	4603      	mov	r3, r0
 800a384:	4608      	mov	r0, r1
 800a386:	b141      	cbz	r1, 800a39a <__ascii_wctomb+0x18>
 800a388:	2aff      	cmp	r2, #255	@ 0xff
 800a38a:	d904      	bls.n	800a396 <__ascii_wctomb+0x14>
 800a38c:	228a      	movs	r2, #138	@ 0x8a
 800a38e:	f04f 30ff 	mov.w	r0, #4294967295
 800a392:	601a      	str	r2, [r3, #0]
 800a394:	4770      	bx	lr
 800a396:	2001      	movs	r0, #1
 800a398:	700a      	strb	r2, [r1, #0]
 800a39a:	4770      	bx	lr

0800a39c <fiprintf>:
 800a39c:	b40e      	push	{r1, r2, r3}
 800a39e:	b503      	push	{r0, r1, lr}
 800a3a0:	4601      	mov	r1, r0
 800a3a2:	ab03      	add	r3, sp, #12
 800a3a4:	4805      	ldr	r0, [pc, #20]	@ (800a3bc <fiprintf+0x20>)
 800a3a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3aa:	6800      	ldr	r0, [r0, #0]
 800a3ac:	9301      	str	r3, [sp, #4]
 800a3ae:	f7ff f975 	bl	800969c <_vfiprintf_r>
 800a3b2:	b002      	add	sp, #8
 800a3b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3b8:	b003      	add	sp, #12
 800a3ba:	4770      	bx	lr
 800a3bc:	20000018 	.word	0x20000018

0800a3c0 <abort>:
 800a3c0:	2006      	movs	r0, #6
 800a3c2:	b508      	push	{r3, lr}
 800a3c4:	f000 f834 	bl	800a430 <raise>
 800a3c8:	2001      	movs	r0, #1
 800a3ca:	f7f7 fac0 	bl	800194e <_exit>

0800a3ce <_malloc_usable_size_r>:
 800a3ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3d2:	1f18      	subs	r0, r3, #4
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	bfbc      	itt	lt
 800a3d8:	580b      	ldrlt	r3, [r1, r0]
 800a3da:	18c0      	addlt	r0, r0, r3
 800a3dc:	4770      	bx	lr

0800a3de <_raise_r>:
 800a3de:	291f      	cmp	r1, #31
 800a3e0:	b538      	push	{r3, r4, r5, lr}
 800a3e2:	4605      	mov	r5, r0
 800a3e4:	460c      	mov	r4, r1
 800a3e6:	d904      	bls.n	800a3f2 <_raise_r+0x14>
 800a3e8:	2316      	movs	r3, #22
 800a3ea:	6003      	str	r3, [r0, #0]
 800a3ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a3f0:	bd38      	pop	{r3, r4, r5, pc}
 800a3f2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a3f4:	b112      	cbz	r2, 800a3fc <_raise_r+0x1e>
 800a3f6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a3fa:	b94b      	cbnz	r3, 800a410 <_raise_r+0x32>
 800a3fc:	4628      	mov	r0, r5
 800a3fe:	f000 f831 	bl	800a464 <_getpid_r>
 800a402:	4622      	mov	r2, r4
 800a404:	4601      	mov	r1, r0
 800a406:	4628      	mov	r0, r5
 800a408:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a40c:	f000 b818 	b.w	800a440 <_kill_r>
 800a410:	2b01      	cmp	r3, #1
 800a412:	d00a      	beq.n	800a42a <_raise_r+0x4c>
 800a414:	1c59      	adds	r1, r3, #1
 800a416:	d103      	bne.n	800a420 <_raise_r+0x42>
 800a418:	2316      	movs	r3, #22
 800a41a:	6003      	str	r3, [r0, #0]
 800a41c:	2001      	movs	r0, #1
 800a41e:	e7e7      	b.n	800a3f0 <_raise_r+0x12>
 800a420:	2100      	movs	r1, #0
 800a422:	4620      	mov	r0, r4
 800a424:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a428:	4798      	blx	r3
 800a42a:	2000      	movs	r0, #0
 800a42c:	e7e0      	b.n	800a3f0 <_raise_r+0x12>
	...

0800a430 <raise>:
 800a430:	4b02      	ldr	r3, [pc, #8]	@ (800a43c <raise+0xc>)
 800a432:	4601      	mov	r1, r0
 800a434:	6818      	ldr	r0, [r3, #0]
 800a436:	f7ff bfd2 	b.w	800a3de <_raise_r>
 800a43a:	bf00      	nop
 800a43c:	20000018 	.word	0x20000018

0800a440 <_kill_r>:
 800a440:	b538      	push	{r3, r4, r5, lr}
 800a442:	2300      	movs	r3, #0
 800a444:	4d06      	ldr	r5, [pc, #24]	@ (800a460 <_kill_r+0x20>)
 800a446:	4604      	mov	r4, r0
 800a448:	4608      	mov	r0, r1
 800a44a:	4611      	mov	r1, r2
 800a44c:	602b      	str	r3, [r5, #0]
 800a44e:	f7f7 fa6e 	bl	800192e <_kill>
 800a452:	1c43      	adds	r3, r0, #1
 800a454:	d102      	bne.n	800a45c <_kill_r+0x1c>
 800a456:	682b      	ldr	r3, [r5, #0]
 800a458:	b103      	cbz	r3, 800a45c <_kill_r+0x1c>
 800a45a:	6023      	str	r3, [r4, #0]
 800a45c:	bd38      	pop	{r3, r4, r5, pc}
 800a45e:	bf00      	nop
 800a460:	20000560 	.word	0x20000560

0800a464 <_getpid_r>:
 800a464:	f7f7 ba5c 	b.w	8001920 <_getpid>

0800a468 <_init>:
 800a468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a46a:	bf00      	nop
 800a46c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a46e:	bc08      	pop	{r3}
 800a470:	469e      	mov	lr, r3
 800a472:	4770      	bx	lr

0800a474 <_fini>:
 800a474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a476:	bf00      	nop
 800a478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a47a:	bc08      	pop	{r3}
 800a47c:	469e      	mov	lr, r3
 800a47e:	4770      	bx	lr
