-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spk_packet_tx is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    mua_stream_V_data_V_dout : IN STD_LOGIC_VECTOR (191 downto 0);
    mua_stream_V_data_V_empty_n : IN STD_LOGIC;
    mua_stream_V_data_V_read : OUT STD_LOGIC;
    out_pre_TUSER : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_pre_TVALID : OUT STD_LOGIC;
    out_pre_TREADY : IN STD_LOGIC;
    out_pre_TID : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_pre_TLAST : OUT STD_LOGIC;
    out_pre_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    out_pre_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_post_TUSER : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_post_TVALID : OUT STD_LOGIC;
    out_post_TREADY : IN STD_LOGIC;
    out_post_TID : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_post_TLAST : OUT STD_LOGIC;
    out_post_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    out_post_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    time_stamp_V_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    time_stamp_V_TVALID : OUT STD_LOGIC;
    time_stamp_V_TREADY : IN STD_LOGIC );
end;


architecture behav of spk_packet_tx is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "spk_packet_tx,hls_ip_2016_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k325tffg900-2,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.490000,HLS_SYN_LAT=5,HLS_SYN_TPT=none,HLS_SYN_MEM=64,HLS_SYN_DSP=0,HLS_SYN_FF=993,HLS_SYN_LUT=344}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_true : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000100";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv32_FFFFFFF5 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111110101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";

    signal ap_rst_n_inv : STD_LOGIC;
    signal out_pre_V_user_V_1_data_in : STD_LOGIC_VECTOR (7 downto 0);
    signal out_pre_V_user_V_1_vld_in : STD_LOGIC;
    signal out_pre_V_user_V_1_ack_in : STD_LOGIC;
    signal out_pre_V_user_V_1_ack_out : STD_LOGIC;
    signal out_pre_V_user_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_pre_V_user_V_1_sRdy : STD_LOGIC;
    signal out_pre_V_user_V_1_mVld : STD_LOGIC := '0';
    signal out_pre_V_user_V_1_areset_d : STD_LOGIC;
    signal out_pre_V_id_V_1_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal out_pre_V_id_V_1_vld_in : STD_LOGIC;
    signal out_pre_V_id_V_1_ack_out : STD_LOGIC;
    signal out_pre_V_id_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal out_pre_V_id_V_1_sRdy : STD_LOGIC;
    signal out_pre_V_id_V_1_mVld : STD_LOGIC := '0';
    signal out_pre_V_id_V_1_areset_d : STD_LOGIC;
    signal out_pre_V_last_1_data_in : STD_LOGIC;
    signal out_pre_V_last_1_vld_in : STD_LOGIC;
    signal out_pre_V_last_1_ack_out : STD_LOGIC;
    signal out_pre_V_last_1_data_reg : STD_LOGIC;
    signal out_pre_V_last_1_sRdy : STD_LOGIC;
    signal out_pre_V_last_1_mVld : STD_LOGIC := '0';
    signal out_pre_V_last_1_areset_d : STD_LOGIC;
    signal out_pre_V_data_V_1_data_in : STD_LOGIC_VECTOR (127 downto 0);
    signal out_pre_V_data_V_1_vld_in : STD_LOGIC;
    signal out_pre_V_data_V_1_ack_out : STD_LOGIC;
    signal out_pre_V_data_V_1_data_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal out_pre_V_data_V_1_sRdy : STD_LOGIC;
    signal out_pre_V_data_V_1_mVld : STD_LOGIC := '0';
    signal out_pre_V_data_V_1_areset_d : STD_LOGIC;
    signal out_pre_V_dest_V_1_vld_in : STD_LOGIC;
    signal out_pre_V_dest_V_1_ack_out : STD_LOGIC;
    signal out_pre_V_dest_V_1_sRdy : STD_LOGIC;
    signal out_pre_V_dest_V_1_mVld : STD_LOGIC := '0';
    signal out_pre_V_dest_V_1_areset_d : STD_LOGIC;
    signal out_post_V_user_V_1_data_in : STD_LOGIC_VECTOR (7 downto 0);
    signal out_post_V_user_V_1_vld_in : STD_LOGIC;
    signal out_post_V_user_V_1_ack_in : STD_LOGIC;
    signal out_post_V_user_V_1_ack_out : STD_LOGIC;
    signal out_post_V_user_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_post_V_user_V_1_sRdy : STD_LOGIC;
    signal out_post_V_user_V_1_mVld : STD_LOGIC := '0';
    signal out_post_V_user_V_1_areset_d : STD_LOGIC;
    signal out_post_V_id_V_1_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal out_post_V_id_V_1_vld_in : STD_LOGIC;
    signal out_post_V_id_V_1_ack_out : STD_LOGIC;
    signal out_post_V_id_V_1_data_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal out_post_V_id_V_1_sRdy : STD_LOGIC;
    signal out_post_V_id_V_1_mVld : STD_LOGIC := '0';
    signal out_post_V_id_V_1_areset_d : STD_LOGIC;
    signal out_post_V_last_1_data_in : STD_LOGIC;
    signal out_post_V_last_1_vld_in : STD_LOGIC;
    signal out_post_V_last_1_ack_out : STD_LOGIC;
    signal out_post_V_last_1_data_reg : STD_LOGIC;
    signal out_post_V_last_1_sRdy : STD_LOGIC;
    signal out_post_V_last_1_mVld : STD_LOGIC := '0';
    signal out_post_V_last_1_areset_d : STD_LOGIC;
    signal out_post_V_data_V_1_vld_in : STD_LOGIC;
    signal out_post_V_data_V_1_ack_out : STD_LOGIC;
    signal out_post_V_data_V_1_data_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal out_post_V_data_V_1_sRdy : STD_LOGIC;
    signal out_post_V_data_V_1_mVld : STD_LOGIC := '0';
    signal out_post_V_data_V_1_areset_d : STD_LOGIC;
    signal out_post_V_dest_V_1_vld_in : STD_LOGIC;
    signal out_post_V_dest_V_1_ack_out : STD_LOGIC;
    signal out_post_V_dest_V_1_sRdy : STD_LOGIC;
    signal out_post_V_dest_V_1_mVld : STD_LOGIC := '0';
    signal out_post_V_dest_V_1_areset_d : STD_LOGIC;
    signal time_stamp_V_1_vld_in : STD_LOGIC;
    signal time_stamp_V_1_ack_in : STD_LOGIC;
    signal time_stamp_V_1_ack_out : STD_LOGIC;
    signal time_stamp_V_1_data_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal time_stamp_V_1_sRdy : STD_LOGIC;
    signal time_stamp_V_1_mVld : STD_LOGIC := '0';
    signal time_stamp_V_1_areset_d : STD_LOGIC;
    signal buf_2d_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal buf_2d_V_ce0 : STD_LOGIC;
    signal buf_2d_V_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal buf_2d_V_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal buf_2d_V_ce1 : STD_LOGIC;
    signal buf_2d_V_we1 : STD_LOGIC;
    signal state_A_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_A_ce0 : STD_LOGIC;
    signal state_A_we0 : STD_LOGIC;
    signal state_A_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal state_A_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal cnt_A_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal cnt_A_V_ce0 : STD_LOGIC;
    signal cnt_A_V_we0 : STD_LOGIC;
    signal cnt_A_V_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_A_V_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mua_stream_V_data_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_299 : BOOLEAN;
    signal out_pre_TDATA_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_307 : BOOLEAN;
    signal state_A_load_reg_695 : STD_LOGIC_VECTOR (1 downto 0);
    signal is_peak_V_reg_669 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st8_fsm_7 : STD_LOGIC;
    signal ap_sig_323 : BOOLEAN;
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_331 : BOOLEAN;
    signal tmp_7_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_346 : BOOLEAN;
    signal tmp_7_reg_758 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_762 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_post_TDATA_blk_n : STD_LOGIC;
    signal tmp_8_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_725 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_729 : STD_LOGIC_VECTOR (0 downto 0);
    signal time_stamp_V_TDATA_blk_n : STD_LOGIC;
    signal reg_289 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_405 : BOOLEAN;
    signal tmp_data_V_2_reg_615 : STD_LOGIC_VECTOR (191 downto 0);
    signal ch_groupNo_V_reg_620 : STD_LOGIC_VECTOR (7 downto 0);
    signal ch_last_in_group_V_fu_309_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ch_last_in_group_V_reg_628 : STD_LOGIC_VECTOR (7 downto 0);
    signal ch_w_V_fu_319_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ch_w_V_reg_633 : STD_LOGIC_VECTOR (7 downto 0);
    signal frameNo_reg_642 : STD_LOGIC_VECTOR (31 downto 0);
    signal tetrode_data_V_fu_339_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal tetrode_data_V_reg_647 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_3_cast_fu_353_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_3_cast_reg_653 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_15_fu_387_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_15_reg_658 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_5_fu_393_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_5_reg_663 : STD_LOGIC_VECTOR (4 downto 0);
    signal is_peak_V_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_457_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_reg_673 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_445 : BOOLEAN;
    signal tmp_19_fu_493_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_19_reg_680 : STD_LOGIC_VECTOR (12 downto 0);
    signal state_A_addr_reg_685 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_458 : BOOLEAN;
    signal pre_V_reg_699 : STD_LOGIC_VECTOR (127 downto 0);
    signal cnt_A_V_addr_1_reg_704 : STD_LOGIC_VECTOR (7 downto 0);
    signal cnt_A_V_addr_gep_fu_252_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal cnt_A_V_addr_reg_709 : STD_LOGIC_VECTOR (7 downto 0);
    signal cnt_A_V_addr_2_reg_720 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_fu_530_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp24_fu_537_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_user_V_4_fu_549_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_fu_554_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_293_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_13_reg_753 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_2_fu_573_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_user_V_fu_581_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_2_fu_596_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_fu_601_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_609_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_10_reg_788 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_reg_793 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st9_fsm_8 : STD_LOGIC;
    signal ap_sig_527 : BOOLEAN;
    signal tmp_18_cast_fu_461_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_cast_fu_498_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal cnt_A_V_addr_3_gep_fu_261_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_513_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_582 : BOOLEAN;
    signal t_V_fu_343_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_357_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_fu_369_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl2_cast_fu_365_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl3_cast_fu_377_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_fu_381_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_fu_399_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_403_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_411_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_419_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_465_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_17_fu_476_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl_cast_fu_472_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl1_cast_fu_483_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_18_fu_487_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_user_V_3_fu_543_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_23_fu_586_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_user_V_1_fu_590_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);

    component spk_packet_tx_buf_2d_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component spk_packet_tx_state_A IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (1 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component spk_packet_tx_cnt_A_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;



begin
    buf_2d_V_U : component spk_packet_tx_buf_2d_V
    generic map (
        DataWidth => 128,
        AddressRange => 5120,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_V_address0,
        ce0 => buf_2d_V_ce0,
        q0 => buf_2d_V_q0,
        address1 => buf_2d_V_address1,
        ce1 => buf_2d_V_ce1,
        we1 => buf_2d_V_we1,
        d1 => tetrode_data_V_reg_647);

    state_A_U : component spk_packet_tx_state_A
    generic map (
        DataWidth => 2,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => state_A_address0,
        ce0 => state_A_ce0,
        we0 => state_A_we0,
        d0 => state_A_d0,
        q0 => state_A_q0);

    cnt_A_V_U : component spk_packet_tx_cnt_A_V
    generic map (
        DataWidth => 5,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cnt_A_V_address0,
        ce0 => cnt_A_V_ce0,
        we0 => cnt_A_V_we0,
        d0 => cnt_A_V_d0,
        q0 => cnt_A_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    out_post_V_data_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_post_V_data_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_post_V_data_V_1_vld_in)) then 
                    out_post_V_data_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_post_V_data_V_1_ack_out)) then 
                    out_post_V_data_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_post_V_dest_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_post_V_dest_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_post_V_dest_V_1_vld_in)) then 
                    out_post_V_dest_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_post_V_dest_V_1_ack_out)) then 
                    out_post_V_dest_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_post_V_id_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_post_V_id_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_post_V_id_V_1_vld_in)) then 
                    out_post_V_id_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_post_V_id_V_1_ack_out)) then 
                    out_post_V_id_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_post_V_last_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_post_V_last_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_post_V_last_1_vld_in)) then 
                    out_post_V_last_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_post_V_last_1_ack_out)) then 
                    out_post_V_last_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_post_V_user_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_post_V_user_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_post_V_user_V_1_vld_in)) then 
                    out_post_V_user_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_post_V_user_V_1_ack_out)) then 
                    out_post_V_user_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_pre_V_data_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_pre_V_data_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_pre_V_data_V_1_vld_in)) then 
                    out_pre_V_data_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_pre_V_data_V_1_ack_out)) then 
                    out_pre_V_data_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_pre_V_dest_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_pre_V_dest_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_pre_V_dest_V_1_vld_in)) then 
                    out_pre_V_dest_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_pre_V_dest_V_1_ack_out)) then 
                    out_pre_V_dest_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_pre_V_id_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_pre_V_id_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_pre_V_id_V_1_vld_in)) then 
                    out_pre_V_id_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_pre_V_id_V_1_ack_out)) then 
                    out_pre_V_id_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_pre_V_last_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_pre_V_last_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_pre_V_last_1_vld_in)) then 
                    out_pre_V_last_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_pre_V_last_1_ack_out)) then 
                    out_pre_V_last_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_pre_V_user_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_pre_V_user_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_pre_V_user_V_1_vld_in)) then 
                    out_pre_V_user_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_pre_V_user_V_1_ack_out)) then 
                    out_pre_V_user_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    time_stamp_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                time_stamp_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = time_stamp_V_1_vld_in)) then 
                    time_stamp_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = time_stamp_V_1_ack_out)) then 
                    time_stamp_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((mua_stream_V_data_V_empty_n = ap_const_logic_0)))) then
                ch_groupNo_V_reg_620 <= mua_stream_V_data_V_dout(183 downto 176);
                ch_last_in_group_V_reg_628 <= mua_stream_V_data_V_dout(175 downto 168);
                ch_w_V_reg_633 <= mua_stream_V_data_V_dout(167 downto 160);
                frameNo_reg_642 <= mua_stream_V_data_V_dout(159 downto 128);
                is_peak_V_reg_669 <= is_peak_V_fu_451_p2;
                tetrode_data_V_reg_647 <= tetrode_data_V_fu_339_p1;
                tmp_15_reg_658 <= tmp_15_fu_387_p2;
                    tmp_3_cast_reg_653(7 downto 0) <= tmp_3_cast_fu_353_p1(7 downto 0);
                tmp_5_reg_663 <= tmp_5_fu_393_p2;
                tmp_data_V_2_reg_615 <= mua_stream_V_data_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_2) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                cnt_A_V_addr_1_reg_704 <= tmp_3_reg_673(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                cnt_A_V_addr_2_reg_720 <= tmp_1_fu_513_p1(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_1) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                cnt_A_V_addr_reg_709 <= tmp_3_reg_673(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_const_logic_1)) then
                out_post_V_data_V_1_areset_d <= ap_rst_n_inv;
                out_post_V_dest_V_1_areset_d <= ap_rst_n_inv;
                out_post_V_id_V_1_areset_d <= ap_rst_n_inv;
                out_post_V_last_1_areset_d <= ap_rst_n_inv;
                out_post_V_user_V_1_areset_d <= ap_rst_n_inv;
                out_pre_V_data_V_1_areset_d <= ap_rst_n_inv;
                out_pre_V_dest_V_1_areset_d <= ap_rst_n_inv;
                out_pre_V_id_V_1_areset_d <= ap_rst_n_inv;
                out_pre_V_last_1_areset_d <= ap_rst_n_inv;
                out_pre_V_user_V_1_areset_d <= ap_rst_n_inv;
                time_stamp_V_1_areset_d <= ap_rst_n_inv;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_post_V_data_V_1_vld_in) and (ap_const_logic_1 = out_post_V_data_V_1_sRdy))) then
                out_post_V_data_V_1_data_reg <= tetrode_data_V_reg_647;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_post_V_id_V_1_vld_in) and (ap_const_logic_1 = out_post_V_id_V_1_sRdy))) then
                out_post_V_id_V_1_data_reg <= out_post_V_id_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_post_V_last_1_vld_in) and (ap_const_logic_1 = out_post_V_last_1_sRdy))) then
                out_post_V_last_1_data_reg <= out_post_V_last_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_post_V_user_V_1_vld_in) and (ap_const_logic_1 = out_post_V_user_V_1_sRdy))) then
                out_post_V_user_V_1_data_reg <= out_post_V_user_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_pre_V_data_V_1_vld_in) and (ap_const_logic_1 = out_pre_V_data_V_1_sRdy))) then
                out_pre_V_data_V_1_data_reg <= out_pre_V_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_pre_V_id_V_1_vld_in) and (ap_const_logic_1 = out_pre_V_id_V_1_sRdy))) then
                out_pre_V_id_V_1_data_reg <= out_pre_V_id_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_pre_V_last_1_vld_in) and (ap_const_logic_1 = out_pre_V_last_1_sRdy))) then
                out_pre_V_last_1_data_reg <= out_pre_V_last_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_pre_V_user_V_1_vld_in) and (ap_const_logic_1 = out_pre_V_user_V_1_sRdy))) then
                out_pre_V_user_V_1_data_reg <= out_pre_V_user_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                pre_V_reg_699 <= buf_2d_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) and not(((ap_const_logic_0 = out_pre_V_user_V_1_ack_in) or (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                reg_289 <= cnt_A_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                state_A_addr_reg_685 <= tmp_3_fu_457_p1(8 - 1 downto 0);
                tmp_19_reg_680 <= tmp_19_fu_493_p2;
                    tmp_3_reg_673(7 downto 0) <= tmp_3_fu_457_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                state_A_load_reg_695 <= state_A_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = time_stamp_V_1_vld_in) and (ap_const_logic_1 = time_stamp_V_1_sRdy))) then
                time_stamp_V_1_data_reg <= tmp24_fu_537_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_10_reg_788 <= tmp_10_fu_609_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_11_reg_762 <= tmp_11_fu_567_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_13_reg_753 <= grp_fu_293_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_14_reg_729 <= tmp_14_fu_524_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_7_reg_758 <= tmp_7_fu_561_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_8_reg_725 <= tmp_8_fu_518_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then
                tmp_9_reg_793 <= grp_fu_293_p2;
            end if;
        end if;
    end process;
    tmp_3_cast_reg_653(12 downto 8) <= "00000";
    tmp_3_reg_673(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (mua_stream_V_data_V_empty_n, out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_CS_fsm, state_A_load_reg_695, is_peak_V_reg_669, tmp_7_fu_561_p2, tmp_7_reg_758, tmp_11_fu_567_p2, tmp_11_reg_762, tmp_8_fu_518_p2, tmp_8_reg_725, tmp_14_fu_524_p2, tmp_14_reg_729, ap_sig_582)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((mua_stream_V_data_V_empty_n = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                if (((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                    ap_NS_fsm <= ap_ST_st8_fsm_7;
                elsif ((not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))) and (((state_A_load_reg_695 = ap_const_lv2_0) and (is_peak_V_reg_669 = ap_const_lv1_0)) or (state_A_load_reg_695 = ap_const_lv2_3)))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                elsif ((not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))) and ((state_A_load_reg_695 = ap_const_lv2_1) or (state_A_load_reg_695 = ap_const_lv2_2)))) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_st6_fsm_5;
            when ap_ST_st6_fsm_5 => 
                if ((not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))) and ((state_A_load_reg_695 = ap_const_lv2_1) or (state_A_load_reg_695 = ap_const_lv2_2)))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                end if;
            when ap_ST_st7_fsm_6 => 
                if (not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                end if;
            when ap_ST_st8_fsm_7 => 
                if (not(((ap_const_logic_0 = out_pre_V_user_V_1_ack_in) or (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))) then
                    ap_NS_fsm <= ap_ST_st9_fsm_8;
                else
                    ap_NS_fsm <= ap_ST_st8_fsm_7;
                end if;
            when ap_ST_st9_fsm_8 => 
                ap_NS_fsm <= ap_ST_st7_fsm_6;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_299_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_299 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_307_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_307 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_323_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_323 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_331_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_331 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_346_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_346 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_405_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_405 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_445_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_445 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_458_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_458 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_527_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_527 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_582_assign_proc : process(out_pre_V_user_V_1_sRdy, out_pre_V_id_V_1_sRdy, out_pre_V_last_1_sRdy, out_pre_V_data_V_1_sRdy, out_pre_V_dest_V_1_sRdy, out_post_V_user_V_1_sRdy, out_post_V_id_V_1_sRdy, out_post_V_last_1_sRdy, out_post_V_data_V_1_sRdy, out_post_V_dest_V_1_sRdy, time_stamp_V_1_sRdy)
    begin
                ap_sig_582 <= ((out_pre_V_user_V_1_sRdy = ap_const_logic_0) or (out_pre_V_id_V_1_sRdy = ap_const_logic_0) or (out_pre_V_last_1_sRdy = ap_const_logic_0) or (out_pre_V_data_V_1_sRdy = ap_const_logic_0) or (out_pre_V_dest_V_1_sRdy = ap_const_logic_0) or (out_post_V_user_V_1_sRdy = ap_const_logic_0) or (out_post_V_id_V_1_sRdy = ap_const_logic_0) or (out_post_V_last_1_sRdy = ap_const_logic_0) or (out_post_V_data_V_1_sRdy = ap_const_logic_0) or (out_post_V_dest_V_1_sRdy = ap_const_logic_0) or (time_stamp_V_1_sRdy = ap_const_logic_0));
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_299)
    begin
        if (ap_sig_299) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_445)
    begin
        if (ap_sig_445) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_458)
    begin
        if (ap_sig_458) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_307)
    begin
        if (ap_sig_307) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_405)
    begin
        if (ap_sig_405) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_331)
    begin
        if (ap_sig_331) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_346)
    begin
        if (ap_sig_346) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st8_fsm_7_assign_proc : process(ap_sig_323)
    begin
        if (ap_sig_323) then 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st9_fsm_8_assign_proc : process(ap_sig_527)
    begin
        if (ap_sig_527) then 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_V_address0 <= tmp_22_cast_fu_498_p1(13 - 1 downto 0);
    buf_2d_V_address1 <= tmp_18_cast_fu_461_p1(13 - 1 downto 0);

    buf_2d_V_ce0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            buf_2d_V_ce0 <= ap_const_logic_1;
        else 
            buf_2d_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_V_ce1_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_V_ce1 <= ap_const_logic_1;
        else 
            buf_2d_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_V_we1_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            buf_2d_V_we1 <= ap_const_logic_1;
        else 
            buf_2d_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ch_last_in_group_V_fu_309_p4 <= mua_stream_V_data_V_dout(175 downto 168);
    ch_w_V_fu_319_p4 <= mua_stream_V_data_V_dout(167 downto 160);
    cnt_A_V_addr_3_gep_fu_261_p3 <= tmp_3_reg_673(8 - 1 downto 0);
    cnt_A_V_addr_gep_fu_252_p3 <= tmp_3_reg_673(8 - 1 downto 0);

    cnt_A_V_address0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, tmp_7_reg_758, tmp_11_reg_762, tmp_8_reg_725, tmp_3_reg_673, cnt_A_V_addr_1_reg_704, cnt_A_V_addr_gep_fu_252_p3, cnt_A_V_addr_reg_709, cnt_A_V_addr_2_reg_720, cnt_A_V_addr_3_gep_fu_261_p3, tmp_1_fu_513_p1)
    begin
        if (((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6))) then 
            cnt_A_V_address0 <= cnt_A_V_addr_2_reg_720;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725)))) then 
            cnt_A_V_address0 <= cnt_A_V_addr_1_reg_704;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((ap_const_lv1_0 = tmp_7_reg_758))) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762))))) then 
            cnt_A_V_address0 <= cnt_A_V_addr_reg_709;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and (is_peak_V_reg_669 = ap_const_lv1_0))) then 
            cnt_A_V_address0 <= cnt_A_V_addr_3_gep_fu_261_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)))) then 
            cnt_A_V_address0 <= tmp_1_fu_513_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_1))) then 
            cnt_A_V_address0 <= cnt_A_V_addr_gep_fu_252_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_2))) then 
            cnt_A_V_address0 <= tmp_3_reg_673(8 - 1 downto 0);
        else 
            cnt_A_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    cnt_A_V_ce0_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, ap_sig_cseq_ST_st7_fsm_6, tmp_7_reg_758, tmp_11_fu_567_p2, tmp_11_reg_762, tmp_8_fu_518_p2, tmp_8_reg_725, tmp_14_fu_524_p2, tmp_14_reg_729, ap_sig_582)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_2) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_1) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((ap_const_lv1_0 = tmp_7_reg_758)) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and (is_peak_V_reg_669 = ap_const_lv1_0) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            cnt_A_V_ce0 <= ap_const_logic_1;
        else 
            cnt_A_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnt_A_V_d0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, tmp_7_reg_758, tmp_11_reg_762, tmp_8_reg_725, tmp_13_reg_753, tmp_10_reg_788, tmp_9_reg_793)
    begin
        if (((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6))) then 
            cnt_A_V_d0 <= tmp_9_reg_793;
        elsif (((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((ap_const_lv1_0 = tmp_7_reg_758)))) then 
            cnt_A_V_d0 <= tmp_10_reg_788;
        elsif (((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)))) then 
            cnt_A_V_d0 <= ap_const_lv5_7;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)))) then 
            cnt_A_V_d0 <= tmp_13_reg_753;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and (is_peak_V_reg_669 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725)))) then 
            cnt_A_V_d0 <= ap_const_lv5_0;
        else 
            cnt_A_V_d0 <= "XXXXX";
        end if; 
    end process;


    cnt_A_V_we0_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, ap_sig_cseq_ST_st7_fsm_6, tmp_7_reg_758, tmp_11_fu_567_p2, tmp_11_reg_762, tmp_8_fu_518_p2, tmp_8_reg_725, tmp_14_fu_524_p2, tmp_14_reg_729, ap_sig_582)
    begin
        if ((((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((ap_const_lv1_0 = tmp_7_reg_758)) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and (is_peak_V_reg_669 = ap_const_lv1_0) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and (ap_const_lv1_0 = tmp_11_fu_567_p2) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            cnt_A_V_we0 <= ap_const_logic_1;
        else 
            cnt_A_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_293_p2 <= std_logic_vector(unsigned(reg_289) + unsigned(ap_const_lv5_1));
    is_peak_V_fu_451_p2 <= (tmp_s_fu_439_p2 and tmp_2_fu_445_p2);

    mua_stream_V_data_V_blk_n_assign_proc : process(mua_stream_V_data_V_empty_n, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) then 
            mua_stream_V_data_V_blk_n <= mua_stream_V_data_V_empty_n;
        else 
            mua_stream_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mua_stream_V_data_V_read_assign_proc : process(mua_stream_V_data_V_empty_n, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((mua_stream_V_data_V_empty_n = ap_const_logic_0)))) then 
            mua_stream_V_data_V_read <= ap_const_logic_1;
        else 
            mua_stream_V_data_V_read <= ap_const_logic_0;
        end if; 
    end process;

    out_post_TDATA <= out_post_V_data_V_1_data_reg;

    out_post_TDATA_blk_n_assign_proc : process(out_post_V_data_V_1_sRdy, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, ap_sig_cseq_ST_st7_fsm_6, tmp_7_reg_758, tmp_11_fu_567_p2, tmp_11_reg_762, tmp_8_fu_518_p2, tmp_8_reg_725, tmp_14_fu_524_p2, tmp_14_reg_729)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0))) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2))) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((ap_const_lv1_0 = tmp_7_reg_758))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2))) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729))))) then 
            out_post_TDATA_blk_n <= out_post_V_data_V_1_sRdy;
        else 
            out_post_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_post_TDEST <= ap_const_lv1_0;
    out_post_TID <= out_post_V_id_V_1_data_reg;
    out_post_TLAST <= out_post_V_last_1_data_reg;
    out_post_TUSER <= out_post_V_user_V_1_data_reg;
    out_post_TVALID <= out_post_V_dest_V_1_mVld;
    out_post_V_data_V_1_ack_out <= out_post_TREADY;

    out_post_V_data_V_1_sRdy_assign_proc : process(out_post_TREADY, out_post_V_data_V_1_mVld, out_post_V_data_V_1_areset_d)
    begin
        out_post_V_data_V_1_sRdy <= (not(out_post_V_data_V_1_areset_d) and (out_post_TREADY or not(out_post_V_data_V_1_mVld)));
    end process;


    out_post_V_data_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2, tmp_8_fu_518_p2, tmp_14_fu_524_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_post_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            out_post_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_post_V_dest_V_1_ack_out <= out_post_TREADY;

    out_post_V_dest_V_1_sRdy_assign_proc : process(out_post_TREADY, out_post_V_dest_V_1_mVld, out_post_V_dest_V_1_areset_d)
    begin
        out_post_V_dest_V_1_sRdy <= (not(out_post_V_dest_V_1_areset_d) and (out_post_TREADY or not(out_post_V_dest_V_1_mVld)));
    end process;


    out_post_V_dest_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2, tmp_8_fu_518_p2, tmp_14_fu_524_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_post_V_dest_V_1_vld_in <= ap_const_logic_1;
        else 
            out_post_V_dest_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_post_V_id_V_1_ack_out <= out_post_TREADY;

    out_post_V_id_V_1_data_in_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2, tmp_8_fu_518_p2, tmp_14_fu_524_p2, tmp_data_V_2_reg_615, p_Result_4_fu_530_p3, p_Result_3_fu_554_p3, p_Result_2_fu_573_p3, p_Result_1_fu_601_p3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)))) then 
            out_post_V_id_V_1_data_in <= p_Result_1_fu_601_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)))) then 
            out_post_V_id_V_1_data_in <= p_Result_2_fu_573_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)))) then 
            out_post_V_id_V_1_data_in <= p_Result_3_fu_554_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)))) then 
            out_post_V_id_V_1_data_in <= p_Result_4_fu_530_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)))) then 
            out_post_V_id_V_1_data_in <= tmp_data_V_2_reg_615(183 downto 168);
        else 
            out_post_V_id_V_1_data_in <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_post_V_id_V_1_sRdy_assign_proc : process(out_post_TREADY, out_post_V_id_V_1_mVld, out_post_V_id_V_1_areset_d)
    begin
        out_post_V_id_V_1_sRdy <= (not(out_post_V_id_V_1_areset_d) and (out_post_TREADY or not(out_post_V_id_V_1_mVld)));
    end process;


    out_post_V_id_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2, tmp_8_fu_518_p2, tmp_14_fu_524_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_post_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            out_post_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_post_V_last_1_ack_out <= out_post_TREADY;

    out_post_V_last_1_data_in_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2, tmp_8_fu_518_p2, tmp_14_fu_524_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)))) then 
            out_post_V_last_1_data_in <= ap_const_logic_1;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2))))) then 
            out_post_V_last_1_data_in <= ap_const_logic_0;
        else 
            out_post_V_last_1_data_in <= 'X';
        end if; 
    end process;


    out_post_V_last_1_sRdy_assign_proc : process(out_post_TREADY, out_post_V_last_1_mVld, out_post_V_last_1_areset_d)
    begin
        out_post_V_last_1_sRdy <= (not(out_post_V_last_1_areset_d) and (out_post_TREADY or not(out_post_V_last_1_mVld)));
    end process;


    out_post_V_last_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2, tmp_8_fu_518_p2, tmp_14_fu_524_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_post_V_last_1_vld_in <= ap_const_logic_1;
        else 
            out_post_V_last_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    out_post_V_user_V_1_ack_in_assign_proc : process(out_post_TREADY, out_post_V_user_V_1_mVld, out_post_V_user_V_1_areset_d)
    begin
        out_post_V_user_V_1_ack_in <= (not(out_post_V_user_V_1_areset_d) and (out_post_TREADY or not(out_post_V_user_V_1_mVld)));
    end process;

    out_post_V_user_V_1_ack_out <= out_post_TREADY;

    out_post_V_user_V_1_data_in_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2, tmp_8_fu_518_p2, tmp_14_fu_524_p2, tmp_user_V_4_fu_549_p1, tmp_user_V_2_fu_596_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)))) then 
            out_post_V_user_V_1_data_in <= tmp_user_V_2_fu_596_p1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)))) then 
            out_post_V_user_V_1_data_in <= ap_const_lv8_D;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)))) then 
            out_post_V_user_V_1_data_in <= tmp_user_V_4_fu_549_p1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)))) then 
            out_post_V_user_V_1_data_in <= ap_const_lv8_12;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)))) then 
            out_post_V_user_V_1_data_in <= ap_const_lv8_7;
        else 
            out_post_V_user_V_1_data_in <= "XXXXXXXX";
        end if; 
    end process;


    out_post_V_user_V_1_sRdy_assign_proc : process(out_post_TREADY, out_post_V_user_V_1_mVld, out_post_V_user_V_1_areset_d)
    begin
        out_post_V_user_V_1_sRdy <= (not(out_post_V_user_V_1_areset_d) and (out_post_TREADY or not(out_post_V_user_V_1_mVld)));
    end process;


    out_post_V_user_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2, tmp_8_fu_518_p2, tmp_14_fu_524_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_post_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            out_post_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_pre_TDATA <= out_pre_V_data_V_1_data_reg;

    out_pre_TDATA_blk_n_assign_proc : process(out_pre_V_data_V_1_sRdy, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, ap_sig_cseq_ST_st7_fsm_6, tmp_7_reg_758, tmp_11_fu_567_p2, tmp_11_reg_762)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0))) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2))) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((ap_const_lv1_0 = tmp_7_reg_758))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2))) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762))))) then 
            out_pre_TDATA_blk_n <= out_pre_V_data_V_1_sRdy;
        else 
            out_pre_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_pre_TDEST <= ap_const_lv1_0;
    out_pre_TID <= out_pre_V_id_V_1_data_reg;
    out_pre_TLAST <= out_pre_V_last_1_data_reg;
    out_pre_TUSER <= out_pre_V_user_V_1_data_reg;
    out_pre_TVALID <= out_pre_V_dest_V_1_mVld;
    out_pre_V_data_V_1_ack_out <= out_pre_TREADY;

    out_pre_V_data_V_1_data_in_assign_proc : process(buf_2d_V_q0, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2, pre_V_reg_699)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2))))) then 
            out_pre_V_data_V_1_data_in <= pre_V_reg_699;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)))) then 
            out_pre_V_data_V_1_data_in <= buf_2d_V_q0;
        else 
            out_pre_V_data_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_pre_V_data_V_1_sRdy_assign_proc : process(out_pre_TREADY, out_pre_V_data_V_1_mVld, out_pre_V_data_V_1_areset_d)
    begin
        out_pre_V_data_V_1_sRdy <= (not(out_pre_V_data_V_1_areset_d) and (out_pre_TREADY or not(out_pre_V_data_V_1_mVld)));
    end process;


    out_pre_V_data_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2, tmp_8_fu_518_p2, tmp_14_fu_524_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_pre_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            out_pre_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_pre_V_dest_V_1_ack_out <= out_pre_TREADY;

    out_pre_V_dest_V_1_sRdy_assign_proc : process(out_pre_TREADY, out_pre_V_dest_V_1_mVld, out_pre_V_dest_V_1_areset_d)
    begin
        out_pre_V_dest_V_1_sRdy <= (not(out_pre_V_dest_V_1_areset_d) and (out_pre_TREADY or not(out_pre_V_dest_V_1_mVld)));
    end process;


    out_pre_V_dest_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2, tmp_8_fu_518_p2, tmp_14_fu_524_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_pre_V_dest_V_1_vld_in <= ap_const_logic_1;
        else 
            out_pre_V_dest_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_pre_V_id_V_1_ack_out <= out_pre_TREADY;

    out_pre_V_id_V_1_data_in_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2, tmp_data_V_2_reg_615, p_Result_2_fu_573_p3, p_Result_1_fu_601_p3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)))) then 
            out_pre_V_id_V_1_data_in <= p_Result_1_fu_601_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)))) then 
            out_pre_V_id_V_1_data_in <= p_Result_2_fu_573_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)))) then 
            out_pre_V_id_V_1_data_in <= tmp_data_V_2_reg_615(183 downto 168);
        else 
            out_pre_V_id_V_1_data_in <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_pre_V_id_V_1_sRdy_assign_proc : process(out_pre_TREADY, out_pre_V_id_V_1_mVld, out_pre_V_id_V_1_areset_d)
    begin
        out_pre_V_id_V_1_sRdy <= (not(out_pre_V_id_V_1_areset_d) and (out_pre_TREADY or not(out_pre_V_id_V_1_mVld)));
    end process;


    out_pre_V_id_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2, tmp_8_fu_518_p2, tmp_14_fu_524_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_pre_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            out_pre_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_pre_V_last_1_ack_out <= out_pre_TREADY;

    out_pre_V_last_1_data_in_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)))) then 
            out_pre_V_last_1_data_in <= ap_const_logic_1;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2))))) then 
            out_pre_V_last_1_data_in <= ap_const_logic_0;
        else 
            out_pre_V_last_1_data_in <= 'X';
        end if; 
    end process;


    out_pre_V_last_1_sRdy_assign_proc : process(out_pre_TREADY, out_pre_V_last_1_mVld, out_pre_V_last_1_areset_d)
    begin
        out_pre_V_last_1_sRdy <= (not(out_pre_V_last_1_areset_d) and (out_pre_TREADY or not(out_pre_V_last_1_mVld)));
    end process;


    out_pre_V_last_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2, tmp_8_fu_518_p2, tmp_14_fu_524_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_pre_V_last_1_vld_in <= ap_const_logic_1;
        else 
            out_pre_V_last_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    out_pre_V_user_V_1_ack_in_assign_proc : process(out_pre_TREADY, out_pre_V_user_V_1_mVld, out_pre_V_user_V_1_areset_d)
    begin
        out_pre_V_user_V_1_ack_in <= (not(out_pre_V_user_V_1_areset_d) and (out_pre_TREADY or not(out_pre_V_user_V_1_mVld)));
    end process;

    out_pre_V_user_V_1_ack_out <= out_pre_TREADY;

    out_pre_V_user_V_1_data_in_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2, tmp_user_V_fu_581_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)))) then 
            out_pre_V_user_V_1_data_in <= tmp_user_V_fu_581_p1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)))) then 
            out_pre_V_user_V_1_data_in <= ap_const_lv8_6;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)))) then 
            out_pre_V_user_V_1_data_in <= ap_const_lv8_0;
        else 
            out_pre_V_user_V_1_data_in <= "XXXXXXXX";
        end if; 
    end process;


    out_pre_V_user_V_1_sRdy_assign_proc : process(out_pre_TREADY, out_pre_V_user_V_1_mVld, out_pre_V_user_V_1_areset_d)
    begin
        out_pre_V_user_V_1_sRdy <= (not(out_pre_V_user_V_1_areset_d) and (out_pre_TREADY or not(out_pre_V_user_V_1_mVld)));
    end process;


    out_pre_V_user_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2, tmp_8_fu_518_p2, tmp_14_fu_524_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_pre_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            out_pre_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_1_fu_601_p3 <= (ch_groupNo_V_reg_620 & ch_w_V_reg_633);
    p_Result_2_fu_573_p3 <= (ch_groupNo_V_reg_620 & ch_w_V_reg_633);
    p_Result_3_fu_554_p3 <= (ch_groupNo_V_reg_620 & ch_w_V_reg_633);
    p_Result_4_fu_530_p3 <= (ch_groupNo_V_reg_620 & ch_w_V_reg_633);
    p_shl1_cast_fu_483_p1 <= std_logic_vector(resize(unsigned(tmp_17_fu_476_p3),13));
    p_shl2_cast_fu_365_p1 <= std_logic_vector(resize(unsigned(tmp_6_fu_357_p3),13));
    p_shl3_cast_fu_377_p1 <= std_logic_vector(resize(unsigned(tmp_4_fu_369_p3),13));
    p_shl_cast_fu_472_p1 <= std_logic_vector(resize(unsigned(tmp_16_fu_465_p3),13));

    state_A_address0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, tmp_7_reg_758, tmp_11_reg_762, tmp_8_reg_725, tmp_3_fu_457_p1, ap_sig_cseq_ST_st2_fsm_1, state_A_addr_reg_685, tmp_1_fu_513_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)))) then 
            state_A_address0 <= tmp_1_fu_513_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((ap_const_lv1_0 = tmp_7_reg_758))) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and (is_peak_V_reg_669 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725)))) then 
            state_A_address0 <= state_A_addr_reg_685;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            state_A_address0 <= tmp_3_fu_457_p1(8 - 1 downto 0);
        else 
            state_A_address0 <= "XXXXXXXX";
        end if; 
    end process;


    state_A_ce0_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, ap_sig_cseq_ST_st7_fsm_6, tmp_7_reg_758, tmp_11_fu_567_p2, tmp_11_reg_762, tmp_8_fu_518_p2, tmp_8_reg_725, tmp_14_fu_524_p2, tmp_14_reg_729, ap_sig_cseq_ST_st2_fsm_1, ap_sig_582)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((ap_const_lv1_0 = tmp_7_reg_758)) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and (is_peak_V_reg_669 = ap_const_lv1_0) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            state_A_ce0 <= ap_const_logic_1;
        else 
            state_A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_A_d0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, tmp_7_reg_758, tmp_11_reg_762, tmp_8_reg_725)
    begin
        if ((((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725))))) then 
            state_A_d0 <= ap_const_lv2_2;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0))) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((ap_const_lv1_0 = tmp_7_reg_758))))) then 
            state_A_d0 <= ap_const_lv2_1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and (is_peak_V_reg_669 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725)))) then 
            state_A_d0 <= ap_const_lv2_0;
        else 
            state_A_d0 <= "XX";
        end if; 
    end process;


    state_A_we0_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_695, is_peak_V_reg_669, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, ap_sig_cseq_ST_st7_fsm_6, tmp_7_reg_758, tmp_11_fu_567_p2, tmp_11_reg_762, tmp_8_fu_518_p2, tmp_8_reg_725, tmp_14_fu_524_p2, tmp_14_reg_729, ap_sig_582)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((ap_const_lv1_0 = tmp_7_reg_758)) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_695 = ap_const_lv2_0) and (is_peak_V_reg_669 = ap_const_lv1_0) and not((((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_0) and not((is_peak_V_reg_669 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and (ap_const_lv1_0 = tmp_11_fu_567_p2) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_sig_582 or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_reg_725)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_reg_758) and not((ap_const_lv1_0 = tmp_11_reg_762)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_reg_758)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            state_A_we0 <= ap_const_logic_1;
        else 
            state_A_we0 <= ap_const_logic_0;
        end if; 
    end process;

    t_V_fu_343_p4 <= mua_stream_V_data_V_dout(132 downto 128);
    tetrode_data_V_fu_339_p1 <= mua_stream_V_data_V_dout(128 - 1 downto 0);

    time_stamp_V_1_ack_in_assign_proc : process(time_stamp_V_TREADY, time_stamp_V_1_mVld, time_stamp_V_1_areset_d)
    begin
        time_stamp_V_1_ack_in <= (not(time_stamp_V_1_areset_d) and (time_stamp_V_TREADY or not(time_stamp_V_1_mVld)));
    end process;

    time_stamp_V_1_ack_out <= time_stamp_V_TREADY;

    time_stamp_V_1_sRdy_assign_proc : process(time_stamp_V_TREADY, time_stamp_V_1_mVld, time_stamp_V_1_areset_d)
    begin
        time_stamp_V_1_sRdy <= (not(time_stamp_V_1_areset_d) and (time_stamp_V_TREADY or not(time_stamp_V_1_mVld)));
    end process;


    time_stamp_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, time_stamp_V_1_ack_in, state_A_load_reg_695, ap_sig_cseq_ST_st6_fsm_5, tmp_7_fu_561_p2, tmp_11_fu_567_p2, tmp_8_fu_518_p2, tmp_14_fu_524_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and not((((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = time_stamp_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_8_fu_518_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_7_fu_561_p2) and not((ap_const_lv1_0 = tmp_11_fu_567_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_695 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_7_fu_561_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then 
            time_stamp_V_1_vld_in <= ap_const_logic_1;
        else 
            time_stamp_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    time_stamp_V_TDATA <= time_stamp_V_1_data_reg;

    time_stamp_V_TDATA_blk_n_assign_proc : process(time_stamp_V_1_sRdy, state_A_load_reg_695, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, tmp_8_fu_518_p2, tmp_8_reg_725, tmp_14_fu_524_p2, tmp_14_reg_729)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_fu_518_p2) and not((ap_const_lv1_0 = tmp_14_fu_524_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_695 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_8_reg_725) and not((ap_const_lv1_0 = tmp_14_reg_729))))) then 
            time_stamp_V_TDATA_blk_n <= time_stamp_V_1_sRdy;
        else 
            time_stamp_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    time_stamp_V_TVALID <= time_stamp_V_1_mVld;
    tmp1_fu_427_p2 <= (tmp_fu_399_p1 or tmp_20_fu_403_p3);
    tmp24_fu_537_p2 <= std_logic_vector(unsigned(frameNo_reg_642) + unsigned(ap_const_lv32_FFFFFFF5));
    tmp2_fu_433_p2 <= (tmp_21_fu_411_p3 or tmp_22_fu_419_p3);
    tmp_10_fu_609_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(reg_289));
    tmp_11_fu_567_p2 <= "1" when (reg_289 = ap_const_lv5_6) else "0";
    tmp_12_fu_381_p2 <= std_logic_vector(unsigned(p_shl2_cast_fu_365_p1) + unsigned(p_shl3_cast_fu_377_p1));
    tmp_14_fu_524_p2 <= "1" when (reg_289 = ap_const_lv5_B) else "0";
    tmp_15_fu_387_p2 <= std_logic_vector(unsigned(tmp_3_cast_fu_353_p1) + unsigned(tmp_12_fu_381_p2));
    tmp_16_fu_465_p3 <= (tmp_5_reg_663 & ap_const_lv7_0);
    tmp_17_fu_476_p3 <= (tmp_5_reg_663 & ap_const_lv5_0);
    tmp_18_cast_fu_461_p1 <= std_logic_vector(resize(unsigned(tmp_15_reg_658),64));
    tmp_18_fu_487_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_472_p1) + unsigned(p_shl1_cast_fu_483_p1));
    tmp_19_fu_493_p2 <= std_logic_vector(unsigned(tmp_3_cast_reg_653) + unsigned(tmp_18_fu_487_p2));
    tmp_1_fu_513_p1 <= std_logic_vector(resize(unsigned(ch_last_in_group_V_reg_628),64));
    tmp_20_fu_403_p3 <= mua_stream_V_data_V_dout(32 downto 32);
    tmp_21_fu_411_p3 <= mua_stream_V_data_V_dout(64 downto 64);
    tmp_22_cast_fu_498_p1 <= std_logic_vector(resize(unsigned(tmp_19_reg_680),64));
    tmp_22_fu_419_p3 <= mua_stream_V_data_V_dout(96 downto 96);
    tmp_23_fu_586_p1 <= reg_289(4 - 1 downto 0);
    tmp_2_fu_445_p2 <= "1" when (ch_w_V_fu_319_p4 = ch_last_in_group_V_fu_309_p4) else "0";
    tmp_3_cast_fu_353_p1 <= std_logic_vector(resize(unsigned(ch_w_V_fu_319_p4),13));
    tmp_3_fu_457_p1 <= std_logic_vector(resize(unsigned(ch_w_V_reg_633),64));
    tmp_4_fu_369_p3 <= (t_V_fu_343_p4 & ap_const_lv5_0);
    tmp_5_fu_393_p2 <= std_logic_vector(signed(ap_const_lv5_19) + signed(t_V_fu_343_p4));
    tmp_6_fu_357_p3 <= (t_V_fu_343_p4 & ap_const_lv7_0);
    tmp_7_fu_561_p2 <= "1" when (unsigned(reg_289) < unsigned(ap_const_lv5_6)) else "0";
    tmp_8_fu_518_p2 <= "1" when (unsigned(reg_289) < unsigned(ap_const_lv5_B)) else "0";
    tmp_fu_399_p1 <= mua_stream_V_data_V_dout(1 - 1 downto 0);
    tmp_s_fu_439_p2 <= (tmp2_fu_433_p2 or tmp1_fu_427_p2);
    tmp_user_V_1_fu_590_p2 <= std_logic_vector(unsigned(ap_const_lv4_7) + unsigned(tmp_23_fu_586_p1));
    tmp_user_V_2_fu_596_p1 <= std_logic_vector(resize(unsigned(tmp_user_V_1_fu_590_p2),8));
    tmp_user_V_3_fu_543_p2 <= std_logic_vector(unsigned(reg_289) + unsigned(ap_const_lv5_7));
    tmp_user_V_4_fu_549_p1 <= std_logic_vector(resize(unsigned(tmp_user_V_3_fu_543_p2),8));
    tmp_user_V_fu_581_p1 <= std_logic_vector(resize(unsigned(reg_289),8));
end behav;
