Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopDatapath_tb_behav xil_defaultlib.TopDatapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'inWire35' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'outWire35' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:259]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.FiveBitExtender
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.AND_Gate
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.TopDatapath
Compiling module xil_defaultlib.TopDatapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopDatapath_tb_behav
