

================================================================
== Vivado HLS Report for 'create_tree'
================================================================
* Date:           Tue Aug  3 15:22:57 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.575 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     1021| 10.000 ns | 10.210 us |    1|  1021|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |        0|     1020|         4|          -|          -| 0 ~ 255 |    no    |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    467|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    315|    -|
|Register         |        -|      -|     453|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     453|    782|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |frequency_V_U  |create_tree_frequibs  |        1|  0|   0|    0|   255|   32|     1|         8160|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        1|  0|   0|    0|   255|   32|     1|         8160|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln15_fu_290_p2        |     +    |      0|  0|  39|          32|           2|
    |add_ln209_1_fu_410_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln209_fu_404_p2       |     +    |      0|  0|  39|          32|          32|
    |i_fu_305_p2               |     +    |      0|  0|  38|          31|           1|
    |in_count_V_1_fu_422_p2    |     +    |      0|  0|  39|          32|           1|
    |in_count_V_fu_353_p2      |     +    |      0|  0|  39|          32|           1|
    |tree_count_V_1_fu_435_p2  |     +    |      0|  0|  39|          32|           1|
    |tree_count_V_fu_365_p2    |     +    |      0|  0|  39|          32|           1|
    |and_ln26_fu_342_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln42_fu_398_p2        |    and   |      0|  0|   2|           1|           1|
    |grp_fu_284_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln15_fu_300_p2       |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln879_2_fu_332_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln879_3_fu_393_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln879_4_fu_388_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln879_fu_337_p2      |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln887_1_fu_372_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln887_fu_327_p2      |   icmp   |      0|  0|  18|          32|          32|
    |ap_condition_169          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_176          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_188          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_195          |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 467|         517|         333|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  33|          6|    1|          6|
    |ap_phi_mux_t_V_3_be_phi_fu_264_p4  |  15|          3|   32|         96|
    |ap_phi_mux_t_V_4_phi_fu_243_p4     |  15|          3|   32|         96|
    |ap_phi_mux_t_V_5_phi_fu_232_p4     |  15|          3|   32|         96|
    |ap_phi_mux_t_V_be_phi_fu_276_p4    |  15|          3|   32|         96|
    |frequency_V_address0               |  27|          5|    8|         40|
    |frequency_V_d0                     |  15|          3|   32|         96|
    |in_frequency_V_address0            |  15|          3|    8|         24|
    |in_value_V_address0                |  15|          3|    8|         24|
    |left_V_address0                    |  15|          3|    8|         24|
    |left_V_d0                          |  15|          3|   32|         96|
    |op2_assign_reg_216                 |   9|          2|   31|         62|
    |p_090_0_reg_251                    |   9|          2|   32|         64|
    |parent_V_address0                  |  21|          4|    8|         32|
    |parent_V_d0                        |  15|          3|   31|         93|
    |right_V_address0                   |  15|          3|    8|         24|
    |right_V_d0                         |  15|          3|   32|         96|
    |t_V_3_reg_192                      |   9|          2|   32|         64|
    |t_V_4_reg_240                      |   9|          2|   32|         64|
    |t_V_5_reg_229                      |   9|          2|   32|         64|
    |t_V_reg_204                        |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 315|         63|  495|       1321|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln15_reg_448           |  32|   0|   32|          0|
    |add_ln209_1_reg_550        |  32|   0|   32|          0|
    |add_ln209_reg_545          |  32|   0|   32|          0|
    |and_ln42_reg_541           |   1|   0|    1|          0|
    |ap_CS_fsm                  |   5|   0|    5|          0|
    |i_reg_464                  |  31|   0|   31|          0|
    |icmp_ln879_4_reg_537       |   1|   0|    1|          0|
    |icmp_ln887_1_reg_508       |   1|   0|    1|          0|
    |in_value_V_load_1_reg_532  |  32|   0|   32|          0|
    |op2_assign_reg_216         |  31|   0|   31|          0|
    |p_090_0_reg_251            |  32|   0|   32|          0|
    |t_V_3_reg_192              |  32|   0|   32|          0|
    |t_V_4_reg_240              |  32|   0|   32|          0|
    |t_V_5_reg_229              |  32|   0|   32|          0|
    |t_V_reg_204                |  32|   0|   32|          0|
    |zext_ln15_reg_453          |  31|   0|   32|          1|
    |zext_ln544_5_reg_469       |  32|   0|   64|         32|
    |zext_ln544_7_reg_512       |  32|   0|   64|         32|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 453|   0|  518|         65|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   create_tree  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   create_tree  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   create_tree  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   create_tree  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   create_tree  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   create_tree  | return value |
|in_value_V_address0      | out |    8|  ap_memory |   in_value_V   |     array    |
|in_value_V_ce0           | out |    1|  ap_memory |   in_value_V   |     array    |
|in_value_V_q0            |  in |   32|  ap_memory |   in_value_V   |     array    |
|in_frequency_V_address0  | out |    8|  ap_memory | in_frequency_V |     array    |
|in_frequency_V_ce0       | out |    1|  ap_memory | in_frequency_V |     array    |
|in_frequency_V_q0        |  in |   32|  ap_memory | in_frequency_V |     array    |
|num_symbols              |  in |   32|   ap_none  |   num_symbols  |    scalar    |
|parent_V_address0        | out |    8|  ap_memory |    parent_V    |     array    |
|parent_V_ce0             | out |    1|  ap_memory |    parent_V    |     array    |
|parent_V_we0             | out |    1|  ap_memory |    parent_V    |     array    |
|parent_V_d0              | out |   31|  ap_memory |    parent_V    |     array    |
|left_V_address0          | out |    8|  ap_memory |     left_V     |     array    |
|left_V_ce0               | out |    1|  ap_memory |     left_V     |     array    |
|left_V_we0               | out |    1|  ap_memory |     left_V     |     array    |
|left_V_d0                | out |   32|  ap_memory |     left_V     |     array    |
|right_V_address0         | out |    8|  ap_memory |     right_V    |     array    |
|right_V_ce0              | out |    1|  ap_memory |     right_V    |     array    |
|right_V_we0              | out |    1|  ap_memory |     right_V    |     array    |
|right_V_d0               | out |   32|  ap_memory |     right_V    |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%num_symbols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_symbols)"   --->   Operation 6 'read' 'num_symbols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.25ns)   --->   "%frequency_V = alloca [255 x i32], align 4" [./hls-src/huffman_create_tree.cpp:9]   --->   Operation 7 'alloca' 'frequency_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_1 : Operation 8 [1/1] (2.55ns)   --->   "%add_ln15 = add nsw i32 %num_symbols_read, -1" [./hls-src/huffman_create_tree.cpp:15]   --->   Operation 8 'add' 'add_ln15' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %._crit_edge414" [./hls-src/huffman_create_tree.cpp:15]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t_V_3 = phi i32 [ 0, %._crit_edge ], [ %t_V_3_be, %._crit_edge414.backedge ]" [./hls-src/huffman_create_tree.cpp:36]   --->   Operation 10 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %._crit_edge ], [ %t_V_be, %._crit_edge414.backedge ]" [./hls-src/huffman_create_tree.cpp:46]   --->   Operation 11 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%op2_assign = phi i31 [ 0, %._crit_edge ], [ %i, %._crit_edge414.backedge ]"   --->   Operation 12 'phi' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i31 %op2_assign to i32" [./hls-src/huffman_create_tree.cpp:15]   --->   Operation 13 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.47ns)   --->   "%icmp_ln15 = icmp slt i32 %zext_ln15, %add_ln15" [./hls-src/huffman_create_tree.cpp:15]   --->   Operation 14 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 15 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.52ns)   --->   "%i = add i31 %op2_assign, 1" [./hls-src/huffman_create_tree.cpp:15]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %._crit_edge404, label %4" [./hls-src/huffman_create_tree.cpp:15]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i32 %t_V_3 to i64" [./hls-src/huffman_create_tree.cpp:24]   --->   Operation 18 'zext' 'zext_ln544_5' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%frequency_V_addr = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln544_5" [./hls-src/huffman_create_tree.cpp:24]   --->   Operation 19 'getelementptr' 'frequency_V_addr' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%intermediate_freq_V_2 = load i32* %frequency_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:24]   --->   Operation 20 'load' 'intermediate_freq_V_2' <Predicate = (icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i32 %t_V to i64" [./hls-src/huffman_create_tree.cpp:25]   --->   Operation 21 'zext' 'zext_ln544_6' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%in_value_V_addr = getelementptr [256 x i32]* %in_value_V, i64 0, i64 %zext_ln544_6" [./hls-src/huffman_create_tree.cpp:25]   --->   Operation 22 'getelementptr' 'in_value_V_addr' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%in_value_V_load = load i32* %in_value_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:25]   --->   Operation 23 'load' 'in_value_V_load' <Predicate = (icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%in_frequency_V_addr = getelementptr [256 x i32]* %in_frequency_V, i64 0, i64 %zext_ln544_6" [./hls-src/huffman_create_tree.cpp:25]   --->   Operation 24 'getelementptr' 'in_frequency_V_addr' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (3.25ns)   --->   "%node_freq_V_1 = load i32* %in_frequency_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:25]   --->   Operation 25 'load' 'node_freq_V_1' <Predicate = (icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i32 %t_V_3 to i64" [./hls-src/huffman_create_tree.cpp:58]   --->   Operation 26 'zext' 'zext_ln544' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%parent_V_addr = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_create_tree.cpp:58]   --->   Operation 27 'getelementptr' 'parent_V_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.25ns)   --->   "store i31 0, i31* %parent_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:58]   --->   Operation 28 'store' <Predicate = (!icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [./hls-src/huffman_create_tree.cpp:59]   --->   Operation 29 'ret' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.57>
ST_3 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln887 = icmp ult i32 %t_V, %num_symbols_read" [./hls-src/huffman_create_tree.cpp:23]   --->   Operation 30 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/2] (3.25ns)   --->   "%intermediate_freq_V_2 = load i32* %frequency_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:24]   --->   Operation 31 'load' 'intermediate_freq_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 32 [1/2] (3.25ns)   --->   "%in_value_V_load = load i32* %in_value_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:25]   --->   Operation 32 'load' 'in_value_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 33 [1/2] (3.25ns)   --->   "%node_freq_V_1 = load i32* %in_frequency_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:25]   --->   Operation 33 'load' 'node_freq_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %0, label %1" [./hls-src/huffman_create_tree.cpp:26]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln879_2 = icmp eq i32 %t_V_3, %zext_ln15" [./hls-src/huffman_create_tree.cpp:26]   --->   Operation 35 'icmp' 'icmp_ln879_2' <Predicate = (!icmp_ln887)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_2, label %._crit_edge405, label %._crit_edge406" [./hls-src/huffman_create_tree.cpp:26]   --->   Operation 36 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.47ns)   --->   "%icmp_ln26 = icmp ult i32 %intermediate_freq_V_2, %node_freq_V_1" [./hls-src/huffman_create_tree.cpp:26]   --->   Operation 37 'icmp' 'icmp_ln26' <Predicate = (icmp_ln887)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (2.47ns)   --->   "%icmp_ln879 = icmp ne i32 %t_V_3, %zext_ln15" [./hls-src/huffman_create_tree.cpp:26]   --->   Operation 38 'icmp' 'icmp_ln879' <Predicate = (icmp_ln887)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.97ns)   --->   "%and_ln26 = and i1 %icmp_ln26, %icmp_ln879" [./hls-src/huffman_create_tree.cpp:26]   --->   Operation 39 'and' 'and_ln26' <Predicate = (icmp_ln887)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %and_ln26, label %._crit_edge406, label %._crit_edge405" [./hls-src/huffman_create_tree.cpp:26]   --->   Operation 40 'br' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i31 %op2_assign to i64" [./hls-src/huffman_create_tree.cpp:28]   --->   Operation 41 'zext' 'zext_ln28' <Predicate = (icmp_ln887 & !and_ln26) | (!icmp_ln887 & icmp_ln879_2)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%left_V_addr = getelementptr [255 x i32]* %left_V, i64 0, i64 %zext_ln28" [./hls-src/huffman_create_tree.cpp:28]   --->   Operation 42 'getelementptr' 'left_V_addr' <Predicate = (icmp_ln887 & !and_ln26) | (!icmp_ln887 & icmp_ln879_2)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.25ns)   --->   "store i32 %in_value_V_load, i32* %left_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:28]   --->   Operation 43 'store' <Predicate = (icmp_ln887 & !and_ln26) | (!icmp_ln887 & icmp_ln879_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 44 [1/1] (2.55ns)   --->   "%in_count_V = add i32 %t_V, 1" [./hls-src/huffman_create_tree.cpp:30]   --->   Operation 44 'add' 'in_count_V' <Predicate = (icmp_ln887 & !and_ln26) | (!icmp_ln887 & icmp_ln879_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.76ns)   --->   "br label %._crit_edge409" [./hls-src/huffman_create_tree.cpp:31]   --->   Operation 45 'br' <Predicate = (icmp_ln887 & !and_ln26) | (!icmp_ln887 & icmp_ln879_2)> <Delay = 1.76>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i31 %op2_assign to i64" [./hls-src/huffman_create_tree.cpp:33]   --->   Operation 46 'zext' 'zext_ln33' <Predicate = (icmp_ln887 & and_ln26) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%left_V_addr_1 = getelementptr [255 x i32]* %left_V, i64 0, i64 %zext_ln33" [./hls-src/huffman_create_tree.cpp:33]   --->   Operation 47 'getelementptr' 'left_V_addr_1' <Predicate = (icmp_ln887 & and_ln26) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.25ns)   --->   "store i32 -1, i32* %left_V_addr_1, align 4" [./hls-src/huffman_create_tree.cpp:33]   --->   Operation 48 'store' <Predicate = (icmp_ln887 & and_ln26) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%parent_V_addr_1 = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln544_5" [./hls-src/huffman_create_tree.cpp:35]   --->   Operation 49 'getelementptr' 'parent_V_addr_1' <Predicate = (icmp_ln887 & and_ln26) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (3.25ns)   --->   "store i31 %op2_assign, i31* %parent_V_addr_1, align 4" [./hls-src/huffman_create_tree.cpp:35]   --->   Operation 50 'store' <Predicate = (icmp_ln887 & and_ln26) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 51 [1/1] (2.55ns)   --->   "%tree_count_V = add i32 %t_V_3, 1" [./hls-src/huffman_create_tree.cpp:36]   --->   Operation 51 'add' 'tree_count_V' <Predicate = (icmp_ln887 & and_ln26) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.76ns)   --->   "br label %._crit_edge409"   --->   Operation 52 'br' <Predicate = (icmp_ln887 & and_ln26) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 1.76>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%t_V_5 = phi i32 [ %t_V_3, %._crit_edge405 ], [ %tree_count_V, %._crit_edge406 ]"   --->   Operation 53 'phi' 't_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%t_V_4 = phi i32 [ %in_count_V, %._crit_edge405 ], [ %t_V, %._crit_edge406 ]"   --->   Operation 54 'phi' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln887_1 = icmp ult i32 %t_V_4, %num_symbols_read" [./hls-src/huffman_create_tree.cpp:39]   --->   Operation 55 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln544_7 = zext i32 %t_V_5 to i64" [./hls-src/huffman_create_tree.cpp:40]   --->   Operation 56 'zext' 'zext_ln544_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%frequency_V_addr_1 = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln544_7" [./hls-src/huffman_create_tree.cpp:40]   --->   Operation 57 'getelementptr' 'frequency_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%intermediate_freq_V = load i32* %frequency_V_addr_1, align 4" [./hls-src/huffman_create_tree.cpp:40]   --->   Operation 58 'load' 'intermediate_freq_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln544_8 = zext i32 %t_V_4 to i64" [./hls-src/huffman_create_tree.cpp:41]   --->   Operation 59 'zext' 'zext_ln544_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%in_value_V_addr_1 = getelementptr [256 x i32]* %in_value_V, i64 0, i64 %zext_ln544_8" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:41]   --->   Operation 60 'getelementptr' 'in_value_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%in_value_V_load_1 = load i32* %in_value_V_addr_1, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:41]   --->   Operation 61 'load' 'in_value_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%in_frequency_V_addr_1 = getelementptr [256 x i32]* %in_frequency_V, i64 0, i64 %zext_ln544_8" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:41]   --->   Operation 62 'getelementptr' 'in_frequency_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (3.25ns)   --->   "%in_frequency_V_load = load i32* %in_frequency_V_addr_1, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:41]   --->   Operation 63 'load' 'in_frequency_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>

State 4 <SV = 3> <Delay = 6.70>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_090_0 = phi i32 [ %node_freq_V_1, %._crit_edge405 ], [ %intermediate_freq_V_2, %._crit_edge406 ]"   --->   Operation 64 'phi' 'p_090_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (3.25ns)   --->   "%intermediate_freq_V = load i32* %frequency_V_addr_1, align 4" [./hls-src/huffman_create_tree.cpp:40]   --->   Operation 65 'load' 'intermediate_freq_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_4 : Operation 66 [1/2] (3.25ns)   --->   "%in_value_V_load_1 = load i32* %in_value_V_addr_1, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:41]   --->   Operation 66 'load' 'in_value_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_4 : Operation 67 [1/2] (3.25ns)   --->   "%in_frequency_V_load = load i32* %in_frequency_V_addr_1, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:41]   --->   Operation 67 'load' 'in_frequency_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %2, label %3" [./hls-src/huffman_create_tree.cpp:42]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (2.47ns)   --->   "%icmp_ln879_4 = icmp eq i32 %t_V_5, %zext_ln15" [./hls-src/huffman_create_tree.cpp:42]   --->   Operation 69 'icmp' 'icmp_ln879_4' <Predicate = (!icmp_ln887_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_4, label %._crit_edge410, label %._crit_edge411" [./hls-src/huffman_create_tree.cpp:42]   --->   Operation 70 'br' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp ult i32 %intermediate_freq_V, %in_frequency_V_load" [./hls-src/huffman_create_tree.cpp:42]   --->   Operation 71 'icmp' 'icmp_ln42' <Predicate = (icmp_ln887_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (2.47ns)   --->   "%icmp_ln879_3 = icmp ne i32 %t_V_5, %zext_ln15" [./hls-src/huffman_create_tree.cpp:42]   --->   Operation 72 'icmp' 'icmp_ln879_3' <Predicate = (icmp_ln887_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.97ns)   --->   "%and_ln42 = and i1 %icmp_ln42, %icmp_ln879_3" [./hls-src/huffman_create_tree.cpp:42]   --->   Operation 73 'and' 'and_ln42' <Predicate = (icmp_ln887_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %and_ln42, label %._crit_edge411, label %._crit_edge410" [./hls-src/huffman_create_tree.cpp:42]   --->   Operation 74 'br' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (2.55ns)   --->   "%add_ln209 = add i32 %in_frequency_V_load, %p_090_0" [./hls-src/huffman_create_tree.cpp:45]   --->   Operation 75 'add' 'add_ln209' <Predicate = (icmp_ln887_1 & !and_ln42) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln209_1 = add i32 %intermediate_freq_V, %p_090_0" [./hls-src/huffman_create_tree.cpp:50]   --->   Operation 76 'add' 'add_ln209_1' <Predicate = (icmp_ln887_1 & and_ln42) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%parent_V_addr_2 = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln544_7" [./hls-src/huffman_create_tree.cpp:51]   --->   Operation 77 'getelementptr' 'parent_V_addr_2' <Predicate = (icmp_ln887_1 & and_ln42) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (3.25ns)   --->   "store i31 %op2_assign, i31* %parent_V_addr_2, align 4" [./hls-src/huffman_create_tree.cpp:51]   --->   Operation 78 'store' <Predicate = (icmp_ln887_1 & and_ln42) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>

State 5 <SV = 4> <Delay = 4.32>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i31 %op2_assign to i64" [./hls-src/huffman_create_tree.cpp:44]   --->   Operation 79 'zext' 'zext_ln44' <Predicate = (icmp_ln887_1 & !and_ln42) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%right_V_addr = getelementptr [255 x i32]* %right_V, i64 0, i64 %zext_ln44" [./hls-src/huffman_create_tree.cpp:44]   --->   Operation 80 'getelementptr' 'right_V_addr' <Predicate = (icmp_ln887_1 & !and_ln42) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (3.25ns)   --->   "store i32 %in_value_V_load_1, i32* %right_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:44]   --->   Operation 81 'store' <Predicate = (icmp_ln887_1 & !and_ln42) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%frequency_V_addr_2 = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln44" [./hls-src/huffman_create_tree.cpp:45]   --->   Operation 82 'getelementptr' 'frequency_V_addr_2' <Predicate = (icmp_ln887_1 & !and_ln42) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (3.25ns)   --->   "store i32 %add_ln209, i32* %frequency_V_addr_2, align 4" [./hls-src/huffman_create_tree.cpp:45]   --->   Operation 83 'store' <Predicate = (icmp_ln887_1 & !and_ln42) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_5 : Operation 84 [1/1] (2.55ns)   --->   "%in_count_V_1 = add i32 %t_V_4, 1" [./hls-src/huffman_create_tree.cpp:46]   --->   Operation 84 'add' 'in_count_V_1' <Predicate = (icmp_ln887_1 & !and_ln42) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.76ns)   --->   "br label %._crit_edge414.backedge" [./hls-src/huffman_create_tree.cpp:47]   --->   Operation 85 'br' <Predicate = (icmp_ln887_1 & !and_ln42) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 1.76>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i31 %op2_assign to i64" [./hls-src/huffman_create_tree.cpp:49]   --->   Operation 86 'zext' 'zext_ln49' <Predicate = (icmp_ln887_1 & and_ln42) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%right_V_addr_1 = getelementptr [255 x i32]* %right_V, i64 0, i64 %zext_ln49" [./hls-src/huffman_create_tree.cpp:49]   --->   Operation 87 'getelementptr' 'right_V_addr_1' <Predicate = (icmp_ln887_1 & and_ln42) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (3.25ns)   --->   "store i32 -1, i32* %right_V_addr_1, align 4" [./hls-src/huffman_create_tree.cpp:49]   --->   Operation 88 'store' <Predicate = (icmp_ln887_1 & and_ln42) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%frequency_V_addr_3 = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln49" [./hls-src/huffman_create_tree.cpp:50]   --->   Operation 89 'getelementptr' 'frequency_V_addr_3' <Predicate = (icmp_ln887_1 & and_ln42) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (3.25ns)   --->   "store i32 %add_ln209_1, i32* %frequency_V_addr_3, align 4" [./hls-src/huffman_create_tree.cpp:50]   --->   Operation 90 'store' <Predicate = (icmp_ln887_1 & and_ln42) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_5 : Operation 91 [1/1] (2.55ns)   --->   "%tree_count_V_1 = add i32 %t_V_5, 1" [./hls-src/huffman_create_tree.cpp:52]   --->   Operation 91 'add' 'tree_count_V_1' <Predicate = (icmp_ln887_1 & and_ln42) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (1.76ns)   --->   "br label %._crit_edge414.backedge"   --->   Operation 92 'br' <Predicate = (icmp_ln887_1 & and_ln42) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 1.76>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%t_V_3_be = phi i32 [ %t_V_5, %._crit_edge410 ], [ %tree_count_V_1, %._crit_edge411 ]"   --->   Operation 93 'phi' 't_V_3_be' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%t_V_be = phi i32 [ %in_count_V_1, %._crit_edge410 ], [ %t_V_4, %._crit_edge411 ]"   --->   Operation 94 'phi' 't_V_be' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "br label %._crit_edge414"   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_frequency_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ num_symbols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parent_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ left_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ right_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
num_symbols_read      (read             ) [ 001111]
frequency_V           (alloca           ) [ 001111]
add_ln15              (add              ) [ 001111]
br_ln15               (br               ) [ 011111]
t_V_3                 (phi              ) [ 001100]
t_V                   (phi              ) [ 001100]
op2_assign            (phi              ) [ 001111]
zext_ln15             (zext             ) [ 000110]
icmp_ln15             (icmp             ) [ 001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
i                     (add              ) [ 011111]
br_ln15               (br               ) [ 000000]
zext_ln544_5          (zext             ) [ 000100]
frequency_V_addr      (getelementptr    ) [ 000100]
zext_ln544_6          (zext             ) [ 000000]
in_value_V_addr       (getelementptr    ) [ 000100]
in_frequency_V_addr   (getelementptr    ) [ 000100]
zext_ln544            (zext             ) [ 000000]
parent_V_addr         (getelementptr    ) [ 000000]
store_ln58            (store            ) [ 000000]
ret_ln59              (ret              ) [ 000000]
icmp_ln887            (icmp             ) [ 001111]
intermediate_freq_V_2 (load             ) [ 001111]
in_value_V_load       (load             ) [ 000000]
node_freq_V_1         (load             ) [ 001111]
br_ln26               (br               ) [ 000000]
icmp_ln879_2          (icmp             ) [ 001111]
br_ln26               (br               ) [ 000000]
icmp_ln26             (icmp             ) [ 000000]
icmp_ln879            (icmp             ) [ 000000]
and_ln26              (and              ) [ 001111]
br_ln26               (br               ) [ 000000]
zext_ln28             (zext             ) [ 000000]
left_V_addr           (getelementptr    ) [ 000000]
store_ln28            (store            ) [ 000000]
in_count_V            (add              ) [ 000000]
br_ln31               (br               ) [ 001111]
zext_ln33             (zext             ) [ 000000]
left_V_addr_1         (getelementptr    ) [ 000000]
store_ln33            (store            ) [ 000000]
parent_V_addr_1       (getelementptr    ) [ 000000]
store_ln35            (store            ) [ 000000]
tree_count_V          (add              ) [ 000000]
br_ln0                (br               ) [ 001111]
t_V_5                 (phi              ) [ 001111]
t_V_4                 (phi              ) [ 001111]
icmp_ln887_1          (icmp             ) [ 000011]
zext_ln544_7          (zext             ) [ 000010]
frequency_V_addr_1    (getelementptr    ) [ 000010]
zext_ln544_8          (zext             ) [ 000000]
in_value_V_addr_1     (getelementptr    ) [ 000010]
in_frequency_V_addr_1 (getelementptr    ) [ 000010]
p_090_0               (phi              ) [ 000010]
intermediate_freq_V   (load             ) [ 000000]
in_value_V_load_1     (load             ) [ 000001]
in_frequency_V_load   (load             ) [ 000000]
br_ln42               (br               ) [ 000000]
icmp_ln879_4          (icmp             ) [ 001111]
br_ln42               (br               ) [ 000000]
icmp_ln42             (icmp             ) [ 000000]
icmp_ln879_3          (icmp             ) [ 000000]
and_ln42              (and              ) [ 001111]
br_ln42               (br               ) [ 000000]
add_ln209             (add              ) [ 000001]
add_ln209_1           (add              ) [ 000001]
parent_V_addr_2       (getelementptr    ) [ 000000]
store_ln51            (store            ) [ 000000]
zext_ln44             (zext             ) [ 000000]
right_V_addr          (getelementptr    ) [ 000000]
store_ln44            (store            ) [ 000000]
frequency_V_addr_2    (getelementptr    ) [ 000000]
store_ln45            (store            ) [ 000000]
in_count_V_1          (add              ) [ 000000]
br_ln47               (br               ) [ 000000]
zext_ln49             (zext             ) [ 000000]
right_V_addr_1        (getelementptr    ) [ 000000]
store_ln49            (store            ) [ 000000]
frequency_V_addr_3    (getelementptr    ) [ 000000]
store_ln50            (store            ) [ 000000]
tree_count_V_1        (add              ) [ 000000]
br_ln0                (br               ) [ 000000]
t_V_3_be              (phi              ) [ 011111]
t_V_be                (phi              ) [ 011111]
br_ln0                (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_value_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_frequency_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_frequency_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="num_symbols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_symbols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="parent_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parent_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="left_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="right_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="frequency_V_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frequency_V/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="num_symbols_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_symbols_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="frequency_V_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frequency_V_addr/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_access_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="1"/>
<pin id="51" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="intermediate_freq_V_2/2 intermediate_freq_V/3 store_ln45/5 store_ln50/5 "/>
</bind>
</comp>

<comp id="54" class="1004" name="in_value_V_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_value_V_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_value_V_load/2 in_value_V_load_1/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="in_frequency_V_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="32" slack="0"/>
<pin id="71" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_frequency_V_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="node_freq_V_1/2 in_frequency_V_load/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="parent_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="31" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parent_V_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="31" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/2 store_ln35/3 store_ln51/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="left_V_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="31" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_V_addr/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 store_ln33/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="left_V_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="31" slack="0"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_V_addr_1/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="parent_V_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="31" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="32" slack="1"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parent_V_addr_1/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="frequency_V_addr_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="32" slack="0"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frequency_V_addr_1/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="in_value_V_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_value_V_addr_1/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="in_frequency_V_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_frequency_V_addr_1/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="parent_V_addr_2_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parent_V_addr_2/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="right_V_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="31" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="right_V_addr/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/5 store_ln49/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="frequency_V_addr_2_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="31" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frequency_V_addr_2/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="right_V_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="31" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="right_V_addr_1/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="frequency_V_addr_3_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="31" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frequency_V_addr_3/5 "/>
</bind>
</comp>

<comp id="192" class="1005" name="t_V_3_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="t_V_3_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="32" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="t_V_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="t_V_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="32" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="op2_assign_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="1"/>
<pin id="218" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="op2_assign_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="31" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="t_V_5_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="t_V_5_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_5/3 "/>
</bind>
</comp>

<comp id="240" class="1005" name="t_V_4_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="2"/>
<pin id="242" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="t_V_4 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="t_V_4_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="32" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_4/3 "/>
</bind>
</comp>

<comp id="251" class="1005" name="p_090_0_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="253" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_090_0 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_090_0_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="32" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_090_0/4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="t_V_3_be_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3_be (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="t_V_3_be_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="2"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3_be/5 "/>
</bind>
</comp>

<comp id="272" class="1005" name="t_V_be_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_be (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="t_V_be_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="32" slack="2"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_be/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/3 icmp_ln42/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln15_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln15_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="31" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln15_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="1"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="i_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="31" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln544_5_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_5/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln544_6_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_6/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln544_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln887_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="0" index="1" bw="32" slack="2"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln879_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln879_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="0" index="1" bw="32" slack="1"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="and_ln26_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln28_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="31" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="in_count_V_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_count_V/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln33_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="31" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tree_count_V_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tree_count_V/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln887_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="2"/>
<pin id="375" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln544_7_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_7/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln544_8_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_8/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln879_4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="0" index="1" bw="32" slack="2"/>
<pin id="391" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_4/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln879_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="0" index="1" bw="32" slack="2"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="and_ln42_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln42/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln209_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln209_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln44_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="31" slack="3"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="in_count_V_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_count_V_1/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln49_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="31" slack="3"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tree_count_V_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="2"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tree_count_V_1/5 "/>
</bind>
</comp>

<comp id="442" class="1005" name="num_symbols_read_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="2"/>
<pin id="444" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_symbols_read "/>
</bind>
</comp>

<comp id="448" class="1005" name="add_ln15_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="453" class="1005" name="zext_ln15_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="464" class="1005" name="i_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="31" slack="0"/>
<pin id="466" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="469" class="1005" name="zext_ln544_5_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="1"/>
<pin id="471" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_5 "/>
</bind>
</comp>

<comp id="474" class="1005" name="frequency_V_addr_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="1"/>
<pin id="476" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="frequency_V_addr "/>
</bind>
</comp>

<comp id="479" class="1005" name="in_value_V_addr_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="1"/>
<pin id="481" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_value_V_addr "/>
</bind>
</comp>

<comp id="484" class="1005" name="in_frequency_V_addr_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="1"/>
<pin id="486" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_frequency_V_addr "/>
</bind>
</comp>

<comp id="492" class="1005" name="intermediate_freq_V_2_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="intermediate_freq_V_2 "/>
</bind>
</comp>

<comp id="497" class="1005" name="node_freq_V_1_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="node_freq_V_1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="icmp_ln887_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887_1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="zext_ln544_7_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="1"/>
<pin id="514" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_7 "/>
</bind>
</comp>

<comp id="517" class="1005" name="frequency_V_addr_1_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="1"/>
<pin id="519" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="frequency_V_addr_1 "/>
</bind>
</comp>

<comp id="522" class="1005" name="in_value_V_addr_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="1"/>
<pin id="524" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_value_V_addr_1 "/>
</bind>
</comp>

<comp id="527" class="1005" name="in_frequency_V_addr_1_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="1"/>
<pin id="529" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_frequency_V_addr_1 "/>
</bind>
</comp>

<comp id="532" class="1005" name="in_value_V_load_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_value_V_load_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="icmp_ln879_4_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_4 "/>
</bind>
</comp>

<comp id="541" class="1005" name="and_ln42_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln42 "/>
</bind>
</comp>

<comp id="545" class="1005" name="add_ln209_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="550" class="1005" name="add_ln209_1_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="14" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="24" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="42" pin="3"/><net_sink comp="48" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="93"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="61" pin="3"/><net_sink comp="101" pin=1"/></net>

<net id="107"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="116"><net_src comp="108" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="125" pin="3"/><net_sink comp="48" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="169" pin="3"/><net_sink comp="48" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="184"><net_src comp="176" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="185" pin="3"/><net_sink comp="48" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="227"><net_src comp="216" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="238"><net_src comp="192" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="249"><net_src comp="204" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="270"><net_src comp="229" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="282"><net_src comp="240" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="288"><net_src comp="48" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="74" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="36" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="221" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="221" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="28" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="196" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="319"><net_src comp="208" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="325"><net_src comp="196" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="331"><net_src comp="204" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="192" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="192" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="284" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="337" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="216" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="357"><net_src comp="204" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="30" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="353" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="363"><net_src comp="216" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="369"><net_src comp="192" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="30" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="365" pin="2"/><net_sink comp="232" pin=2"/></net>

<net id="376"><net_src comp="243" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="232" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="385"><net_src comp="243" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="392"><net_src comp="229" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="229" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="284" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="74" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="254" pin="4"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="48" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="254" pin="4"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="216" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="426"><net_src comp="240" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="30" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="428"><net_src comp="422" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="432"><net_src comp="216" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="439"><net_src comp="229" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="30" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="441"><net_src comp="435" pin="2"/><net_sink comp="264" pin=2"/></net>

<net id="445"><net_src comp="36" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="451"><net_src comp="290" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="456"><net_src comp="296" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="460"><net_src comp="453" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="467"><net_src comp="305" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="472"><net_src comp="311" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="477"><net_src comp="42" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="482"><net_src comp="54" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="487"><net_src comp="67" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="495"><net_src comp="48" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="500"><net_src comp="74" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="511"><net_src comp="372" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="377" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="520"><net_src comp="125" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="525"><net_src comp="132" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="530"><net_src comp="140" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="535"><net_src comp="61" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="540"><net_src comp="388" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="398" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="404" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="553"><net_src comp="410" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="48" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: parent_V | {2 3 4 }
	Port: left_V | {3 }
	Port: right_V | {5 }
 - Input state : 
	Port: create_tree : in_value_V | {2 3 4 }
	Port: create_tree : in_frequency_V | {2 3 4 }
	Port: create_tree : num_symbols | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln15 : 1
		icmp_ln15 : 2
		i : 1
		br_ln15 : 3
		zext_ln544_5 : 1
		frequency_V_addr : 2
		intermediate_freq_V_2 : 3
		zext_ln544_6 : 1
		in_value_V_addr : 2
		in_value_V_load : 3
		in_frequency_V_addr : 2
		node_freq_V_1 : 3
		zext_ln544 : 1
		parent_V_addr : 2
		store_ln58 : 3
	State 3
		br_ln26 : 1
		br_ln26 : 1
		icmp_ln26 : 1
		and_ln26 : 2
		br_ln26 : 2
		left_V_addr : 1
		store_ln28 : 2
		left_V_addr_1 : 1
		store_ln33 : 2
		store_ln35 : 1
		t_V_5 : 1
		t_V_4 : 1
		icmp_ln887_1 : 2
		zext_ln544_7 : 2
		frequency_V_addr_1 : 3
		intermediate_freq_V : 4
		zext_ln544_8 : 2
		in_value_V_addr_1 : 3
		in_value_V_load_1 : 4
		in_frequency_V_addr_1 : 3
		in_frequency_V_load : 4
	State 4
		br_ln42 : 1
		icmp_ln42 : 1
		and_ln42 : 2
		br_ln42 : 2
		add_ln209 : 1
		add_ln209_1 : 1
		store_ln51 : 1
	State 5
		right_V_addr : 1
		store_ln44 : 2
		frequency_V_addr_2 : 1
		store_ln45 : 2
		right_V_addr_1 : 1
		store_ln49 : 2
		frequency_V_addr_3 : 1
		store_ln50 : 2
		t_V_3_be : 1
		t_V_be : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln15_fu_290       |    0    |    39   |
|          |           i_fu_305          |    0    |    38   |
|          |      in_count_V_fu_353      |    0    |    39   |
|    add   |     tree_count_V_fu_365     |    0    |    39   |
|          |       add_ln209_fu_404      |    0    |    39   |
|          |      add_ln209_1_fu_410     |    0    |    39   |
|          |     in_count_V_1_fu_422     |    0    |    39   |
|          |    tree_count_V_1_fu_435    |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_284         |    0    |    18   |
|          |       icmp_ln15_fu_300      |    0    |    18   |
|          |      icmp_ln887_fu_327      |    0    |    18   |
|   icmp   |     icmp_ln879_2_fu_332     |    0    |    18   |
|          |      icmp_ln879_fu_337      |    0    |    18   |
|          |     icmp_ln887_1_fu_372     |    0    |    18   |
|          |     icmp_ln879_4_fu_388     |    0    |    18   |
|          |     icmp_ln879_3_fu_393     |    0    |    18   |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln26_fu_342       |    0    |    2    |
|          |       and_ln42_fu_398       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | num_symbols_read_read_fu_36 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln15_fu_296      |    0    |    0    |
|          |     zext_ln544_5_fu_311     |    0    |    0    |
|          |     zext_ln544_6_fu_316     |    0    |    0    |
|          |      zext_ln544_fu_322      |    0    |    0    |
|   zext   |       zext_ln28_fu_348      |    0    |    0    |
|          |       zext_ln33_fu_360      |    0    |    0    |
|          |     zext_ln544_7_fu_377     |    0    |    0    |
|          |     zext_ln544_8_fu_382     |    0    |    0    |
|          |       zext_ln44_fu_416      |    0    |    0    |
|          |       zext_ln49_fu_429      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   459   |
|----------|-----------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|frequency_V|    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln15_reg_448      |   32   |
|     add_ln209_1_reg_550     |   32   |
|      add_ln209_reg_545      |   32   |
|       and_ln42_reg_541      |    1   |
|  frequency_V_addr_1_reg_517 |    8   |
|   frequency_V_addr_reg_474  |    8   |
|          i_reg_464          |   31   |
|     icmp_ln879_4_reg_537    |    1   |
|     icmp_ln887_1_reg_508    |    1   |
|in_frequency_V_addr_1_reg_527|    8   |
| in_frequency_V_addr_reg_484 |    8   |
|  in_value_V_addr_1_reg_522  |    8   |
|   in_value_V_addr_reg_479   |    8   |
|  in_value_V_load_1_reg_532  |   32   |
|intermediate_freq_V_2_reg_492|   32   |
|    node_freq_V_1_reg_497    |   32   |
|   num_symbols_read_reg_442  |   32   |
|      op2_assign_reg_216     |   31   |
|       p_090_0_reg_251       |   32   |
|       t_V_3_be_reg_260      |   32   |
|        t_V_3_reg_192        |   32   |
|        t_V_4_reg_240        |   32   |
|        t_V_5_reg_229        |   32   |
|        t_V_be_reg_272       |   32   |
|         t_V_reg_204         |   32   |
|      zext_ln15_reg_453      |   32   |
|     zext_ln544_5_reg_469    |   64   |
|     zext_ln544_7_reg_512    |   64   |
+-----------------------------+--------+
|            Total            |   721  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_48  |  p0  |   6  |   8  |   48   ||    33   |
|  grp_access_fu_48  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_61  |  p0  |   4  |   8  |   32   ||    21   |
|  grp_access_fu_74  |  p0  |   4  |   8  |   32   ||    21   |
|  grp_access_fu_87  |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_87  |  p1  |   2  |  31  |   62   ||    9    |
|  grp_access_fu_101 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_101 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_163 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_163 |  p1  |   2  |  32  |   64   ||    9    |
|    t_V_3_reg_192   |  p0  |   2  |  32  |   64   ||    9    |
|     t_V_reg_204    |  p0  |   2  |  32  |   64   ||    9    |
| op2_assign_reg_216 |  p0  |   2  |  31  |   62   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   612  || 23.4087 ||   171   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   459  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   23   |    -   |   171  |    -   |
|  Register |    -   |    -   |   721  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   23   |   721  |   630  |    0   |
+-----------+--------+--------+--------+--------+--------+
