
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 07/02/2023 08:15:13 PM
// Design Name: 
// Module Name: pulse_detector_TB
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


//module pulse_detector_TB();
//reg   clk;
//reg   reset;
//reg   clk_enable;
//reg   signed [15:0] data_in_re;  // sfix16_En14
//reg   signed [15:0] data_in_im;  // sfix16_En14
//reg   vilid_in;
//wire  ce_out;
//wire  signed [17:0] mid_sample;  // sfix18_En11
//wire  detected;
//wire  valid_out;
//Pulse_Detector PD(clk,reset,clk_enable,data_in_re,data_in_im,vilid_in,ce_out,mid_sample,detected,valid_out);
//initial clk<=1'b0;

//initial 
//begin
//clk_enable<=1;
//#10 reset=1'b0;
//data_in_re<=12;
//data_in_im<=10;
//vilid_in<=1;
//#5 clk<=~clk;
//#10 $stop;
//end
//endmodule
