
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v
# synth_design -part xc7z020clg484-3 -top C_LSTM_datapath -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top C_LSTM_datapath -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 142526 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1505.535 ; gain = 29.895 ; free physical = 241397 ; free virtual = 305906
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'C_LSTM_datapath' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:96]
INFO: [Synth 8-6157] synthesizing module 'stage1_parameter_buffer_18_1_16_42_2688' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1997]
INFO: [Synth 8-6157] synthesizing module 'counter_41_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2426]
INFO: [Synth 8-6155] done synthesizing module 'counter_41_1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2426]
INFO: [Synth 8-6157] synthesizing module 'counter_63_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2549]
INFO: [Synth 8-6155] done synthesizing module 'counter_63_1' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2549]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_1_2688Wixr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2273]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:18]
	Parameter DATA_WIDTH bound to: 162 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:18]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_1_2688Wixr_real_half_0' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2273]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_1_2688Wixr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2115]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_1_2688Wixr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2498]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_1_2688Wixr_imag_half_0' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2498]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_1_2688Wixr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2129]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_1_2688Wfxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2570]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_1_2688Wfxr_real_half_0' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2570]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_1_2688Wfxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2144]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_1_2688Wfxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2447]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_1_2688Wfxr_imag_half_0' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2447]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_1_2688Wfxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2158]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_1_2688Woxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2324]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_1_2688Woxr_real_half_0' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2324]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_1_2688Woxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2173]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_1_2688Woxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2222]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_1_2688Woxr_imag_half_0' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2222]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_1_2688Woxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2187]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_1_2688Wcxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2375]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_1_2688Wcxr_real_half_0' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2375]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_1_2688Wcxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2202]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_1_2688Wcxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2621]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_1_2688Wcxr_imag_half_0' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2621]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_1_2688Wcxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2216]
INFO: [Synth 8-6155] done synthesizing module 'stage1_parameter_buffer_18_1_16_42_2688' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1997]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_16_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15544]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9485]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_3' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9485]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_16_3' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15544]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_1_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15517]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_1_3' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15517]
INFO: [Synth 8-6157] synthesizing module 'C_LSTM_stage_1_18_10_160_512_1_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15850]
INFO: [Synth 8-6157] synthesizing module 'matrix_times_two_vectors_18_10_1_672_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:16264]
INFO: [Synth 8-6157] synthesizing module 'multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:16385]
INFO: [Synth 8-6157] synthesizing module 'c_matrix_vec_mult_core_18_10_16_1_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:6170]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_910' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:7045]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:7143]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_10' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:7143]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_910' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:7045]
INFO: [Synth 8-6157] synthesizing module 'dft_16_top_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:7483]
INFO: [Synth 8-6157] synthesizing module 'codeBlock88206_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:8244]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO_5_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5531]
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO_5_1' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5531]
INFO: [Synth 8-6157] synthesizing module 'addfxp_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5441]
INFO: [Synth 8-6155] done synthesizing module 'addfxp_18_1' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5441]
INFO: [Synth 8-6157] synthesizing module 'subfxp_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5563]
INFO: [Synth 8-6155] done synthesizing module 'subfxp_18_1' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5563]
INFO: [Synth 8-6157] synthesizing module 'multfix_alt_dsp_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5457]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mult_18x18_unit_18_36_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5494]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mult_18x18_unit_18_36_0' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5494]
INFO: [Synth 8-6155] done synthesizing module 'multfix_alt_dsp_18' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5457]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock88206_18' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:8244]
INFO: [Synth 8-6157] synthesizing module 'codeBlock89324_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:7864]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO_2_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5958]
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO_2_1' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5958]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock89324_18' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:7864]
INFO: [Synth 8-6155] done synthesizing module 'dft_16_top_18' (26#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:7483]
INFO: [Synth 8-6157] synthesizing module 'elementwise_mult_core_18_1810_9_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:8796]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mult_18x18_unit_18_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9121]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mult_18x18_unit_18_18_1' (27#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9121]
INFO: [Synth 8-6157] synthesizing module 'fp_rounding_unit_1_37_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9173]
INFO: [Synth 8-6155] done synthesizing module 'fp_rounding_unit_1_37_10' (28#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9173]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_mult_core_18_1810_9_1' (29#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:8796]
INFO: [Synth 8-6157] synthesizing module 'elementwise_sub_core_18_18_9' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:7337]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_sub_core_18_18_9' (30#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:7337]
INFO: [Synth 8-6157] synthesizing module 'elementwise_add_core_18_18_9' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:7191]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_add_core_18_18_9' (31#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:7191]
INFO: [Synth 8-6155] done synthesizing module 'c_matrix_vec_mult_core_18_10_16_1_1' (32#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:6170]
INFO: [Synth 8-6157] synthesizing module 'sum_complex_vector_unit_18_18_16_42' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:16938]
INFO: [Synth 8-6155] done synthesizing module 'sum_complex_vector_unit_18_18_16_42' (33#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:16938]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5981]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:6149]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_1' (34#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:6149]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_16_1' (35#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5981]
INFO: [Synth 8-6157] synthesizing module 'idft_16_top_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:4509]
INFO: [Synth 8-6157] synthesizing module 'codeBlock98050_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:4889]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock98050_18' (36#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:4889]
INFO: [Synth 8-6157] synthesizing module 'codeBlock99168_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5579]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock99168_18' (37#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5579]
INFO: [Synth 8-6155] done synthesizing module 'idft_16_top_18' (38#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:4509]
INFO: [Synth 8-6155] done synthesizing module 'multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42' (39#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:16385]
INFO: [Synth 8-6155] done synthesizing module 'matrix_times_two_vectors_18_10_1_672_16_1' (40#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:16264]
INFO: [Synth 8-6155] done synthesizing module 'C_LSTM_stage_1_18_10_160_512_1_16_1' (41#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15850]
INFO: [Synth 8-6157] synthesizing module 'stage2_parameter_buffer_18_1_16_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2809]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_1_64_Wic_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3676]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:18]
	Parameter DATA_WIDTH bound to: 288 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram__parameterized0' (41#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:18]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_1_64_Wic_0' (42#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3676]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_1_64_Wic_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3066]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_1_64_bi_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3554]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_1_64_bi_0' (43#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3554]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_1_64_bi_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3087]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_1_64_Wfc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3310]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_1_64_Wfc_0' (44#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3310]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_1_64_Wfc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3108]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_1_64_bf_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3615]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_1_64_bf_0' (45#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3615]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_1_64_bf_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3129]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_1_64_Woc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3493]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_1_64_Woc_0' (46#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3493]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_1_64_Woc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3150]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_1_64_bo_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3371]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_1_64_bo_0' (47#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3371]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_1_64_bo_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3171]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_1_64_bc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3432]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_1_64_bc_0' (48#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3432]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_1_64_bc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3192]
INFO: [Synth 8-6155] done synthesizing module 'stage2_parameter_buffer_18_1_16_64' (49#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2809]
INFO: [Synth 8-6157] synthesizing module 'C_LSTM_stage_2_18_10_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9711]
INFO: [Synth 8-6157] synthesizing module 'lstm_gate_18_10_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12994]
INFO: [Synth 8-6157] synthesizing module 'elementwise_mult_core_18_18_10_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:14014]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_mult_core_18_18_10_16_1' (50#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:14014]
INFO: [Synth 8-6157] synthesizing module 'elementwise_add_core_18_18_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:14557]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_add_core_18_18_16' (51#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:14557]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_16_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:13606]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:13774]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_18' (52#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:13774]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_16_10' (53#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:13606]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_core_18_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12170]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mac_18_13_23_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12551]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mac_18_13_23_32' (54#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12551]
INFO: [Synth 8-6157] synthesizing module 'abs_unit_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12517]
INFO: [Synth 8-6155] done synthesizing module 'abs_unit_18' (55#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12517]
INFO: [Synth 8-6157] synthesizing module 'fp_rounding_unit_1_32_11' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12597]
INFO: [Synth 8-6155] done synthesizing module 'fp_rounding_unit_1_32_11' (56#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12597]
INFO: [Synth 8-4471] merging register 'k_list_26_reg[12:0]' into 'k_list_25_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12273]
INFO: [Synth 8-4471] merging register 'k_list_28_reg[12:0]' into 'k_list_27_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12275]
INFO: [Synth 8-4471] merging register 'k_list_30_reg[12:0]' into 'k_list_29_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12277]
INFO: [Synth 8-4471] merging register 'k_list_31_reg[12:0]' into 'k_list_29_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12278]
WARNING: [Synth 8-6014] Unused sequential element k_list_26_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12273]
WARNING: [Synth 8-6014] Unused sequential element k_list_28_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12275]
WARNING: [Synth 8-6014] Unused sequential element k_list_30_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12277]
WARNING: [Synth 8-6014] Unused sequential element k_list_31_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12278]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_core_18_18_10_32_1' (57#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12170]
INFO: [Synth 8-6155] done synthesizing module 'lstm_gate_18_10_16_1' (58#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12994]
INFO: [Synth 8-6157] synthesizing module 'output_activation_18_10_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:11807]
INFO: [Synth 8-6155] done synthesizing module 'output_activation_18_10_16_1' (59#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:11807]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_16_6' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15022]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_6' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15190]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_6' (60#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15190]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_16_6' (61#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15022]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_16_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:13846]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_16_18' (62#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:13846]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_16_14' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:14794]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_14' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:14962]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_14' (63#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:14962]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_16_14' (64#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:14794]
INFO: [Synth 8-6157] synthesizing module 'tanh_core_18_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12647]
INFO: [Synth 8-4471] merging register 'b_list_1_reg[12:0]' into 'k_list_27_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12757]
WARNING: [Synth 8-6014] Unused sequential element b_list_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12757]
INFO: [Synth 8-6155] done synthesizing module 'tanh_core_18_18_10_32_1' (65#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:12647]
INFO: [Synth 8-6155] done synthesizing module 'C_LSTM_stage_2_18_10_16_1' (66#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9711]
INFO: [Synth 8-6157] synthesizing module 'pipelined_input_18_1_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15712]
INFO: [Synth 8-6155] done synthesizing module 'pipelined_input_18_1_16' (67#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15712]
INFO: [Synth 8-6157] synthesizing module 'stage2_Ct_buffer_18_1_16_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2672]
INFO: [Synth 8-6157] synthesizing module 'ram_288_0_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2783]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:47]
	Parameter DATA_WIDTH bound to: 288 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (68#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:47]
INFO: [Synth 8-6155] done synthesizing module 'ram_288_0_64' (69#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2783]
WARNING: [Synth 8-689] width (14) of port connection 'waddr' does not match port width (6) of module 'ram_288_0_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2758]
WARNING: [Synth 8-3848] Net o_valid in module/entity stage2_Ct_buffer_18_1_16_64 does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2709]
INFO: [Synth 8-6155] done synthesizing module 'stage2_Ct_buffer_18_1_16_64' (70#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2672]
INFO: [Synth 8-6157] synthesizing module 'stage2_mt_buffer_18_1_16_64_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:17200]
INFO: [Synth 8-6157] synthesizing module 'counter_30_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:17378]
INFO: [Synth 8-6155] done synthesizing module 'counter_30_1' (71#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:17378]
WARNING: [Synth 8-689] width (14) of port connection 'waddr' does not match port width (6) of module 'ram_288_0_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:17282]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_12' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:17399]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_12' (72#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:17399]
INFO: [Synth 8-6155] done synthesizing module 'stage2_mt_buffer_18_1_16_64_32' (73#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:17200]
INFO: [Synth 8-6157] synthesizing module 'C_LSTM_stage_3_18_10_64_2048_1_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3737]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (18) of module 'shift_register_unit_18_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3860]
INFO: [Synth 8-6157] synthesizing module 'stage3_parameter_buffer_18_1_16_64_2048' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9512]
INFO: [Synth 8-6157] synthesizing module 'counter_31_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9588]
INFO: [Synth 8-6155] done synthesizing module 'counter_31_1' (74#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9588]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_1_64_2048_Wym_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9609]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_1_64_2048_Wym_real_half_0' (75#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9609]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (11) of module 'weight_buffer_18_9_1_64_2048_Wym_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9569]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_1_64_2048_Wym_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9660]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_1_64_2048_Wym_imag_half_0' (76#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9660]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (11) of module 'weight_buffer_18_9_1_64_2048_Wym_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9583]
INFO: [Synth 8-6155] done synthesizing module 'stage3_parameter_buffer_18_1_16_64_2048' (77#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9512]
INFO: [Synth 8-6157] synthesizing module 'multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3956]
INFO: [Synth 8-6157] synthesizing module 'sum_complex_vector_unit_18_18_16_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9223]
INFO: [Synth 8-6155] done synthesizing module 'sum_complex_vector_unit_18_18_16_64' (78#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9223]
INFO: [Synth 8-6155] done synthesizing module 'multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64' (79#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3956]
INFO: [Synth 8-6155] done synthesizing module 'C_LSTM_stage_3_18_10_64_2048_1_16_1' (80#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3737]
INFO: [Synth 8-6157] synthesizing module 'stage3_X_Y_buffer_18_16_1_10_32_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15226]
INFO: [Synth 8-6157] synthesizing module 'counter_41_1_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15446]
INFO: [Synth 8-6155] done synthesizing module 'counter_41_1_32' (81#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15446]
INFO: [Synth 8-6157] synthesizing module 'ram_288_0_42' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15491]
INFO: [Synth 8-6155] done synthesizing module 'ram_288_0_42' (82#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15491]
WARNING: [Synth 8-689] width (14) of port connection 'waddr' does not match port width (6) of module 'ram_288_0_42' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15409]
WARNING: [Synth 8-689] width (14) of port connection 'raddr' does not match port width (6) of module 'ram_288_0_42' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15412]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_1_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15467]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_1_2' (83#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15467]
INFO: [Synth 8-6155] done synthesizing module 'stage3_X_Y_buffer_18_16_1_10_32_64' (84#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15226]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1973]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1974]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1975]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1976]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_4_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1977]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_5_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1978]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_6_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1979]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_7_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1980]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_8_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1981]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_9_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1982]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_10_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1983]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_11_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1984]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_12_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1985]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_13_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1986]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_14_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1987]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_15_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1988]
WARNING: [Synth 8-6014] Unused sequential element reg_o_valid_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:1989]
INFO: [Synth 8-6155] done synthesizing module 'C_LSTM_datapath' (85#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:96]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[3]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[11]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[10]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[9]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[8]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[7]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[6]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[5]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[4]
WARNING: [Synth 8-3331] design stage2_Ct_buffer_18_1_16_64 has unconnected port o_valid
WARNING: [Synth 8-3331] design single_port_ram__parameterized0 has unconnected port addr[5]
WARNING: [Synth 8-3331] design single_port_ram__parameterized0 has unconnected port addr[4]
WARNING: [Synth 8-3331] design single_port_ram__parameterized0 has unconnected port addr[3]
WARNING: [Synth 8-3331] design matrix_times_two_vectors_18_10_1_672_16_1 has unconnected port enable
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1597.301 ; gain = 121.660 ; free physical = 241272 ; free virtual = 305785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1597.301 ; gain = 121.660 ; free physical = 241253 ; free virtual = 305766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.297 ; gain = 129.656 ; free physical = 241252 ; free virtual = 305765
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_9_reg[17:0]' into 'reg_Y_real_0_7_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:6904]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_10_reg[17:0]' into 'reg_Y_real_0_6_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:6906]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_11_reg[17:0]' into 'reg_Y_real_0_5_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:6908]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_12_reg[17:0]' into 'reg_Y_real_0_4_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:6910]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_13_reg[17:0]' into 'reg_Y_real_0_3_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:6912]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_14_reg[17:0]' into 'reg_Y_real_0_2_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:6914]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_15_reg[17:0]' into 'reg_Y_real_0_1_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:6916]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1727.812 ; gain = 252.172 ; free physical = 241613 ; free virtual = 306130
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------+------------+----------+
|      |RTL Partition                                           |Replication |Instances |
+------+--------------------------------------------------------+------------+----------+
|1     |c_matrix_vec_mult_core_18_10_16_1_1__GBM0               |           1|     16967|
|2     |c_matrix_vec_mult_core_18_10_16_1_1__GBM1               |           1|     14950|
|3     |idft_16_top_18                                          |           2|     13027|
|4     |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42__GC0 |           1|     11569|
|5     |C_LSTM_stage_1_18_10_160_512_1_16_1__GC0                |           1|         6|
|6     |lstm_gate_18_10_16_1__GBM0                              |           1|     28531|
|7     |lstm_gate_18_10_16_1__GBM1                              |           1|      8468|
|8     |lstm_gate_18_10_16_1__GBM2                              |           1|     10586|
|9     |output_activation_18_10_16_1__GB0                       |           1|     27119|
|10    |output_activation_18_10_16_1__GB1                       |           1|      8469|
|11    |C_LSTM_stage_2_18_10_16_1__GCB0                         |           1|     28328|
|12    |C_LSTM_stage_2_18_10_16_1__GCB1                         |           1|      8856|
|13    |C_LSTM_stage_2_18_10_16_1__GCB2                         |           1|     18419|
|14    |C_LSTM_stage_2_18_10_16_1__GCB3                         |           1|     16129|
|15    |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64__GC0 |           1|     11503|
|16    |C_LSTM_stage_3_18_10_64_2048_1_16_1__GC0                |           1|      1282|
|17    |C_LSTM_datapath__GC0                                    |           1|      8639|
+------+--------------------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 80    
	   2 Input     28 Bit       Adders := 276   
	   2 Input     22 Bit       Adders := 80    
	   2 Input     18 Bit       Adders := 1853  
	   3 Input     18 Bit       Adders := 45    
	   2 Input     15 Bit       Adders := 13    
	   2 Input     14 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 7     
+---Registers : 
	              288 Bit    Registers := 13    
	              162 Bit    Registers := 10    
	               37 Bit    Registers := 552   
	               36 Bit    Registers := 240   
	               32 Bit    Registers := 160   
	               28 Bit    Registers := 276   
	               22 Bit    Registers := 80    
	               18 Bit    Registers := 8892  
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 4928  
	               12 Bit    Registers := 16    
	               11 Bit    Registers := 4     
	                6 Bit    Registers := 15    
	                1 Bit    Registers := 2885  
+---RAMs : 
	               1K Bit         RAMs := 20    
+---Muxes : 
	   2 Input     37 Bit        Muxes := 276   
	   2 Input     35 Bit        Muxes := 536   
	   2 Input     32 Bit        Muxes := 160   
	   2 Input     23 Bit        Muxes := 80    
	   2 Input     18 Bit        Muxes := 304   
	   2 Input     14 Bit        Muxes := 5     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 80    
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module shift_register_unit_18_10__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shiftRegFIFO_5_1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module addfxp_18_1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_36_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__9 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__10 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__11 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__12 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module addfxp_18_1__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module codeBlock88206_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 80    
	                1 Bit    Registers := 1     
Module shiftRegFIFO_2_1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module addfxp_18_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module codeBlock89324_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module elementwise_add_core_18_18_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 9     
+---Registers : 
	               18 Bit    Registers := 27    
	                1 Bit    Registers := 2     
Module elementwise_sub_core_18_18_9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 9     
+---Registers : 
	               18 Bit    Registers := 27    
	                1 Bit    Registers := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_18_1__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_18_1__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_18_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module c_matrix_vec_mult_core_18_10_16_1_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 75    
	                1 Bit    Registers := 4     
Module shiftRegFIFO_5_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module addfxp_18_1__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_36_0__13 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__14 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__15 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__16 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__17 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__18 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__19 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__20 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__21 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__22 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__23 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module subfxp_18_1__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module codeBlock98050_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 80    
	                1 Bit    Registers := 1     
Module shiftRegFIFO_2_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module addfxp_18_1__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module codeBlock99168_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module sum_complex_vector_unit_18_18_16_42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 32    
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 32    
	   2 Input     14 Bit        Muxes := 1     
Module shift_register_unit_18_1__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 16    
	                1 Bit    Registers := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_18_10_16_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module elementwise_add_core_18_18_16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 48    
	                1 Bit    Registers := 2     
Module shift_register_unit_18_18__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module elementwise_add_core_18_18_16__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 48    
	                1 Bit    Registers := 2     
Module dsp_signed_mac_18_13_23_32__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__7 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__9 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__10 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__11 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__12 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__13 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__14 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__15 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__16 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module elementwise_add_core_18_18_16__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 48    
	                1 Bit    Registers := 2     
Module dsp_signed_mac_18_13_23_32__17 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__18 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__19 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__20 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__21 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__22 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__23 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__24 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__25 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__26 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__27 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__28 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__29 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__30 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__31 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__32 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module shift_register_unit_18_6__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module dsp_signed_mult_18x18_unit_18_18_1__43 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__41 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__40 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__39 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__38 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__37 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__36 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_18_10_16_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module shift_register_unit_18_18__47 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__46 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__45 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__44 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__43 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__41 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__40 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__39 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__38 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__37 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__36 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module dsp_signed_mult_18x18_unit_18_18_1__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__44 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_18_10_16_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module elementwise_add_core_18_18_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 48    
	                1 Bit    Registers := 2     
Module shift_register_unit_18_18__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module dsp_signed_mac_18_13_23_32__33 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__34 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__35 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__36 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__37 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__38 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mult_18x18_unit_18_18_1__45 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__46 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__47 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__48 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__49 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__50 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__51 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_18_10_16_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module dsp_signed_mac_18_13_23_32__39 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__40 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__41 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__42 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module shift_register_unit_18_14__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module dsp_signed_mac_18_13_23_32__43 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__44 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__45 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__46 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__47 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module C_LSTM_stage_2_18_10_16_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 224   
	                1 Bit    Registers := 2     
Module sum_complex_vector_unit_18_18_16_64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 32    
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 32    
	   2 Input     14 Bit        Muxes := 1     
Module shift_register_unit_18_1__63 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__62 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__61 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__60 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__59 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__58 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__57 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__56 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__55 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__54 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__53 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__52 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__51 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__50 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__49 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__48 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__36 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__37 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__38 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__39 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__40 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__41 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__43 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__44 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__45 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__46 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__47 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 16    
	                1 Bit    Registers := 2     
Module shift_register_unit_18_3__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module counter_63_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_31_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module single_port_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_1_64_2048_Wym_real_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
Module single_port_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_1_64_2048_Wym_imag_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
Module C_LSTM_stage_3_18_10_64_2048_1_16_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter_41_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_63_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module single_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_42_1_2688Wixr_real_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
Module single_port_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_42_1_2688Wixr_imag_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
Module single_port_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_42_1_2688Wfxr_real_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
Module single_port_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_42_1_2688Wfxr_imag_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
Module single_port_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_42_1_2688Woxr_real_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
Module single_port_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_42_1_2688Woxr_imag_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
Module single_port_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_42_1_2688Wcxr_real_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
Module single_port_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_42_1_2688Wcxr_imag_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
Module shift_register_unit_18_3__48 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__47 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__46 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__45 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__44 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__43 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__41 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__40 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__39 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__38 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__37 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__36 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_1_3__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module counter_63_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module single_port_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_16_1_64_Wic_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module single_port_ram__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_16_1_64_bi_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module single_port_ram__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_16_1_64_Wfc_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module single_port_ram__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_16_1_64_bf_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module single_port_ram__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_16_1_64_Woc_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module single_port_ram__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_16_1_64_bo_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module single_port_ram__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_16_1_64_bc_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module shift_register_unit_18_3__64 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__63 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__62 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__61 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__60 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__59 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__58 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__57 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__56 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__55 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__54 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__53 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__52 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__51 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__50 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__49 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__80 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__79 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__78 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__77 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__76 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__75 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__74 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__73 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__72 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__71 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__70 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__69 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__68 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__67 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__66 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__65 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__96 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__95 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__94 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__93 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__92 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__91 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__90 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__89 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__88 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__87 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__86 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__85 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__84 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__83 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__82 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__81 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_1_3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module pipelined_input_18_1_16__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 16    
Module pipelined_input_18_1_16__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 16    
Module counter_63_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_63_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module stage2_Ct_buffer_18_1_16_64 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module counter_63_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_63_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_30_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module shift_register_unit_12__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module shift_register_unit_12__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module shift_register_unit_12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module stage2_mt_buffer_18_1_16_64_32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pipelined_input_18_1_16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 16    
Module counter_41_1_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
Module counter_41_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_63_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module shift_register_unit_1_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module stage3_X_Y_buffer_18_16_1_10_32_64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Synth 8-4471] merging register 'stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/addrs_base_0_reg[10:0]' into 'stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/addrs_base_0_reg[10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9679]
INFO: [Synth 8-4471] merging register 'stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/addrs_0_reg[10:0]' into 'stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/addrs_0_reg[10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9680]
WARNING: [Synth 8-3936] Found unconnected internal register 'stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/addrs_0_reg' and it is trimmed from '11' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9629]
INFO: [Synth 8-4471] merging register 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_imag_buffer/addrs_base_0_reg[11:0]' into 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_real_buffer/addrs_base_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2517]
INFO: [Synth 8-4471] merging register 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_imag_buffer/addrs_0_reg[11:0]' into 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_real_buffer/addrs_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2518]
INFO: [Synth 8-4471] merging register 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wfxr_real_buffer/addrs_base_0_reg[11:0]' into 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_real_buffer/addrs_base_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2589]
INFO: [Synth 8-4471] merging register 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wfxr_real_buffer/addrs_0_reg[11:0]' into 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_real_buffer/addrs_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2590]
INFO: [Synth 8-4471] merging register 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wfxr_imag_buffer/addrs_base_0_reg[11:0]' into 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_real_buffer/addrs_base_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2466]
INFO: [Synth 8-4471] merging register 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wfxr_imag_buffer/addrs_0_reg[11:0]' into 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_real_buffer/addrs_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2467]
INFO: [Synth 8-4471] merging register 'stage1_parameter_buffer_18_1_16_42_2688_inst/Woxr_real_buffer/addrs_base_0_reg[11:0]' into 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_real_buffer/addrs_base_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2343]
INFO: [Synth 8-4471] merging register 'stage1_parameter_buffer_18_1_16_42_2688_inst/Woxr_real_buffer/addrs_0_reg[11:0]' into 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_real_buffer/addrs_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2344]
INFO: [Synth 8-4471] merging register 'stage1_parameter_buffer_18_1_16_42_2688_inst/Woxr_imag_buffer/addrs_base_0_reg[11:0]' into 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_real_buffer/addrs_base_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2241]
INFO: [Synth 8-4471] merging register 'stage1_parameter_buffer_18_1_16_42_2688_inst/Woxr_imag_buffer/addrs_0_reg[11:0]' into 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_real_buffer/addrs_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2242]
INFO: [Synth 8-4471] merging register 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wcxr_real_buffer/addrs_base_0_reg[11:0]' into 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_real_buffer/addrs_base_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2394]
INFO: [Synth 8-4471] merging register 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wcxr_real_buffer/addrs_0_reg[11:0]' into 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_real_buffer/addrs_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2395]
INFO: [Synth 8-4471] merging register 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wcxr_imag_buffer/addrs_base_0_reg[11:0]' into 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_real_buffer/addrs_base_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2640]
INFO: [Synth 8-4471] merging register 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wcxr_imag_buffer/addrs_0_reg[11:0]' into 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_real_buffer/addrs_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2641]
INFO: [Synth 8-4471] merging register 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_bi_0_inst/addrs_base_0_reg[5:0]' into 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wic_0_inst/addrs_base_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3580]
INFO: [Synth 8-4471] merging register 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_bi_0_inst/addrs_0_reg[5:0]' into 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wic_0_inst/addrs_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3581]
INFO: [Synth 8-4471] merging register 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wfc_0_inst/addrs_base_0_reg[5:0]' into 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wic_0_inst/addrs_base_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3336]
INFO: [Synth 8-4471] merging register 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wfc_0_inst/addrs_0_reg[5:0]' into 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wic_0_inst/addrs_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3337]
INFO: [Synth 8-4471] merging register 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_bf_0_inst/addrs_base_0_reg[5:0]' into 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wic_0_inst/addrs_base_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3641]
INFO: [Synth 8-4471] merging register 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_bf_0_inst/addrs_0_reg[5:0]' into 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wic_0_inst/addrs_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3642]
INFO: [Synth 8-4471] merging register 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Woc_0_inst/addrs_base_0_reg[5:0]' into 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wic_0_inst/addrs_base_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3519]
INFO: [Synth 8-4471] merging register 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Woc_0_inst/addrs_0_reg[5:0]' into 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wic_0_inst/addrs_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3520]
INFO: [Synth 8-4471] merging register 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_bo_0_inst/addrs_base_0_reg[5:0]' into 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wic_0_inst/addrs_base_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3397]
INFO: [Synth 8-4471] merging register 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_bo_0_inst/addrs_0_reg[5:0]' into 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wic_0_inst/addrs_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3398]
INFO: [Synth 8-4471] merging register 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_bc_0_inst/addrs_base_0_reg[5:0]' into 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wic_0_inst/addrs_base_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3458]
INFO: [Synth 8-4471] merging register 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_bc_0_inst/addrs_0_reg[5:0]' into 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wic_0_inst/addrs_0_reg[5:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3459]
INFO: [Synth 8-4471] merging register 'pipelined_input_18_1_16_inst_Ct/pipeline_valid_0_reg' into 'pipelined_input_18_1_16_inst_mt/pipeline_valid_0_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:15788]
WARNING: [Synth 8-3936] Found unconnected internal register 'stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_real_buffer/addrs_0_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2242]
WARNING: [Synth 8-3936] Found unconnected internal register 'stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wic_0_inst/addrs_0_reg' and it is trimmed from '6' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:3337]
WARNING: [Synth 8-3936] Found unconnected internal register 'stage2_Ct_buffer_18_1_16_64_inst/raddrs_0_reg' and it is trimmed from '6' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:2734]
warning: Removed RAM stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_real_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_real_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_imag_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage1_parameter_buffer_18_1_16_42_2688_inst/Wixr_imag_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage1_parameter_buffer_18_1_16_42_2688_inst/Wfxr_real_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage1_parameter_buffer_18_1_16_42_2688_inst/Wfxr_real_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage1_parameter_buffer_18_1_16_42_2688_inst/Wfxr_imag_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage1_parameter_buffer_18_1_16_42_2688_inst/Wfxr_imag_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage1_parameter_buffer_18_1_16_42_2688_inst/Woxr_real_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage1_parameter_buffer_18_1_16_42_2688_inst/Woxr_real_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage1_parameter_buffer_18_1_16_42_2688_inst/Woxr_imag_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage1_parameter_buffer_18_1_16_42_2688_inst/Woxr_imag_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage1_parameter_buffer_18_1_16_42_2688_inst/Wcxr_real_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage1_parameter_buffer_18_1_16_42_2688_inst/Wcxr_real_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage1_parameter_buffer_18_1_16_42_2688_inst/Wcxr_imag_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage1_parameter_buffer_18_1_16_42_2688_inst/Wcxr_imag_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wic_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wic_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_bi_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Wfc_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_bf_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_Woc_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_bo_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage2_parameter_buffer_18_1_16_64_inst/weight_buffer_18_16_1_64_bc_0_inst/ram_inst_0/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element stage2_Ct_buffer_18_1_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element stage2_mt_buffer_18_1_16_64_32_inst/ram_288_0_64_inst/u_dual_port_ram/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element stage3_X_Y_buffer_18_16_1_10_32_64_inst/ram_288_0_42_inst/u_dual_port_ram/ram_reg was removed. 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_31_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_30_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_29_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_28_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_27_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_26_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_25_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_23_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_22_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_21_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_20_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_19_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_18_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_17_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_16_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_15_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_14_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_13_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_12_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_11_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_10_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_9_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_8_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_31_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_30_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_29_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_28_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_27_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_26_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_25_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_24_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_23_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_22_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_21_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_20_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_19_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_18_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_17_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_16_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_15_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_14_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_13_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_12_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_11_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_10_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_9_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_8_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_5_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_31_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_30_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_29_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_28_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_27_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_26_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_25_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_24_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_23_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_22_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_21_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_20_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_19_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_18_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_17_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_16_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_15_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_14_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_13_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_12_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_11_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_10_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_9_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_8_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_7_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_5_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_31_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_30_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_29_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_28_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_1/valid_x_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/valid_x_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_2/valid_x_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/valid_x_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_3/valid_x_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/valid_x_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_3/abs_unit_18_inst/valid_reg_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/abs_unit_18_inst/valid_reg_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_2/abs_unit_18_inst/valid_reg_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/abs_unit_18_inst/valid_reg_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_1/abs_unit_18_inst/valid_reg_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/abs_unit_18_inst/valid_reg_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_1/dsp_signed_mac_18_13_23_32_inst/input_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/input_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_2/dsp_signed_mac_18_13_23_32_inst/input_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/input_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/input_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/input_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/result_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/result_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_2/dsp_signed_mac_18_13_23_32_inst/result_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/result_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_1/dsp_signed_mac_18_13_23_32_inst/result_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/result_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_1/dsp_signed_mac_18_13_23_32_inst/output_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/output_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_2/dsp_signed_mac_18_13_23_32_inst/output_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/output_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/output_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/output_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_3/fp_rounding_unit_1_32_11_inst/floor_ceil_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/fp_rounding_unit_1_32_11_inst/floor_ceil_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_2/fp_rounding_unit_1_32_11_inst/floor_ceil_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/fp_rounding_unit_1_32_11_inst/floor_ceil_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_1/fp_rounding_unit_1_32_11_inst/floor_ceil_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/fp_rounding_unit_1_32_11_inst/floor_ceil_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_1/fp_rounding_unit_1_32_11_inst/valid_reg_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/fp_rounding_unit_1_32_11_inst/valid_reg_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_2/fp_rounding_unit_1_32_11_inst/valid_reg_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/fp_rounding_unit_1_32_11_inst/valid_reg_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_3/fp_rounding_unit_1_32_11_inst/valid_reg_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/fp_rounding_unit_1_32_11_inst/valid_reg_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_3/valid_y_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/valid_y_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_2/valid_y_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/valid_y_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_1/valid_y_reg' (FDRE) to 'output_activation_18_10_16_1_insti_24/sigmoid_core_18_18_10_32_1_inst_0/valid_y_reg'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[144]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[145]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[146]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[147]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[148]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[149]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[150]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[151]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[152]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[153]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[154]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[155]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[156]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[157]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[158]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[159]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[160]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[161]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[144]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[145]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[146]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[147]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[148]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[149]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[150]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[151]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[152]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[153]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[154]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[155]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[156]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[157]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[158]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[159]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[160]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[161]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[126]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[127]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[128]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[129]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[130]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[131]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[132]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[133]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[134]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[135]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[136]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[137]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[138]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[139]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[140]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[141]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[142]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[143]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[126]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[127]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[128]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[129]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[130]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[131]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[132]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[133]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[134]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[135]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[136]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[137]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[138]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[139]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[140]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[141]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[142]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[143]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_0/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_real_half_0_inst_real/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[108]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[109]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[110]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[111]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_1_16_1_insti_32/i_1/stage3_parameter_buffer_18_1_16_64_2048_inst/weight_buffer_18_9_1_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/out_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'sub88248/res_0_reg[17:0]' into 'add88218/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub88263/res_0_reg[17:0]' into 'add88233/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub88308/res_0_reg[17:0]' into 'add88278/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub88323/res_0_reg[17:0]' into 'add88293/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub88456/res_0_reg[17:0]' into 'add88426/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub88471/res_0_reg[17:0]' into 'add88441/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub88516/res_0_reg[17:0]' into 'add88486/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub88531/res_0_reg[17:0]' into 'add88501/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub88776/res_0_reg[17:0]' into 'add88746/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub88791/res_0_reg[17:0]' into 'add88761/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub88836/res_0_reg[17:0]' into 'add88806/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub88851/res_0_reg[17:0]' into 'add88821/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub89042/res_0_reg[17:0]' into 'add89012/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub89057/res_0_reg[17:0]' into 'add89027/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub89102/res_0_reg[17:0]' into 'add89072/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub89117/res_0_reg[17:0]' into 'add89087/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub88344/res_0_reg[17:0]' into 'add88330/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub88351/res_0_reg[17:0]' into 'add88337/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub88388/res_0_reg[17:0]' into 'add88374/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'add88395/res_0_reg[17:0]' into 'sub88381/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
INFO: [Synth 8-4471] merging register 'add88538/res_0_reg[17:0]' into 'sub88552/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
INFO: [Synth 8-4471] merging register 'add88545/res_0_reg[17:0]' into 'sub88559/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
INFO: [Synth 8-4471] merging register 'sub88624/res_0_reg[17:0]' into 'add88610/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'add88631/res_0_reg[17:0]' into 'sub88617/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
INFO: [Synth 8-4471] merging register 'sub88872/res_0_reg[17:0]' into 'add88858/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub88879/res_0_reg[17:0]' into 'add88865/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'sub88917/res_0_reg[17:0]' into 'add88903/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'add88924/res_0_reg[17:0]' into 'sub88910/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
INFO: [Synth 8-4471] merging register 'add89124/res_0_reg[17:0]' into 'sub89138/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
INFO: [Synth 8-4471] merging register 'add89131/res_0_reg[17:0]' into 'sub89145/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
INFO: [Synth 8-4471] merging register 'sub89211/res_0_reg[17:0]' into 'add89197/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5571]
INFO: [Synth 8-4471] merging register 'add89218/res_0_reg[17:0]' into 'sub89204/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5511]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5511]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5511]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88910/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register add88903/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub89138/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub89145/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add89197/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub89204/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88559/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88552/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub88617/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add88610/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add88610/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub88617/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub89204/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add89197/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9140]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9142]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9161]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9162]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9160]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9140]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9142]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9161]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9162]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9160]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9140]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9142]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9161]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9162]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9160]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9140]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9142]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9161]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9162]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9160]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9140]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst1/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9202]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst2/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9202]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst3/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9202]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst4/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9202]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst5/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9202]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst6/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9202]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5511]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5511]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5511]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5511]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5511]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5511]
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register add98754/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub98747/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub98989/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub98982/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add99048/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub99041/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub98403/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub98396/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add98461/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub98454/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add98461/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub98454/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add99048/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub99041/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register reg_A_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register reg_A_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register reg_A_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register reg_A_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register reg_A_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register reg_A_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register reg_A_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register reg_A_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register reg_A_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register reg_A_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register reg_A_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register reg_A_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register reg_A_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register reg_A_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register reg_A_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register reg_A_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register reg_A_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register reg_A_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register reg_A_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register reg_A_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register reg_A_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register reg_A_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register reg_A_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register reg_A_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register reg_A_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register reg_A_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register reg_A_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register reg_A_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:03 . Memory (MB): peak = 1988.785 ; gain = 513.145 ; free physical = 239407 ; free virtual = 304068
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 496, Available = 220. Use report_utilization command for details.
WARNING: [Synth 8-3936] Found unconnected internal register 'dft_16_top_18_inst/codeBlock88206_18_inst/sub88910/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
WARNING: [Synth 8-3936] Found unconnected internal register 'dft_16_top_18_inst/codeBlock88206_18_inst/add88903/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
WARNING: [Synth 8-3936] Found unconnected internal register 'dft_16_top_18_inst/codeBlock88206_18_inst/sub89138/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
WARNING: [Synth 8-3936] Found unconnected internal register 'dft_16_top_18_inst/codeBlock88206_18_inst/add89197/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
WARNING: [Synth 8-3936] Found unconnected internal register 'dft_16_top_18_inst/codeBlock88206_18_inst/sub89204/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
WARNING: [Synth 8-3936] Found unconnected internal register 'dft_16_top_18_inst/codeBlock88206_18_inst/sub88552/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
WARNING: [Synth 8-3936] Found unconnected internal register 'dft_16_top_18_inst/codeBlock88206_18_inst/sub88617/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
WARNING: [Synth 8-3936] Found unconnected internal register 'dft_16_top_18_inst/codeBlock88206_18_inst/add88610/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_4_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_4_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_5_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_5_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_6_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_6_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_4_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_4_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_5_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_5_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_6_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_6_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_4_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_4_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_5_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_5_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_6_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_6_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_4_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_4_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_5_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_5_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_6_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_6_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_4_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_4_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_5_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_5_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_6_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_6_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_4_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_4_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_5_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_5_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_6_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_6_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_4_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_4_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_5_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_5_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_6_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_6_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_4_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_4_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_5_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_5_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_6_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_6_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/add98754/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/sub98747/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/sub98989/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/sub98982/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/add99048/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/sub99041/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/sub98403/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/sub98396/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/add98461/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/sub98454/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:5449]
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register reg_A_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register reg_A_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register reg_A_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register reg_A_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register reg_A_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register reg_A_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register reg_A_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register reg_A_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register reg_A_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register reg_A_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register reg_A_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register reg_A_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register reg_A_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register reg_A_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register reg_A_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register reg_A_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register reg_A_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register reg_A_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register reg_A_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register reg_A_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register reg_A_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register reg_A_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register reg_A_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register reg_A_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                                                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|C_LSTM_datapath | stage2_Ct_buffer_18_1_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg      | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|C_LSTM_datapath | stage2_mt_buffer_18_1_16_64_32_inst/ram_288_0_64_inst/u_dual_port_ram/ram_reg     | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|C_LSTM_datapath | stage3_X_Y_buffer_18_16_1_10_32_64_inst/ram_288_0_42_inst/u_dual_port_ram/ram_reg | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
+----------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/stage2_Ct_buffer_18_1_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/stage2_Ct_buffer_18_1_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/stage2_Ct_buffer_18_1_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/stage2_Ct_buffer_18_1_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/stage2_mt_buffer_18_1_16_64_32_inst/ram_288_0_64_inst/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/stage2_mt_buffer_18_1_16_64_32_inst/ram_288_0_64_inst/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/stage2_mt_buffer_18_1_16_64_32_inst/ram_288_0_64_inst/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/stage2_mt_buffer_18_1_16_64_32_inst/ram_288_0_64_inst/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------------------------------------------------+------------+----------+
|      |RTL Partition                                           |Replication |Instances |
+------+--------------------------------------------------------+------------+----------+
|1     |c_matrix_vec_mult_core_18_10_16_1_1__GBM0               |           5|     15665|
|2     |c_matrix_vec_mult_core_18_10_16_1_1__GBM1               |           3|     25545|
|3     |idft_16_top_18                                          |           5|     14191|
|4     |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42__GC0 |           4|      2739|
|5     |C_LSTM_stage_1_18_10_160_512_1_16_1__GC0                |           1|         3|
|6     |lstm_gate_18_10_16_1__GBM0                              |           3|     30794|
|7     |lstm_gate_18_10_16_1__GBM1                              |           3|      7925|
|8     |lstm_gate_18_10_16_1__GBM2                              |           3|      9920|
|9     |output_activation_18_10_16_1__GB0                       |           1|     25019|
|10    |output_activation_18_10_16_1__GB1                       |           1|      7925|
|11    |C_LSTM_stage_2_18_10_16_1__GCB0                         |           1|     35845|
|12    |C_LSTM_stage_2_18_10_16_1__GCB1                         |           1|      8145|
|13    |C_LSTM_stage_2_18_10_16_1__GCB2                         |           1|     21882|
|14    |C_LSTM_stage_2_18_10_16_1__GCB3                         |           1|     15067|
|15    |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64__GC0 |           1|      2739|
|16    |C_LSTM_stage_3_18_10_64_2048_1_16_1__GC0                |           1|       868|
|17    |C_LSTM_datapath__GC0                                    |           1|      7631|
|18    |c_matrix_vec_mult_core_18_10_16_1_1__GBM1__1            |           2|     25545|
+------+--------------------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:36 . Memory (MB): peak = 1988.785 ; gain = 513.145 ; free physical = 238036 ; free virtual = 302714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                                                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|C_LSTM_datapath | stage2_Ct_buffer_18_1_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg      | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|C_LSTM_datapath | stage2_mt_buffer_18_1_16_64_32_inst/ram_288_0_64_inst/u_dual_port_ram/ram_reg     | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|C_LSTM_datapath | stage3_X_Y_buffer_18_16_1_10_32_64_inst/ram_288_0_42_inst/u_dual_port_ram/ram_reg | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
+----------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------+------------+----------+
|      |RTL Partition                                           |Replication |Instances |
+------+--------------------------------------------------------+------------+----------+
|1     |c_matrix_vec_mult_core_18_10_16_1_1__GBM0               |           5|     10053|
|2     |c_matrix_vec_mult_core_18_10_16_1_1__GBM1               |           3|     12688|
|3     |idft_16_top_18                                          |           5|     11219|
|4     |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42__GC0 |           4|      2473|
|5     |C_LSTM_stage_1_18_10_160_512_1_16_1__GC0                |           1|         3|
|6     |lstm_gate_18_10_16_1__GBM0                              |           2|     22218|
|7     |lstm_gate_18_10_16_1__GBM1                              |           3|      7925|
|8     |lstm_gate_18_10_16_1__GBM2                              |           2|      7765|
|9     |output_activation_18_10_16_1__GB0                       |           1|     19116|
|10    |output_activation_18_10_16_1__GB1                       |           1|      7925|
|11    |C_LSTM_stage_2_18_10_16_1__GCB0                         |           1|     34289|
|12    |C_LSTM_stage_2_18_10_16_1__GCB1                         |           1|      8145|
|13    |C_LSTM_stage_2_18_10_16_1__GCB2                         |           1|     21882|
|14    |C_LSTM_stage_2_18_10_16_1__GCB3                         |           1|     10595|
|15    |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64__GC0 |           1|      2473|
|16    |C_LSTM_stage_3_18_10_64_2048_1_16_1__GC0                |           1|       868|
|17    |C_LSTM_datapath__GC0                                    |           1|      4991|
|18    |c_matrix_vec_mult_core_18_10_16_1_1__GBM1__1            |           2|     12688|
|19    |lstm_gate_18_10_16_1__GBM2__1                           |           1|      7775|
|20    |lstm_gate_18_10_16_1__GBM0__1                           |           1|     22228|
+------+--------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_Ct_buffer_18_1_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_Ct_buffer_18_1_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_Ct_buffer_18_1_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_Ct_buffer_18_1_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_mt_buffer_18_1_16_64_32_inst/ram_288_0_64_inst/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_mt_buffer_18_1_16_64_32_inst/ram_288_0_64_inst/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_mt_buffer_18_1_16_64_32_inst/ram_288_0_64_inst/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_mt_buffer_18_1_16_64_32_inst/ram_288_0_64_inst/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:47 . Memory (MB): peak = 1996.789 ; gain = 521.148 ; free physical = 239504 ; free virtual = 303971
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------+------------+----------+
|      |RTL Partition                                              |Replication |Instances |
+------+-----------------------------------------------------------+------------+----------+
|1     |c_matrix_vec_mult_core_18_10_16_1_1__GBM0                  |           5|      5900|
|2     |c_matrix_vec_mult_core_18_10_16_1_1__GBM1                  |           3|      5299|
|3     |idft_16_top_18                                             |           5|      6597|
|4     |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42__GC0    |           1|      1923|
|5     |C_LSTM_stage_1_18_10_160_512_1_16_1__GC0                   |           1|         1|
|6     |lstm_gate_18_10_16_1__GBM0                                 |           2|     12361|
|7     |lstm_gate_18_10_16_1__GBM1                                 |           1|      2397|
|8     |lstm_gate_18_10_16_1__GBM2                                 |           1|      3000|
|9     |output_activation_18_10_16_1__GB0                          |           1|      7636|
|10    |output_activation_18_10_16_1__GB1                          |           1|      2397|
|11    |C_LSTM_stage_2_18_10_16_1__GCB0                            |           1|     20431|
|12    |C_LSTM_stage_2_18_10_16_1__GCB1                            |           1|      2797|
|13    |C_LSTM_stage_2_18_10_16_1__GCB2                            |           1|     10206|
|14    |C_LSTM_stage_2_18_10_16_1__GCB3                            |           1|      4325|
|15    |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64__GC0    |           1|      1923|
|16    |C_LSTM_stage_3_18_10_64_2048_1_16_1__GC0                   |           1|       869|
|17    |C_LSTM_datapath__GC0                                       |           1|      3845|
|18    |c_matrix_vec_mult_core_18_10_16_1_1__GBM1__1               |           2|      5299|
|19    |lstm_gate_18_10_16_1__GBM2__1                              |           1|      3009|
|20    |lstm_gate_18_10_16_1__GBM0__1                              |           1|     12370|
|21    |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42__GC0__1 |           1|      1923|
|22    |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42__GC0__2 |           1|      1923|
|23    |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42__GC0__3 |           1|      1923|
|24    |lstm_gate_18_10_16_1__GBM1__1                              |           1|      2397|
|25    |lstm_gate_18_10_16_1__GBM2__2                              |           1|      3000|
|26    |lstm_gate_18_10_16_1__GBM1__2                              |           1|      2397|
+------+-----------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9139]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v:9141]
INFO: [Synth 8-6837] The timing for the instance stage2_Ct_buffer_18_1_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance stage2_Ct_buffer_18_1_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance stage2_Ct_buffer_18_1_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance stage2_Ct_buffer_18_1_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6064] Net \stage3_X_Y_buffer_18_16_1_10_32_64_inst/wen  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net pipelined_mt_valid is driving 64 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:42 ; elapsed = 00:02:15 . Memory (MB): peak = 2237.762 ; gain = 762.121 ; free physical = 240564 ; free virtual = 305204
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:02:16 . Memory (MB): peak = 2237.762 ; gain = 762.121 ; free physical = 240424 ; free virtual = 305127
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:02:30 . Memory (MB): peak = 2237.762 ; gain = 762.121 ; free physical = 239870 ; free virtual = 304479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:31 . Memory (MB): peak = 2237.762 ; gain = 762.121 ; free physical = 239836 ; free virtual = 304439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:32 . Memory (MB): peak = 2237.762 ; gain = 762.121 ; free physical = 239922 ; free virtual = 304467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:02:33 . Memory (MB): peak = 2237.762 ; gain = 762.121 ; free physical = 239854 ; free virtual = 304398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                                                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X24_reg[17]                             | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X8_reg[17]                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X16_reg[17]                             | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X21_reg[17]                             | 4      | 18    | NO           | YES                | NO                | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X3_reg[0]                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[0]                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[0]                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X24_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X8_reg[17]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X25_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X9_reg[17]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X20_reg[17]                                                                   | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X2_reg[0]                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X16_reg[0]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X0_reg[0]                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X24_reg[17]                            | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X8_reg[17]                             | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X16_reg[17]                            | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X21_reg[17]                            | 4      | 18    | NO           | YES                | NO                | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X3_reg[0]                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[0]                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[0]                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X24_reg[17]                                                                  | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X8_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X25_reg[17]                                                                  | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X9_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X20_reg[17]                                                                  | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X2_reg[0]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X16_reg[0]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X0_reg[0]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X24_reg[17]                            | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X8_reg[17]                             | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X16_reg[17]                            | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X21_reg[17]                            | 4      | 18    | NO           | YES                | NO                | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X3_reg[0]                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[0]                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[0]                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X24_reg[17]                                                                  | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X8_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X25_reg[17]                                                                  | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X9_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X20_reg[17]                                                                  | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X2_reg[0]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X16_reg[0]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X0_reg[0]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X24_reg[17]                        | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X8_reg[17]                         | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X16_reg[17]                        | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X21_reg[17]                        | 4      | 18    | NO           | YES                | NO                | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X3_reg[0]                          | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[0]                          | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[0]                          | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X24_reg[17]                                                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X8_reg[17]                                                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X25_reg[17]                                                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X9_reg[17]                                                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X20_reg[17]                                                              | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X2_reg[0]                                                                | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X16_reg[0]                                                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X0_reg[0]                                                                | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_1_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X24_reg[17]                                             | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_1_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X8_reg[17]                                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_1_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X16_reg[17]                                             | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_1_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X21_reg[17]                                             | 4      | 18    | NO           | YES                | NO                | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_1_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X3_reg[0]                                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_1_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[0]                                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_1_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[0]                                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_1_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X24_reg[17]                                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_1_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X8_reg[17]                                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_1_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X25_reg[17]                                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_1_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X9_reg[17]                                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_1_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X20_reg[17]                                                                                   | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_1_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X2_reg[0]                                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_1_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X16_reg[0]                                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_1_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X0_reg[0]                                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/reg_i_valid_reg                                                              | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/elementwise_sub_core_18_18_9_inst_0/valid_C_reg                              | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_1/reg_A_0_reg[0]                                                                                                                                | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_1/reg_A_1_reg[0]                                                                                                                                | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_1/reg_A_3_reg[0]                                                                                                                                | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_1/reg_A_4_reg[0]                                                                                                                                | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_1/reg_A_5_reg[0]                                                                                                                                | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_1/reg_A_6_reg[0]                                                                                                                                | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_1/reg_A_7_reg[0]                                                                                                                                | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_1/reg_A_2_reg[0]                                                                                                                                | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_0_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_1_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_2_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_3_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_4_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_5_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_6_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_7_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_8_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_9_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_10_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_11_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_12_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_13_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_14_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_15_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_1/reg_A_0_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_1/reg_A_1_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_1/reg_A_3_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_1/reg_A_4_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_1/reg_A_5_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_1/reg_A_6_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_1/reg_A_7_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_1/reg_A_2_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_0_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_1_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_2_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_3_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_4_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_5_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_6_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_7_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_8_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_9_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_10_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_11_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_12_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_13_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_14_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_15_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/valid_C_reg                                                                                                                                  | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_forget/sigmoid_core_18_18_10_32_1_inst_0/valid_y_reg                                                                                                                                    | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_1/reg_A_0_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_1/reg_A_1_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_1/reg_A_3_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_1/reg_A_4_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_1/reg_A_5_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_1/reg_A_6_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_1/reg_A_7_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_1/reg_A_2_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_0_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_1_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_2_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_3_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_4_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_5_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_6_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_7_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_8_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_9_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_10_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_11_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_12_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_13_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_14_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_15_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/output_activation_18_10_16_1_inst/elementwise_add_core_18_18_16_inst/reg_A_3_reg[0]                                                                                                                          | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/output_activation_18_10_16_1_inst/elementwise_add_core_18_18_16_inst/reg_A_2_reg[0]                                                                                                                          | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/output_activation_18_10_16_1_inst/elementwise_add_core_18_18_16_inst/reg_A_1_reg[0]                                                                                                                          | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/output_activation_18_10_16_1_inst/elementwise_add_core_18_18_16_inst/reg_A_0_reg[0]                                                                                                                          | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/output_activation_18_10_16_1_inst/elementwise_add_core_18_18_16_inst/reg_A_15_reg[0]                                                                                                                         | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/output_activation_18_10_16_1_inst/elementwise_add_core_18_18_16_inst/reg_A_14_reg[0]                                                                                                                         | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/output_activation_18_10_16_1_inst/elementwise_add_core_18_18_16_inst/reg_A_13_reg[0]                                                                                                                         | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/output_activation_18_10_16_1_inst/elementwise_add_core_18_18_16_inst/reg_A_12_reg[0]                                                                                                                         | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17]                                                                                                       | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17]                                                                                                       | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17]                                                                                                       | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17]                                                                                                       | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17]                                                                                                       | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17]                                                                                                       | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17]                                                                                                       | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17]                                                                                                       | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17]                                                                                                       | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17]                                                                                                       | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17]                                                                                                      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17]                                                                                                      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17]                                                                                                      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17]                                                                                                      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17]                                                                                                      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17]                                                                                                      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg[17]                                                                                                       | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg[17]                                                                                                       | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg[17]                                                                                                       | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17]                                                                                                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17]                                                                                                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17]                                                                                                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17]                                                                                                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17]                                                                                                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17]                                                                                                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17]                                                                                                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17]                                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17]                                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17]                                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17]                                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17]                                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17]                                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg[17]                                                                                                     | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg[17]                                                                                                     | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg[17]                                                                                                     | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/tanh_core_18_18_10_32_1_inst_0/valid_y_reg                                                                                                                                                                   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_0/shift_registers_4_reg[16]                                                                                                           | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_1/shift_registers_4_reg[16]                                                                                                           | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_2/shift_registers_4_reg[16]                                                                                                           | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_3/shift_registers_4_reg[16]                                                                                                           | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_4/shift_registers_4_reg[16]                                                                                                           | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_5/shift_registers_4_reg[16]                                                                                                           | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_6/shift_registers_4_reg[16]                                                                                                           | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_10/shift_registers_4_reg[16]                                                                                                          | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_11/shift_registers_4_reg[16]                                                                                                          | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_12/shift_registers_4_reg[16]                                                                                                          | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_13/shift_registers_4_reg[16]                                                                                                          | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_14/shift_registers_4_reg[16]                                                                                                          | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_15/shift_registers_4_reg[16]                                                                                                          | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_0/shift_registers_16_reg[17]                                                                                                          | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_0/shift_registers_16_reg[16]                                                                                                          | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_1/shift_registers_16_reg[17]                                                                                                          | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_1/shift_registers_16_reg[16]                                                                                                          | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_2/shift_registers_16_reg[17]                                                                                                          | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_2/shift_registers_16_reg[16]                                                                                                          | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_3/shift_registers_16_reg[17]                                                                                                          | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_3/shift_registers_16_reg[16]                                                                                                          | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_4/shift_registers_16_reg[17]                                                                                                          | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_4/shift_registers_16_reg[16]                                                                                                          | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_5/shift_registers_16_reg[17]                                                                                                          | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_5/shift_registers_16_reg[16]                                                                                                          | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_6/shift_registers_16_reg[17]                                                                                                          | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_6/shift_registers_16_reg[16]                                                                                                          | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_10/shift_registers_16_reg[17]                                                                                                         | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_10/shift_registers_16_reg[16]                                                                                                         | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_11/shift_registers_16_reg[17]                                                                                                         | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_11/shift_registers_16_reg[16]                                                                                                         | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_12/shift_registers_16_reg[17]                                                                                                         | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_12/shift_registers_16_reg[16]                                                                                                         | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_13/shift_registers_16_reg[17]                                                                                                         | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_13/shift_registers_16_reg[16]                                                                                                         | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_14/shift_registers_16_reg[17]                                                                                                         | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_14/shift_registers_16_reg[16]                                                                                                         | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_15/shift_registers_16_reg[17]                                                                                                         | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_15/shift_registers_16_reg[16]                                                                                                         | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_0/shift_registers_17_reg[16]                                                                                                                 | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_1/shift_registers_17_reg[16]                                                                                                                 | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_2/shift_registers_17_reg[16]                                                                                                                 | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_3/shift_registers_17_reg[16]                                                                                                                 | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_4/shift_registers_17_reg[16]                                                                                                                 | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_5/shift_registers_17_reg[16]                                                                                                                 | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_6/shift_registers_17_reg[16]                                                                                                                 | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_10/shift_registers_17_reg[16]                                                                                                                | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_11/shift_registers_17_reg[16]                                                                                                                | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_12/shift_registers_17_reg[16]                                                                                                                | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_13/shift_registers_17_reg[16]                                                                                                                | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_14/shift_registers_17_reg[16]                                                                                                                | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_15/shift_registers_17_reg[16]                                                                                                                | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/fp_rounding_unit_1_37_10_inst0/valid_reg_reg                                                                                                                | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/reg_out_ct_13_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/reg_out_ct_12_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17]                                                                                                     | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17]                                                                                                     | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17]                                                                                                     | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17]                                                                                                     | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17]                                                                                                     | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17]                                                                                                     | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17]                                                                                                     | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17]                                                                                                     | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17]                                                                                                     | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17]                                                                                                     | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17]                                                                                                    | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17]                                                                                                    | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17]                                                                                                    | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17]                                                                                                    | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17]                                                                                                    | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17]                                                                                                    | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/reg_out_ct_0_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/reg_out_ct_1_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/reg_out_ct_2_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/reg_out_ct_3_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/reg_out_ct_4_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/reg_out_ct_5_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/reg_out_ct_6_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/reg_out_ct_7_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/reg_out_ct_8_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/reg_out_ct_9_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/reg_out_ct_10_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/reg_out_ct_11_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/reg_out_ct_14_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/reg_out_ct_15_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_16_1_inst/reg_o_valid_reg                                                                                                                                                                                              | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/shiftRegFIFO_2_1_inst/mem_1_reg[0]                                            | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/shiftRegFIFO_2_1_inst/mem_1_reg[0]                                           | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/shiftRegFIFO_2_1_inst/mem_1_reg[0]                                           | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/shiftRegFIFO_2_1_inst/mem_1_reg[0]                                       | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_1_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/shiftRegFIFO_2_1_inst/mem_1_reg[0] | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_1_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst/c_matrix_vec_mult_core_18_10_16_1_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/shiftRegFIFO_2_1_inst/mem_1_reg[0]                      | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_1_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/shiftRegFIFO_2_1_inst/mem_1_reg[0]                                                            | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   | 17419|
|2     |DSP48E1  |   203|
|3     |LUT1     |  5141|
|4     |LUT2     | 34681|
|5     |LUT3     | 16340|
|6     |LUT4     |  3236|
|7     |LUT5     |  2669|
|8     |LUT6     | 12597|
|9     |RAMB36E1 |    12|
|10    |SRL16E   |  2797|
|11    |SRLC32E  |  1158|
|12    |FDRE     | 69157|
|13    |FDSE     |     1|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+--------------------------------------------------------+-------+
|      |Instance                                                      |Module                                                  |Cells  |
+------+--------------------------------------------------------------+--------------------------------------------------------+-------+
|1     |top                                                           |                                                        | 165411|
|2     |  C_LSTM_stage_1_18_10_160_512_1_16_1_inst                    |C_LSTM_stage_1_18_10_160_512_1_16_1                     |  62799|
|3     |    forget_gate_mult                                          |matrix_times_two_vectors_18_10_1_672_16_1               |  15293|
|4     |      multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_1688 |  15293|
|5     |        c_matrix_vec_mult_core_18_10_16_1_1_inst              |c_matrix_vec_mult_core_18_10_16_1_1_1689                |   7916|
|6     |          dft_16_top_18_inst                                  |dft_16_top_18_1801                                      |   3864|
|7     |            codeBlock88206_18_inst                            |codeBlock88206_18_1857                                  |   2548|
|8     |              add88218                                        |addfxp_18_1_1886                                        |     18|
|9     |              add88278                                        |addfxp_18_1_1887                                        |     18|
|10    |              add88330                                        |addfxp_18_1_1888                                        |     41|
|11    |              add88374                                        |addfxp_18_1_1889                                        |     18|
|12    |              add88426                                        |addfxp_18_1_1890                                        |     18|
|13    |              add88486                                        |addfxp_18_1_1891                                        |     18|
|14    |              add88538                                        |addfxp_18_1_1892                                        |     23|
|15    |              add88580                                        |addfxp_18_1_1893                                        |     40|
|16    |              add88610                                        |addfxp_18_1_1894                                        |    106|
|17    |              add88652                                        |addfxp_18_1_1895                                        |     40|
|18    |              add88746                                        |addfxp_18_1_1896                                        |     18|
|19    |              add88806                                        |addfxp_18_1_1897                                        |     18|
|20    |              add88858                                        |addfxp_18_1_1898                                        |     41|
|21    |              add88903                                        |addfxp_18_1_1899                                        |     38|
|22    |              add88945                                        |addfxp_18_1_1900                                        |     41|
|23    |              add89012                                        |addfxp_18_1_1901                                        |     18|
|24    |              add89072                                        |addfxp_18_1_1902                                        |     18|
|25    |              add89124                                        |addfxp_18_1_1903                                        |     23|
|26    |              add89197                                        |addfxp_18_1_1904                                        |    106|
|27    |              add89239                                        |addfxp_18_1_1905                                        |     40|
|28    |              m88566                                          |multfix_alt_dsp_18_1906                                 |     92|
|29    |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1928                 |     92|
|30    |              m88570                                          |multfix_alt_dsp_18_1907                                 |    211|
|31    |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1927                 |    211|
|32    |              m88572                                          |multfix_alt_dsp_18_1908                                 |    178|
|33    |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1926                 |    178|
|34    |              m88578                                          |multfix_alt_dsp_18_1909                                 |    184|
|35    |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1925                 |    184|
|36    |              m88582                                          |multfix_alt_dsp_18_1910                                 |    115|
|37    |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1924                 |    115|
|38    |              m88584                                          |multfix_alt_dsp_18_1911                                 |    178|
|39    |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1923                 |    178|
|40    |              m88586                                          |multfix_alt_dsp_18_1912                                 |    211|
|41    |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1922                 |    211|
|42    |              sub88381                                        |subfxp_18_1_1913                                        |     18|
|43    |              sub88552                                        |subfxp_18_1_1914                                        |     38|
|44    |              sub88617                                        |subfxp_18_1_1915                                        |    106|
|45    |              sub88673                                        |subfxp_18_1_1916                                        |     40|
|46    |              sub88910                                        |subfxp_18_1_1917                                        |     38|
|47    |              sub89138                                        |subfxp_18_1_1918                                        |     38|
|48    |              sub89166                                        |subfxp_18_1_1919                                        |     40|
|49    |              sub89204                                        |subfxp_18_1_1920                                        |    106|
|50    |              sub89260                                        |subfxp_18_1_1921                                        |     40|
|51    |            codeBlock89324_18_inst                            |codeBlock89324_18_1858                                  |   1316|
|52    |              add89336                                        |addfxp_18_1_1859                                        |     46|
|53    |              add89396                                        |addfxp_18_1_1860                                        |     41|
|54    |              add89448                                        |addfxp_18_1_1861                                        |     35|
|55    |              add89492                                        |addfxp_18_1_1862                                        |     17|
|56    |              add89544                                        |addfxp_18_1_1863                                        |     77|
|57    |              add89559                                        |addfxp_18_1_1864                                        |     77|
|58    |              add89604                                        |addfxp_18_1_1865                                        |     41|
|59    |              add89619                                        |addfxp_18_1_1866                                        |     41|
|60    |              add89656                                        |addfxp_18_1_1867                                        |     22|
|61    |              add89663                                        |addfxp_18_1_1868                                        |     23|
|62    |              add89700                                        |addfxp_18_1_1869                                        |     22|
|63    |              add89752                                        |addfxp_18_1_1870                                        |     54|
|64    |              add89767                                        |addfxp_18_1_1871                                        |     54|
|65    |              add89812                                        |addfxp_18_1_1872                                        |     41|
|66    |              add89827                                        |addfxp_18_1_1873                                        |     41|
|67    |              add89864                                        |addfxp_18_1_1874                                        |     22|
|68    |              add89871                                        |addfxp_18_1_1875                                        |     23|
|69    |              add89908                                        |addfxp_18_1_1876                                        |     22|
|70    |              add89960                                        |addfxp_18_1_1877                                        |     60|
|71    |              add89975                                        |addfxp_18_1_1878                                        |     59|
|72    |              add90020                                        |addfxp_18_1_1879                                        |     41|
|73    |              add90035                                        |addfxp_18_1_1880                                        |     42|
|74    |              add90072                                        |addfxp_18_1_1881                                        |     22|
|75    |              add90079                                        |addfxp_18_1_1882                                        |     23|
|76    |              sub89499                                        |subfxp_18_1_1883                                        |     18|
|77    |              sub89707                                        |subfxp_18_1_1884                                        |     23|
|78    |              sub89915                                        |subfxp_18_1_1885                                        |     23|
|79    |          elementwise_add_core_18_18_9_inst_0                 |elementwise_add_core_18_18_9_1802                       |    693|
|80    |          elementwise_mult_core_18_1810_9_1_inst_0_imag_imag  |elementwise_mult_core_18_1810_9_1_1803                  |    570|
|81    |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_1844                 |      1|
|82    |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_1845                 |      2|
|83    |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_1846                 |      2|
|84    |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_1847                 |     16|
|85    |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_1848                 |     15|
|86    |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_1849                           |     79|
|87    |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_1850                           |     79|
|88    |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_1851                           |     79|
|89    |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_1852                           |     79|
|90    |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_1853                           |     79|
|91    |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_1854                           |     79|
|92    |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_1855                           |     30|
|93    |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_1856                           |     30|
|94    |          elementwise_mult_core_18_1810_9_1_inst_0_imag_real  |elementwise_mult_core_18_1810_9_1_1804                  |    525|
|95    |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_1833                 |      1|
|96    |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_1834                 |      2|
|97    |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_1835                 |      2|
|98    |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_1836                 |     16|
|99    |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_1837                           |     79|
|100   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_1838                           |     79|
|101   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_1839                           |     79|
|102   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_1840                           |     79|
|103   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_1841                           |     79|
|104   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_1842                           |     79|
|105   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_1843                           |     30|
|106   |          elementwise_mult_core_18_1810_9_1_inst_0_real_imag  |elementwise_mult_core_18_1810_9_1_1805                  |    525|
|107   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_1822                 |      1|
|108   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_1823                 |      2|
|109   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_1824                 |      2|
|110   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_1825                 |     16|
|111   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_1826                           |     79|
|112   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_1827                           |     79|
|113   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_1828                           |     79|
|114   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_1829                           |     79|
|115   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_1830                           |     79|
|116   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_1831                           |     79|
|117   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_1832                           |     30|
|118   |          elementwise_mult_core_18_1810_9_1_inst_0_real_real  |elementwise_mult_core_18_1810_9_1_1806                  |    650|
|119   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_1808                 |      2|
|120   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_1809                 |      2|
|121   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_1810                 |      2|
|122   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_1811                 |     16|
|123   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_1812                 |     15|
|124   |            fp_rounding_unit_1_37_10_inst0                    |fp_rounding_unit_1_37_10_1813                           |     79|
|125   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_1814                           |     79|
|126   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_1815                           |     79|
|127   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_1816                           |     79|
|128   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_1817                           |     79|
|129   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_1818                           |     79|
|130   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_1819                           |     79|
|131   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_1820                           |     30|
|132   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_1821                           |     30|
|133   |          elementwise_sub_core_18_18_9_inst_0                 |elementwise_sub_core_18_18_9_1807                       |    675|
|134   |        idft_16_top_18_inst_0                                 |idft_16_top_18_1690                                     |   5567|
|135   |          codeBlock98050_18_inst                              |codeBlock98050_18_1724                                  |   4414|
|136   |            add98062                                          |addfxp_18_1_1747                                        |     77|
|137   |            add98122                                          |addfxp_18_1_1748                                        |     41|
|138   |            add98137                                          |addfxp_18_1_1749                                        |     41|
|139   |            add98174                                          |addfxp_18_1_1750                                        |     23|
|140   |            add98270                                          |addfxp_18_1_1751                                        |     77|
|141   |            add98285                                          |addfxp_18_1_1752                                        |     77|
|142   |            add98330                                          |addfxp_18_1_1753                                        |     41|
|143   |            add98345                                          |addfxp_18_1_1754                                        |     41|
|144   |            add98382                                          |addfxp_18_1_1755                                        |      5|
|145   |            add98389                                          |addfxp_18_1_1756                                        |      5|
|146   |            add98461                                          |addfxp_18_1_1757                                        |     23|
|147   |            add98517                                          |addfxp_18_1_1758                                        |     40|
|148   |            add98590                                          |addfxp_18_1_1759                                        |     77|
|149   |            add98605                                          |addfxp_18_1_1760                                        |     77|
|150   |            add98650                                          |addfxp_18_1_1761                                        |     41|
|151   |            add98665                                          |addfxp_18_1_1762                                        |     41|
|152   |            add98702                                          |addfxp_18_1_1763                                        |     23|
|153   |            add98709                                          |addfxp_18_1_1764                                        |     23|
|154   |            add98754                                          |addfxp_18_1_1765                                        |     23|
|155   |            add98856                                          |addfxp_18_1_1766                                        |     77|
|156   |            add98871                                          |addfxp_18_1_1767                                        |     77|
|157   |            add98916                                          |addfxp_18_1_1768                                        |     41|
|158   |            add98931                                          |addfxp_18_1_1769                                        |     41|
|159   |            add98968                                          |addfxp_18_1_1770                                        |      5|
|160   |            add98975                                          |addfxp_18_1_1771                                        |      5|
|161   |            add99010                                          |addfxp_18_1_1772                                        |     41|
|162   |            add99048                                          |addfxp_18_1_1773                                        |     23|
|163   |            add99104                                          |addfxp_18_1_1774                                        |     40|
|164   |            m88566                                            |multfix_alt_dsp_18_1775                                 |    236|
|165   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1800                 |    236|
|166   |            m88570                                            |multfix_alt_dsp_18_1776                                 |    385|
|167   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1799                 |    385|
|168   |            m88572                                            |multfix_alt_dsp_18_1777                                 |    337|
|169   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1798                 |    337|
|170   |            m88578                                            |multfix_alt_dsp_18_1778                                 |    236|
|171   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1797                 |    236|
|172   |            m88582                                            |multfix_alt_dsp_18_1779                                 |    236|
|173   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1796                 |    236|
|174   |            m88584                                            |multfix_alt_dsp_18_1780                                 |    385|
|175   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1795                 |    385|
|176   |            m88586                                            |multfix_alt_dsp_18_1781                                 |    337|
|177   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1794                 |    337|
|178   |            sub98218                                          |subfxp_18_1_1782                                        |     23|
|179   |            sub98396                                          |subfxp_18_1_1783                                        |     18|
|180   |            sub98403                                          |subfxp_18_1_1784                                        |     18|
|181   |            sub98424                                          |subfxp_18_1_1785                                        |     41|
|182   |            sub98454                                          |subfxp_18_1_1786                                        |     23|
|183   |            sub98496                                          |subfxp_18_1_1787                                        |     40|
|184   |            sub98747                                          |subfxp_18_1_1788                                        |     23|
|185   |            sub98789                                          |subfxp_18_1_1789                                        |     41|
|186   |            sub98982                                          |subfxp_18_1_1790                                        |     18|
|187   |            sub98989                                          |subfxp_18_1_1791                                        |     18|
|188   |            sub99041                                          |subfxp_18_1_1792                                        |     23|
|189   |            sub99083                                          |subfxp_18_1_1793                                        |     40|
|190   |          codeBlock99168_18_inst                              |codeBlock99168_18_1725                                  |   1117|
|191   |            add99180                                          |addfxp_18_1_1726                                        |     77|
|192   |            add99240                                          |addfxp_18_1_1727                                        |     41|
|193   |            add99255                                          |addfxp_18_1_1728                                        |     41|
|194   |            add99292                                          |addfxp_18_1_1729                                        |     19|
|195   |            add99388                                          |addfxp_18_1_1730                                        |     77|
|196   |            add99448                                          |addfxp_18_1_1731                                        |     41|
|197   |            add99463                                          |addfxp_18_1_1732                                        |     41|
|198   |            add99500                                          |addfxp_18_1_1733                                        |     19|
|199   |            add99596                                          |addfxp_18_1_1734                                        |     77|
|200   |            add99656                                          |addfxp_18_1_1735                                        |     41|
|201   |            add99671                                          |addfxp_18_1_1736                                        |     41|
|202   |            add99708                                          |addfxp_18_1_1737                                        |     19|
|203   |            add99804                                          |addfxp_18_1_1738                                        |     77|
|204   |            add99864                                          |addfxp_18_1_1739                                        |     42|
|205   |            add99879                                          |addfxp_18_1_1740                                        |     41|
|206   |            add99916                                          |addfxp_18_1_1741                                        |     19|
|207   |            sub99336                                          |subfxp_18_1_1743                                        |     19|
|208   |            sub99544                                          |subfxp_18_1_1744                                        |     19|
|209   |            sub99752                                          |subfxp_18_1_1745                                        |     19|
|210   |            sub99960                                          |subfxp_18_1_1746                                        |     19|
|211   |            shiftRegFIFO_2_1_inst                             |shiftRegFIFO_2_1_1742                                   |      3|
|212   |        shift_register_group_18_16_1_inst_imag_0              |shift_register_group_18_16_1_1691                       |    252|
|213   |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_1710                           |     18|
|214   |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_1711                           |     18|
|215   |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_1712                           |     18|
|216   |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_1713                           |     18|
|217   |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_1714                           |     18|
|218   |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_1715                           |     18|
|219   |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_1716                           |     18|
|220   |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_1717                           |     18|
|221   |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_1718                           |     18|
|222   |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_1719                           |     18|
|223   |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_1720                           |     18|
|224   |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_1721                           |     18|
|225   |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_1722                           |     18|
|226   |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_1723                           |     18|
|227   |        shift_register_group_18_16_1_inst_real_0              |shift_register_group_18_16_1_1692                       |    288|
|228   |          shift_register_unit_18_1_inst_0                     |shift_register_unit_18_1_1694                           |     18|
|229   |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_1695                           |     18|
|230   |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_1696                           |     18|
|231   |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_1697                           |     18|
|232   |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_1698                           |     18|
|233   |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_1699                           |     18|
|234   |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_1700                           |     18|
|235   |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_1701                           |     18|
|236   |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_1702                           |     18|
|237   |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_1703                           |     18|
|238   |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_1704                           |     18|
|239   |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_1705                           |     18|
|240   |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_1706                           |     18|
|241   |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_1707                           |     18|
|242   |          shift_register_unit_18_1_inst_8                     |shift_register_unit_18_1_1708                           |     18|
|243   |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_1709                           |     18|
|244   |        sum_complex_vector_unit_18_18_16_42_inst_0            |sum_complex_vector_unit_18_18_16_42_1693                |   1268|
|245   |    input_gate_mult                                           |matrix_times_two_vectors_18_10_1_672_16_1_962           |  15301|
|246   |      multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_1447 |  15301|
|247   |        c_matrix_vec_mult_core_18_10_16_1_1_inst              |c_matrix_vec_mult_core_18_10_16_1_1_1448                |   7916|
|248   |          dft_16_top_18_inst                                  |dft_16_top_18_1560                                      |   3864|
|249   |            codeBlock88206_18_inst                            |codeBlock88206_18_1616                                  |   2548|
|250   |              add88218                                        |addfxp_18_1_1645                                        |     18|
|251   |              add88278                                        |addfxp_18_1_1646                                        |     18|
|252   |              add88330                                        |addfxp_18_1_1647                                        |     41|
|253   |              add88374                                        |addfxp_18_1_1648                                        |     18|
|254   |              add88426                                        |addfxp_18_1_1649                                        |     18|
|255   |              add88486                                        |addfxp_18_1_1650                                        |     18|
|256   |              add88538                                        |addfxp_18_1_1651                                        |     23|
|257   |              add88580                                        |addfxp_18_1_1652                                        |     40|
|258   |              add88610                                        |addfxp_18_1_1653                                        |    106|
|259   |              add88652                                        |addfxp_18_1_1654                                        |     40|
|260   |              add88746                                        |addfxp_18_1_1655                                        |     18|
|261   |              add88806                                        |addfxp_18_1_1656                                        |     18|
|262   |              add88858                                        |addfxp_18_1_1657                                        |     41|
|263   |              add88903                                        |addfxp_18_1_1658                                        |     38|
|264   |              add88945                                        |addfxp_18_1_1659                                        |     41|
|265   |              add89012                                        |addfxp_18_1_1660                                        |     18|
|266   |              add89072                                        |addfxp_18_1_1661                                        |     18|
|267   |              add89124                                        |addfxp_18_1_1662                                        |     23|
|268   |              add89197                                        |addfxp_18_1_1663                                        |    106|
|269   |              add89239                                        |addfxp_18_1_1664                                        |     40|
|270   |              m88566                                          |multfix_alt_dsp_18_1665                                 |     92|
|271   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1687                 |     92|
|272   |              m88570                                          |multfix_alt_dsp_18_1666                                 |    211|
|273   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1686                 |    211|
|274   |              m88572                                          |multfix_alt_dsp_18_1667                                 |    178|
|275   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1685                 |    178|
|276   |              m88578                                          |multfix_alt_dsp_18_1668                                 |    184|
|277   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1684                 |    184|
|278   |              m88582                                          |multfix_alt_dsp_18_1669                                 |    115|
|279   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1683                 |    115|
|280   |              m88584                                          |multfix_alt_dsp_18_1670                                 |    178|
|281   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1682                 |    178|
|282   |              m88586                                          |multfix_alt_dsp_18_1671                                 |    211|
|283   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1681                 |    211|
|284   |              sub88381                                        |subfxp_18_1_1672                                        |     18|
|285   |              sub88552                                        |subfxp_18_1_1673                                        |     38|
|286   |              sub88617                                        |subfxp_18_1_1674                                        |    106|
|287   |              sub88673                                        |subfxp_18_1_1675                                        |     40|
|288   |              sub88910                                        |subfxp_18_1_1676                                        |     38|
|289   |              sub89138                                        |subfxp_18_1_1677                                        |     38|
|290   |              sub89166                                        |subfxp_18_1_1678                                        |     40|
|291   |              sub89204                                        |subfxp_18_1_1679                                        |    106|
|292   |              sub89260                                        |subfxp_18_1_1680                                        |     40|
|293   |            codeBlock89324_18_inst                            |codeBlock89324_18_1617                                  |   1316|
|294   |              add89336                                        |addfxp_18_1_1618                                        |     46|
|295   |              add89396                                        |addfxp_18_1_1619                                        |     41|
|296   |              add89448                                        |addfxp_18_1_1620                                        |     35|
|297   |              add89492                                        |addfxp_18_1_1621                                        |     17|
|298   |              add89544                                        |addfxp_18_1_1622                                        |     77|
|299   |              add89559                                        |addfxp_18_1_1623                                        |     77|
|300   |              add89604                                        |addfxp_18_1_1624                                        |     41|
|301   |              add89619                                        |addfxp_18_1_1625                                        |     41|
|302   |              add89656                                        |addfxp_18_1_1626                                        |     22|
|303   |              add89663                                        |addfxp_18_1_1627                                        |     23|
|304   |              add89700                                        |addfxp_18_1_1628                                        |     22|
|305   |              add89752                                        |addfxp_18_1_1629                                        |     54|
|306   |              add89767                                        |addfxp_18_1_1630                                        |     54|
|307   |              add89812                                        |addfxp_18_1_1631                                        |     41|
|308   |              add89827                                        |addfxp_18_1_1632                                        |     41|
|309   |              add89864                                        |addfxp_18_1_1633                                        |     22|
|310   |              add89871                                        |addfxp_18_1_1634                                        |     23|
|311   |              add89908                                        |addfxp_18_1_1635                                        |     22|
|312   |              add89960                                        |addfxp_18_1_1636                                        |     60|
|313   |              add89975                                        |addfxp_18_1_1637                                        |     59|
|314   |              add90020                                        |addfxp_18_1_1638                                        |     41|
|315   |              add90035                                        |addfxp_18_1_1639                                        |     42|
|316   |              add90072                                        |addfxp_18_1_1640                                        |     22|
|317   |              add90079                                        |addfxp_18_1_1641                                        |     23|
|318   |              sub89499                                        |subfxp_18_1_1642                                        |     18|
|319   |              sub89707                                        |subfxp_18_1_1643                                        |     23|
|320   |              sub89915                                        |subfxp_18_1_1644                                        |     23|
|321   |          elementwise_add_core_18_18_9_inst_0                 |elementwise_add_core_18_18_9_1561                       |    693|
|322   |          elementwise_mult_core_18_1810_9_1_inst_0_imag_imag  |elementwise_mult_core_18_1810_9_1_1562                  |    570|
|323   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_1603                 |      1|
|324   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_1604                 |      2|
|325   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_1605                 |      2|
|326   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_1606                 |     16|
|327   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_1607                 |     15|
|328   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_1608                           |     79|
|329   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_1609                           |     79|
|330   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_1610                           |     79|
|331   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_1611                           |     79|
|332   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_1612                           |     79|
|333   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_1613                           |     79|
|334   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_1614                           |     30|
|335   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_1615                           |     30|
|336   |          elementwise_mult_core_18_1810_9_1_inst_0_imag_real  |elementwise_mult_core_18_1810_9_1_1563                  |    525|
|337   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_1592                 |      1|
|338   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_1593                 |      2|
|339   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_1594                 |      2|
|340   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_1595                 |     16|
|341   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_1596                           |     79|
|342   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_1597                           |     79|
|343   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_1598                           |     79|
|344   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_1599                           |     79|
|345   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_1600                           |     79|
|346   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_1601                           |     79|
|347   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_1602                           |     30|
|348   |          elementwise_mult_core_18_1810_9_1_inst_0_real_imag  |elementwise_mult_core_18_1810_9_1_1564                  |    525|
|349   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_1581                 |      1|
|350   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_1582                 |      2|
|351   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_1583                 |      2|
|352   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_1584                 |     16|
|353   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_1585                           |     79|
|354   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_1586                           |     79|
|355   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_1587                           |     79|
|356   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_1588                           |     79|
|357   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_1589                           |     79|
|358   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_1590                           |     79|
|359   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_1591                           |     30|
|360   |          elementwise_mult_core_18_1810_9_1_inst_0_real_real  |elementwise_mult_core_18_1810_9_1_1565                  |    650|
|361   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_1567                 |      2|
|362   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_1568                 |      2|
|363   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_1569                 |      2|
|364   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_1570                 |     16|
|365   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_1571                 |     15|
|366   |            fp_rounding_unit_1_37_10_inst0                    |fp_rounding_unit_1_37_10_1572                           |     79|
|367   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_1573                           |     79|
|368   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_1574                           |     79|
|369   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_1575                           |     79|
|370   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_1576                           |     79|
|371   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_1577                           |     79|
|372   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_1578                           |     79|
|373   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_1579                           |     30|
|374   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_1580                           |     30|
|375   |          elementwise_sub_core_18_18_9_inst_0                 |elementwise_sub_core_18_18_9_1566                       |    675|
|376   |        idft_16_top_18_inst_0                                 |idft_16_top_18_1449                                     |   5575|
|377   |          codeBlock98050_18_inst                              |codeBlock98050_18_1483                                  |   4420|
|378   |            add98062                                          |addfxp_18_1_1506                                        |     77|
|379   |            add98122                                          |addfxp_18_1_1507                                        |     41|
|380   |            add98137                                          |addfxp_18_1_1508                                        |     41|
|381   |            add98174                                          |addfxp_18_1_1509                                        |     23|
|382   |            add98270                                          |addfxp_18_1_1510                                        |     77|
|383   |            add98285                                          |addfxp_18_1_1511                                        |     77|
|384   |            add98330                                          |addfxp_18_1_1512                                        |     41|
|385   |            add98345                                          |addfxp_18_1_1513                                        |     41|
|386   |            add98382                                          |addfxp_18_1_1514                                        |      5|
|387   |            add98389                                          |addfxp_18_1_1515                                        |      5|
|388   |            add98461                                          |addfxp_18_1_1516                                        |     23|
|389   |            add98517                                          |addfxp_18_1_1517                                        |     40|
|390   |            add98590                                          |addfxp_18_1_1518                                        |     77|
|391   |            add98605                                          |addfxp_18_1_1519                                        |     77|
|392   |            add98650                                          |addfxp_18_1_1520                                        |     41|
|393   |            add98665                                          |addfxp_18_1_1521                                        |     41|
|394   |            add98702                                          |addfxp_18_1_1522                                        |     23|
|395   |            add98709                                          |addfxp_18_1_1523                                        |     23|
|396   |            add98754                                          |addfxp_18_1_1524                                        |     23|
|397   |            add98856                                          |addfxp_18_1_1525                                        |     77|
|398   |            add98871                                          |addfxp_18_1_1526                                        |     77|
|399   |            add98916                                          |addfxp_18_1_1527                                        |     41|
|400   |            add98931                                          |addfxp_18_1_1528                                        |     41|
|401   |            add98968                                          |addfxp_18_1_1529                                        |      5|
|402   |            add98975                                          |addfxp_18_1_1530                                        |      5|
|403   |            add99010                                          |addfxp_18_1_1531                                        |     41|
|404   |            add99048                                          |addfxp_18_1_1532                                        |     23|
|405   |            add99104                                          |addfxp_18_1_1533                                        |     40|
|406   |            m88566                                            |multfix_alt_dsp_18_1534                                 |    236|
|407   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1559                 |    236|
|408   |            m88570                                            |multfix_alt_dsp_18_1535                                 |    385|
|409   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1558                 |    385|
|410   |            m88572                                            |multfix_alt_dsp_18_1536                                 |    337|
|411   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1557                 |    337|
|412   |            m88578                                            |multfix_alt_dsp_18_1537                                 |    236|
|413   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1556                 |    236|
|414   |            m88582                                            |multfix_alt_dsp_18_1538                                 |    236|
|415   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1555                 |    236|
|416   |            m88584                                            |multfix_alt_dsp_18_1539                                 |    385|
|417   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1554                 |    385|
|418   |            m88586                                            |multfix_alt_dsp_18_1540                                 |    337|
|419   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1553                 |    337|
|420   |            shiftRegFIFO_5_1_inst                             |shiftRegFIFO_5_1                                        |      5|
|421   |            sub98218                                          |subfxp_18_1_1541                                        |     23|
|422   |            sub98396                                          |subfxp_18_1_1542                                        |     18|
|423   |            sub98403                                          |subfxp_18_1_1543                                        |     18|
|424   |            sub98424                                          |subfxp_18_1_1544                                        |     41|
|425   |            sub98454                                          |subfxp_18_1_1545                                        |     23|
|426   |            sub98496                                          |subfxp_18_1_1546                                        |     40|
|427   |            sub98747                                          |subfxp_18_1_1547                                        |     23|
|428   |            sub98789                                          |subfxp_18_1_1548                                        |     41|
|429   |            sub98982                                          |subfxp_18_1_1549                                        |     18|
|430   |            sub98989                                          |subfxp_18_1_1550                                        |     18|
|431   |            sub99041                                          |subfxp_18_1_1551                                        |     23|
|432   |            sub99083                                          |subfxp_18_1_1552                                        |     40|
|433   |          codeBlock99168_18_inst                              |codeBlock99168_18_1484                                  |   1119|
|434   |            add99180                                          |addfxp_18_1_1485                                        |     77|
|435   |            add99240                                          |addfxp_18_1_1486                                        |     41|
|436   |            add99255                                          |addfxp_18_1_1487                                        |     41|
|437   |            add99292                                          |addfxp_18_1_1488                                        |     19|
|438   |            add99388                                          |addfxp_18_1_1489                                        |     77|
|439   |            add99448                                          |addfxp_18_1_1490                                        |     41|
|440   |            add99463                                          |addfxp_18_1_1491                                        |     41|
|441   |            add99500                                          |addfxp_18_1_1492                                        |     19|
|442   |            add99596                                          |addfxp_18_1_1493                                        |     77|
|443   |            add99656                                          |addfxp_18_1_1494                                        |     41|
|444   |            add99671                                          |addfxp_18_1_1495                                        |     41|
|445   |            add99708                                          |addfxp_18_1_1496                                        |     19|
|446   |            add99804                                          |addfxp_18_1_1497                                        |     77|
|447   |            add99864                                          |addfxp_18_1_1498                                        |     42|
|448   |            add99879                                          |addfxp_18_1_1499                                        |     41|
|449   |            add99916                                          |addfxp_18_1_1500                                        |     19|
|450   |            sub99336                                          |subfxp_18_1_1502                                        |     19|
|451   |            sub99544                                          |subfxp_18_1_1503                                        |     19|
|452   |            sub99752                                          |subfxp_18_1_1504                                        |     19|
|453   |            sub99960                                          |subfxp_18_1_1505                                        |     19|
|454   |            shiftRegFIFO_2_1_inst                             |shiftRegFIFO_2_1_1501                                   |      4|
|455   |        shift_register_group_18_16_1_inst_imag_0              |shift_register_group_18_16_1_1450                       |    252|
|456   |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_1469                           |     18|
|457   |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_1470                           |     18|
|458   |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_1471                           |     18|
|459   |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_1472                           |     18|
|460   |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_1473                           |     18|
|461   |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_1474                           |     18|
|462   |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_1475                           |     18|
|463   |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_1476                           |     18|
|464   |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_1477                           |     18|
|465   |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_1478                           |     18|
|466   |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_1479                           |     18|
|467   |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_1480                           |     18|
|468   |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_1481                           |     18|
|469   |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_1482                           |     18|
|470   |        shift_register_group_18_16_1_inst_real_0              |shift_register_group_18_16_1_1451                       |    288|
|471   |          shift_register_unit_18_1_inst_0                     |shift_register_unit_18_1_1453                           |     18|
|472   |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_1454                           |     18|
|473   |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_1455                           |     18|
|474   |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_1456                           |     18|
|475   |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_1457                           |     18|
|476   |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_1458                           |     18|
|477   |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_1459                           |     18|
|478   |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_1460                           |     18|
|479   |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_1461                           |     18|
|480   |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_1462                           |     18|
|481   |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_1463                           |     18|
|482   |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_1464                           |     18|
|483   |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_1465                           |     18|
|484   |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_1466                           |     18|
|485   |          shift_register_unit_18_1_inst_8                     |shift_register_unit_18_1_1467                           |     18|
|486   |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_1468                           |     18|
|487   |        sum_complex_vector_unit_18_18_16_42_inst_0            |sum_complex_vector_unit_18_18_16_42_1452                |   1268|
|488   |    output_act_gate_mult                                      |matrix_times_two_vectors_18_10_1_672_16_1_963           |  16912|
|489   |      multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_1204 |  16912|
|490   |        c_matrix_vec_mult_core_18_10_16_1_1_inst              |c_matrix_vec_mult_core_18_10_16_1_1_1205                |   9528|
|491   |          dft_16_top_18_inst                                  |dft_16_top_18_1317                                      |   4892|
|492   |            codeBlock88206_18_inst                            |codeBlock88206_18_1374                                  |   3572|
|493   |              add88218                                        |addfxp_18_1_1404                                        |    110|
|494   |              add88278                                        |addfxp_18_1_1405                                        |    110|
|495   |              add88330                                        |addfxp_18_1_1406                                        |     41|
|496   |              add88374                                        |addfxp_18_1_1407                                        |     18|
|497   |              add88426                                        |addfxp_18_1_1408                                        |    110|
|498   |              add88486                                        |addfxp_18_1_1409                                        |    110|
|499   |              add88538                                        |addfxp_18_1_1410                                        |     23|
|500   |              add88580                                        |addfxp_18_1_1411                                        |     40|
|501   |              add88610                                        |addfxp_18_1_1412                                        |    106|
|502   |              add88652                                        |addfxp_18_1_1413                                        |     40|
|503   |              add88746                                        |addfxp_18_1_1414                                        |    110|
|504   |              add88806                                        |addfxp_18_1_1415                                        |    110|
|505   |              add88858                                        |addfxp_18_1_1416                                        |     41|
|506   |              add88903                                        |addfxp_18_1_1417                                        |     38|
|507   |              add88945                                        |addfxp_18_1_1418                                        |     41|
|508   |              add89012                                        |addfxp_18_1_1419                                        |    110|
|509   |              add89072                                        |addfxp_18_1_1420                                        |    110|
|510   |              add89124                                        |addfxp_18_1_1421                                        |     23|
|511   |              add89197                                        |addfxp_18_1_1422                                        |    106|
|512   |              add89239                                        |addfxp_18_1_1423                                        |     40|
|513   |              m88566                                          |multfix_alt_dsp_18_1424                                 |     92|
|514   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1446                 |     92|
|515   |              m88570                                          |multfix_alt_dsp_18_1425                                 |    211|
|516   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1445                 |    211|
|517   |              m88572                                          |multfix_alt_dsp_18_1426                                 |    178|
|518   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1444                 |    178|
|519   |              m88578                                          |multfix_alt_dsp_18_1427                                 |    184|
|520   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1443                 |    184|
|521   |              m88582                                          |multfix_alt_dsp_18_1428                                 |    115|
|522   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1442                 |    115|
|523   |              m88584                                          |multfix_alt_dsp_18_1429                                 |    178|
|524   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1441                 |    178|
|525   |              m88586                                          |multfix_alt_dsp_18_1430                                 |    211|
|526   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1440                 |    211|
|527   |              sub88381                                        |subfxp_18_1_1431                                        |     18|
|528   |              sub88552                                        |subfxp_18_1_1432                                        |     38|
|529   |              sub88617                                        |subfxp_18_1_1433                                        |    106|
|530   |              sub88673                                        |subfxp_18_1_1434                                        |     40|
|531   |              sub88910                                        |subfxp_18_1_1435                                        |     38|
|532   |              sub89138                                        |subfxp_18_1_1436                                        |     38|
|533   |              sub89166                                        |subfxp_18_1_1437                                        |     40|
|534   |              sub89204                                        |subfxp_18_1_1438                                        |    106|
|535   |              sub89260                                        |subfxp_18_1_1439                                        |     40|
|536   |            codeBlock89324_18_inst                            |codeBlock89324_18_1375                                  |   1320|
|537   |              add89336                                        |addfxp_18_1_1376                                        |     46|
|538   |              add89396                                        |addfxp_18_1_1377                                        |     41|
|539   |              add89448                                        |addfxp_18_1_1378                                        |     35|
|540   |              add89492                                        |addfxp_18_1_1379                                        |     17|
|541   |              add89544                                        |addfxp_18_1_1380                                        |     77|
|542   |              add89559                                        |addfxp_18_1_1381                                        |     77|
|543   |              add89604                                        |addfxp_18_1_1382                                        |     41|
|544   |              add89619                                        |addfxp_18_1_1383                                        |     41|
|545   |              add89656                                        |addfxp_18_1_1384                                        |     22|
|546   |              add89663                                        |addfxp_18_1_1385                                        |     23|
|547   |              add89700                                        |addfxp_18_1_1386                                        |     22|
|548   |              add89752                                        |addfxp_18_1_1387                                        |     54|
|549   |              add89767                                        |addfxp_18_1_1388                                        |     54|
|550   |              add89812                                        |addfxp_18_1_1389                                        |     41|
|551   |              add89827                                        |addfxp_18_1_1390                                        |     41|
|552   |              add89864                                        |addfxp_18_1_1391                                        |     22|
|553   |              add89871                                        |addfxp_18_1_1392                                        |     23|
|554   |              add89908                                        |addfxp_18_1_1393                                        |     22|
|555   |              add89960                                        |addfxp_18_1_1394                                        |     60|
|556   |              add89975                                        |addfxp_18_1_1395                                        |     59|
|557   |              add90020                                        |addfxp_18_1_1396                                        |     41|
|558   |              add90035                                        |addfxp_18_1_1397                                        |     42|
|559   |              add90072                                        |addfxp_18_1_1398                                        |     22|
|560   |              add90079                                        |addfxp_18_1_1399                                        |     23|
|561   |              sub89499                                        |subfxp_18_1_1401                                        |     18|
|562   |              sub89707                                        |subfxp_18_1_1402                                        |     23|
|563   |              sub89915                                        |subfxp_18_1_1403                                        |     23|
|564   |              shiftRegFIFO_2_1_inst                           |shiftRegFIFO_2_1_1400                                   |      3|
|565   |          elementwise_add_core_18_18_9_inst_0                 |elementwise_add_core_18_18_9_1318                       |    693|
|566   |          elementwise_mult_core_18_1810_9_1_inst_0_imag_imag  |elementwise_mult_core_18_1810_9_1_1319                  |    571|
|567   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_1360                 |      1|
|568   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_1361                 |      2|
|569   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_1362                 |      2|
|570   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_1363                 |     16|
|571   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_1364                 |     15|
|572   |            fp_rounding_unit_1_37_10_inst0                    |fp_rounding_unit_1_37_10_1365                           |      1|
|573   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_1366                           |     79|
|574   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_1367                           |     79|
|575   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_1368                           |     79|
|576   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_1369                           |     79|
|577   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_1370                           |     79|
|578   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_1371                           |     79|
|579   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_1372                           |     30|
|580   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_1373                           |     30|
|581   |          elementwise_mult_core_18_1810_9_1_inst_0_imag_real  |elementwise_mult_core_18_1810_9_1_1320                  |    525|
|582   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_1349                 |      1|
|583   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_1350                 |      2|
|584   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_1351                 |      2|
|585   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_1352                 |     16|
|586   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_1353                           |     79|
|587   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_1354                           |     79|
|588   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_1355                           |     79|
|589   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_1356                           |     79|
|590   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_1357                           |     79|
|591   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_1358                           |     79|
|592   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_1359                           |     30|
|593   |          elementwise_mult_core_18_1810_9_1_inst_0_real_imag  |elementwise_mult_core_18_1810_9_1_1321                  |    525|
|594   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_1338                 |      1|
|595   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_1339                 |      2|
|596   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_1340                 |      2|
|597   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_1341                 |     16|
|598   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_1342                           |     79|
|599   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_1343                           |     79|
|600   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_1344                           |     79|
|601   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_1345                           |     79|
|602   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_1346                           |     79|
|603   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_1347                           |     79|
|604   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_1348                           |     30|
|605   |          elementwise_mult_core_18_1810_9_1_inst_0_real_real  |elementwise_mult_core_18_1810_9_1_1322                  |    650|
|606   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_1324                 |      2|
|607   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_1325                 |      2|
|608   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_1326                 |      2|
|609   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_1327                 |     16|
|610   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_1328                 |     15|
|611   |            fp_rounding_unit_1_37_10_inst0                    |fp_rounding_unit_1_37_10_1329                           |     79|
|612   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_1330                           |     79|
|613   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_1331                           |     79|
|614   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_1332                           |     79|
|615   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_1333                           |     79|
|616   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_1334                           |     79|
|617   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_1335                           |     79|
|618   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_1336                           |     30|
|619   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_1337                           |     30|
|620   |          elementwise_sub_core_18_18_9_inst_0                 |elementwise_sub_core_18_18_9_1323                       |    679|
|621   |        idft_16_top_18_inst_0                                 |idft_16_top_18_1206                                     |   5568|
|622   |          codeBlock98050_18_inst                              |codeBlock98050_18_1240                                  |   4415|
|623   |            add98062                                          |addfxp_18_1_1263                                        |     77|
|624   |            add98122                                          |addfxp_18_1_1264                                        |     41|
|625   |            add98137                                          |addfxp_18_1_1265                                        |     41|
|626   |            add98174                                          |addfxp_18_1_1266                                        |     23|
|627   |            add98270                                          |addfxp_18_1_1267                                        |     77|
|628   |            add98285                                          |addfxp_18_1_1268                                        |     77|
|629   |            add98330                                          |addfxp_18_1_1269                                        |     41|
|630   |            add98345                                          |addfxp_18_1_1270                                        |     41|
|631   |            add98382                                          |addfxp_18_1_1271                                        |      5|
|632   |            add98389                                          |addfxp_18_1_1272                                        |      5|
|633   |            add98461                                          |addfxp_18_1_1273                                        |     23|
|634   |            add98517                                          |addfxp_18_1_1274                                        |     40|
|635   |            add98590                                          |addfxp_18_1_1275                                        |     77|
|636   |            add98605                                          |addfxp_18_1_1276                                        |     77|
|637   |            add98650                                          |addfxp_18_1_1277                                        |     41|
|638   |            add98665                                          |addfxp_18_1_1278                                        |     41|
|639   |            add98702                                          |addfxp_18_1_1279                                        |     23|
|640   |            add98709                                          |addfxp_18_1_1280                                        |     23|
|641   |            add98754                                          |addfxp_18_1_1281                                        |     23|
|642   |            add98856                                          |addfxp_18_1_1282                                        |     77|
|643   |            add98871                                          |addfxp_18_1_1283                                        |     77|
|644   |            add98916                                          |addfxp_18_1_1284                                        |     41|
|645   |            add98931                                          |addfxp_18_1_1285                                        |     41|
|646   |            add98968                                          |addfxp_18_1_1286                                        |      5|
|647   |            add98975                                          |addfxp_18_1_1287                                        |      5|
|648   |            add99010                                          |addfxp_18_1_1288                                        |     41|
|649   |            add99048                                          |addfxp_18_1_1289                                        |     23|
|650   |            add99104                                          |addfxp_18_1_1290                                        |     40|
|651   |            m88566                                            |multfix_alt_dsp_18_1291                                 |    236|
|652   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1316                 |    236|
|653   |            m88570                                            |multfix_alt_dsp_18_1292                                 |    385|
|654   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1315                 |    385|
|655   |            m88572                                            |multfix_alt_dsp_18_1293                                 |    337|
|656   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1314                 |    337|
|657   |            m88578                                            |multfix_alt_dsp_18_1294                                 |    236|
|658   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1313                 |    236|
|659   |            m88582                                            |multfix_alt_dsp_18_1295                                 |    236|
|660   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1312                 |    236|
|661   |            m88584                                            |multfix_alt_dsp_18_1296                                 |    385|
|662   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1311                 |    385|
|663   |            m88586                                            |multfix_alt_dsp_18_1297                                 |    337|
|664   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1310                 |    337|
|665   |            sub98218                                          |subfxp_18_1_1298                                        |     23|
|666   |            sub98396                                          |subfxp_18_1_1299                                        |     18|
|667   |            sub98403                                          |subfxp_18_1_1300                                        |     18|
|668   |            sub98424                                          |subfxp_18_1_1301                                        |     41|
|669   |            sub98454                                          |subfxp_18_1_1302                                        |     23|
|670   |            sub98496                                          |subfxp_18_1_1303                                        |     40|
|671   |            sub98747                                          |subfxp_18_1_1304                                        |     23|
|672   |            sub98789                                          |subfxp_18_1_1305                                        |     41|
|673   |            sub98982                                          |subfxp_18_1_1306                                        |     18|
|674   |            sub98989                                          |subfxp_18_1_1307                                        |     18|
|675   |            sub99041                                          |subfxp_18_1_1308                                        |     23|
|676   |            sub99083                                          |subfxp_18_1_1309                                        |     40|
|677   |          codeBlock99168_18_inst                              |codeBlock99168_18_1241                                  |   1117|
|678   |            add99180                                          |addfxp_18_1_1242                                        |     77|
|679   |            add99240                                          |addfxp_18_1_1243                                        |     41|
|680   |            add99255                                          |addfxp_18_1_1244                                        |     41|
|681   |            add99292                                          |addfxp_18_1_1245                                        |     19|
|682   |            add99388                                          |addfxp_18_1_1246                                        |     77|
|683   |            add99448                                          |addfxp_18_1_1247                                        |     41|
|684   |            add99463                                          |addfxp_18_1_1248                                        |     41|
|685   |            add99500                                          |addfxp_18_1_1249                                        |     19|
|686   |            add99596                                          |addfxp_18_1_1250                                        |     77|
|687   |            add99656                                          |addfxp_18_1_1251                                        |     41|
|688   |            add99671                                          |addfxp_18_1_1252                                        |     41|
|689   |            add99708                                          |addfxp_18_1_1253                                        |     19|
|690   |            add99804                                          |addfxp_18_1_1254                                        |     77|
|691   |            add99864                                          |addfxp_18_1_1255                                        |     42|
|692   |            add99879                                          |addfxp_18_1_1256                                        |     41|
|693   |            add99916                                          |addfxp_18_1_1257                                        |     19|
|694   |            sub99336                                          |subfxp_18_1_1259                                        |     19|
|695   |            sub99544                                          |subfxp_18_1_1260                                        |     19|
|696   |            sub99752                                          |subfxp_18_1_1261                                        |     19|
|697   |            sub99960                                          |subfxp_18_1_1262                                        |     19|
|698   |            shiftRegFIFO_2_1_inst                             |shiftRegFIFO_2_1_1258                                   |      3|
|699   |        shift_register_group_18_16_1_inst_imag_0              |shift_register_group_18_16_1_1207                       |    252|
|700   |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_1226                           |     18|
|701   |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_1227                           |     18|
|702   |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_1228                           |     18|
|703   |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_1229                           |     18|
|704   |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_1230                           |     18|
|705   |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_1231                           |     18|
|706   |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_1232                           |     18|
|707   |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_1233                           |     18|
|708   |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_1234                           |     18|
|709   |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_1235                           |     18|
|710   |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_1236                           |     18|
|711   |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_1237                           |     18|
|712   |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_1238                           |     18|
|713   |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_1239                           |     18|
|714   |        shift_register_group_18_16_1_inst_real_0              |shift_register_group_18_16_1_1208                       |    288|
|715   |          shift_register_unit_18_1_inst_0                     |shift_register_unit_18_1_1210                           |     18|
|716   |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_1211                           |     18|
|717   |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_1212                           |     18|
|718   |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_1213                           |     18|
|719   |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_1214                           |     18|
|720   |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_1215                           |     18|
|721   |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_1216                           |     18|
|722   |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_1217                           |     18|
|723   |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_1218                           |     18|
|724   |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_1219                           |     18|
|725   |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_1220                           |     18|
|726   |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_1221                           |     18|
|727   |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_1222                           |     18|
|728   |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_1223                           |     18|
|729   |          shift_register_unit_18_1_inst_8                     |shift_register_unit_18_1_1224                           |     18|
|730   |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_1225                           |     18|
|731   |        sum_complex_vector_unit_18_18_16_42_inst_0            |sum_complex_vector_unit_18_18_16_42_1209                |   1273|
|732   |    output_gate_mult                                          |matrix_times_two_vectors_18_10_1_672_16_1_964           |  15293|
|733   |      multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42_inst |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42      |  15293|
|734   |        c_matrix_vec_mult_core_18_10_16_1_1_inst              |c_matrix_vec_mult_core_18_10_16_1_1_965                 |   7916|
|735   |          dft_16_top_18_inst                                  |dft_16_top_18_1076                                      |   3864|
|736   |            codeBlock88206_18_inst                            |codeBlock88206_18_1132                                  |   2548|
|737   |              add88218                                        |addfxp_18_1_1161                                        |     18|
|738   |              add88278                                        |addfxp_18_1_1162                                        |     18|
|739   |              add88330                                        |addfxp_18_1_1163                                        |     41|
|740   |              add88374                                        |addfxp_18_1_1164                                        |     18|
|741   |              add88426                                        |addfxp_18_1_1165                                        |     18|
|742   |              add88486                                        |addfxp_18_1_1166                                        |     18|
|743   |              add88538                                        |addfxp_18_1_1167                                        |     23|
|744   |              add88580                                        |addfxp_18_1_1168                                        |     40|
|745   |              add88610                                        |addfxp_18_1_1169                                        |    106|
|746   |              add88652                                        |addfxp_18_1_1170                                        |     40|
|747   |              add88746                                        |addfxp_18_1_1171                                        |     18|
|748   |              add88806                                        |addfxp_18_1_1172                                        |     18|
|749   |              add88858                                        |addfxp_18_1_1173                                        |     41|
|750   |              add88903                                        |addfxp_18_1_1174                                        |     38|
|751   |              add88945                                        |addfxp_18_1_1175                                        |     41|
|752   |              add89012                                        |addfxp_18_1_1176                                        |     18|
|753   |              add89072                                        |addfxp_18_1_1177                                        |     18|
|754   |              add89124                                        |addfxp_18_1_1178                                        |     23|
|755   |              add89197                                        |addfxp_18_1_1179                                        |    106|
|756   |              add89239                                        |addfxp_18_1_1180                                        |     40|
|757   |              m88566                                          |multfix_alt_dsp_18_1181                                 |     92|
|758   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1203                 |     92|
|759   |              m88570                                          |multfix_alt_dsp_18_1182                                 |    211|
|760   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1202                 |    211|
|761   |              m88572                                          |multfix_alt_dsp_18_1183                                 |    178|
|762   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1201                 |    178|
|763   |              m88578                                          |multfix_alt_dsp_18_1184                                 |    184|
|764   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1200                 |    184|
|765   |              m88582                                          |multfix_alt_dsp_18_1185                                 |    115|
|766   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1199                 |    115|
|767   |              m88584                                          |multfix_alt_dsp_18_1186                                 |    178|
|768   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1198                 |    178|
|769   |              m88586                                          |multfix_alt_dsp_18_1187                                 |    211|
|770   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_1197                 |    211|
|771   |              sub88381                                        |subfxp_18_1_1188                                        |     18|
|772   |              sub88552                                        |subfxp_18_1_1189                                        |     38|
|773   |              sub88617                                        |subfxp_18_1_1190                                        |    106|
|774   |              sub88673                                        |subfxp_18_1_1191                                        |     40|
|775   |              sub88910                                        |subfxp_18_1_1192                                        |     38|
|776   |              sub89138                                        |subfxp_18_1_1193                                        |     38|
|777   |              sub89166                                        |subfxp_18_1_1194                                        |     40|
|778   |              sub89204                                        |subfxp_18_1_1195                                        |    106|
|779   |              sub89260                                        |subfxp_18_1_1196                                        |     40|
|780   |            codeBlock89324_18_inst                            |codeBlock89324_18_1133                                  |   1316|
|781   |              add89336                                        |addfxp_18_1_1134                                        |     46|
|782   |              add89396                                        |addfxp_18_1_1135                                        |     41|
|783   |              add89448                                        |addfxp_18_1_1136                                        |     35|
|784   |              add89492                                        |addfxp_18_1_1137                                        |     17|
|785   |              add89544                                        |addfxp_18_1_1138                                        |     77|
|786   |              add89559                                        |addfxp_18_1_1139                                        |     77|
|787   |              add89604                                        |addfxp_18_1_1140                                        |     41|
|788   |              add89619                                        |addfxp_18_1_1141                                        |     41|
|789   |              add89656                                        |addfxp_18_1_1142                                        |     22|
|790   |              add89663                                        |addfxp_18_1_1143                                        |     23|
|791   |              add89700                                        |addfxp_18_1_1144                                        |     22|
|792   |              add89752                                        |addfxp_18_1_1145                                        |     54|
|793   |              add89767                                        |addfxp_18_1_1146                                        |     54|
|794   |              add89812                                        |addfxp_18_1_1147                                        |     41|
|795   |              add89827                                        |addfxp_18_1_1148                                        |     41|
|796   |              add89864                                        |addfxp_18_1_1149                                        |     22|
|797   |              add89871                                        |addfxp_18_1_1150                                        |     23|
|798   |              add89908                                        |addfxp_18_1_1151                                        |     22|
|799   |              add89960                                        |addfxp_18_1_1152                                        |     60|
|800   |              add89975                                        |addfxp_18_1_1153                                        |     59|
|801   |              add90020                                        |addfxp_18_1_1154                                        |     41|
|802   |              add90035                                        |addfxp_18_1_1155                                        |     42|
|803   |              add90072                                        |addfxp_18_1_1156                                        |     22|
|804   |              add90079                                        |addfxp_18_1_1157                                        |     23|
|805   |              sub89499                                        |subfxp_18_1_1158                                        |     18|
|806   |              sub89707                                        |subfxp_18_1_1159                                        |     23|
|807   |              sub89915                                        |subfxp_18_1_1160                                        |     23|
|808   |          elementwise_add_core_18_18_9_inst_0                 |elementwise_add_core_18_18_9_1077                       |    693|
|809   |          elementwise_mult_core_18_1810_9_1_inst_0_imag_imag  |elementwise_mult_core_18_1810_9_1_1078                  |    570|
|810   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_1119                 |      1|
|811   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_1120                 |      2|
|812   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_1121                 |      2|
|813   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_1122                 |     16|
|814   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_1123                 |     15|
|815   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_1124                           |     79|
|816   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_1125                           |     79|
|817   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_1126                           |     79|
|818   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_1127                           |     79|
|819   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_1128                           |     79|
|820   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_1129                           |     79|
|821   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_1130                           |     30|
|822   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_1131                           |     30|
|823   |          elementwise_mult_core_18_1810_9_1_inst_0_imag_real  |elementwise_mult_core_18_1810_9_1_1079                  |    525|
|824   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_1108                 |      1|
|825   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_1109                 |      2|
|826   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_1110                 |      2|
|827   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_1111                 |     16|
|828   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_1112                           |     79|
|829   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_1113                           |     79|
|830   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_1114                           |     79|
|831   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_1115                           |     79|
|832   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_1116                           |     79|
|833   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_1117                           |     79|
|834   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_1118                           |     30|
|835   |          elementwise_mult_core_18_1810_9_1_inst_0_real_imag  |elementwise_mult_core_18_1810_9_1_1080                  |    525|
|836   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_1097                 |      1|
|837   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_1098                 |      2|
|838   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_1099                 |      2|
|839   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_1100                 |     16|
|840   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_1101                           |     79|
|841   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_1102                           |     79|
|842   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_1103                           |     79|
|843   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_1104                           |     79|
|844   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_1105                           |     79|
|845   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_1106                           |     79|
|846   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_1107                           |     30|
|847   |          elementwise_mult_core_18_1810_9_1_inst_0_real_real  |elementwise_mult_core_18_1810_9_1_1081                  |    650|
|848   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_1083                 |      2|
|849   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_1084                 |      2|
|850   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_1085                 |      2|
|851   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_1086                 |     16|
|852   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_1087                 |     15|
|853   |            fp_rounding_unit_1_37_10_inst0                    |fp_rounding_unit_1_37_10_1088                           |     79|
|854   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_1089                           |     79|
|855   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_1090                           |     79|
|856   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_1091                           |     79|
|857   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_1092                           |     79|
|858   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_1093                           |     79|
|859   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_1094                           |     79|
|860   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_1095                           |     30|
|861   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_1096                           |     30|
|862   |          elementwise_sub_core_18_18_9_inst_0                 |elementwise_sub_core_18_18_9_1082                       |    675|
|863   |        idft_16_top_18_inst_0                                 |idft_16_top_18_966                                      |   5567|
|864   |          codeBlock98050_18_inst                              |codeBlock98050_18_999                                   |   4414|
|865   |            add98062                                          |addfxp_18_1_1022                                        |     77|
|866   |            add98122                                          |addfxp_18_1_1023                                        |     41|
|867   |            add98137                                          |addfxp_18_1_1024                                        |     41|
|868   |            add98174                                          |addfxp_18_1_1025                                        |     23|
|869   |            add98270                                          |addfxp_18_1_1026                                        |     77|
|870   |            add98285                                          |addfxp_18_1_1027                                        |     77|
|871   |            add98330                                          |addfxp_18_1_1028                                        |     41|
|872   |            add98345                                          |addfxp_18_1_1029                                        |     41|
|873   |            add98382                                          |addfxp_18_1_1030                                        |      5|
|874   |            add98389                                          |addfxp_18_1_1031                                        |      5|
|875   |            add98461                                          |addfxp_18_1_1032                                        |     23|
|876   |            add98517                                          |addfxp_18_1_1033                                        |     40|
|877   |            add98590                                          |addfxp_18_1_1034                                        |     77|
|878   |            add98605                                          |addfxp_18_1_1035                                        |     77|
|879   |            add98650                                          |addfxp_18_1_1036                                        |     41|
|880   |            add98665                                          |addfxp_18_1_1037                                        |     41|
|881   |            add98702                                          |addfxp_18_1_1038                                        |     23|
|882   |            add98709                                          |addfxp_18_1_1039                                        |     23|
|883   |            add98754                                          |addfxp_18_1_1040                                        |     23|
|884   |            add98856                                          |addfxp_18_1_1041                                        |     77|
|885   |            add98871                                          |addfxp_18_1_1042                                        |     77|
|886   |            add98916                                          |addfxp_18_1_1043                                        |     41|
|887   |            add98931                                          |addfxp_18_1_1044                                        |     41|
|888   |            add98968                                          |addfxp_18_1_1045                                        |      5|
|889   |            add98975                                          |addfxp_18_1_1046                                        |      5|
|890   |            add99010                                          |addfxp_18_1_1047                                        |     41|
|891   |            add99048                                          |addfxp_18_1_1048                                        |     23|
|892   |            add99104                                          |addfxp_18_1_1049                                        |     40|
|893   |            m88566                                            |multfix_alt_dsp_18_1050                                 |    236|
|894   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1075                 |    236|
|895   |            m88570                                            |multfix_alt_dsp_18_1051                                 |    385|
|896   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1074                 |    385|
|897   |            m88572                                            |multfix_alt_dsp_18_1052                                 |    337|
|898   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1073                 |    337|
|899   |            m88578                                            |multfix_alt_dsp_18_1053                                 |    236|
|900   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1072                 |    236|
|901   |            m88582                                            |multfix_alt_dsp_18_1054                                 |    236|
|902   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1071                 |    236|
|903   |            m88584                                            |multfix_alt_dsp_18_1055                                 |    385|
|904   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1070                 |    385|
|905   |            m88586                                            |multfix_alt_dsp_18_1056                                 |    337|
|906   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1069                 |    337|
|907   |            sub98218                                          |subfxp_18_1_1057                                        |     23|
|908   |            sub98396                                          |subfxp_18_1_1058                                        |     18|
|909   |            sub98403                                          |subfxp_18_1_1059                                        |     18|
|910   |            sub98424                                          |subfxp_18_1_1060                                        |     41|
|911   |            sub98454                                          |subfxp_18_1_1061                                        |     23|
|912   |            sub98496                                          |subfxp_18_1_1062                                        |     40|
|913   |            sub98747                                          |subfxp_18_1_1063                                        |     23|
|914   |            sub98789                                          |subfxp_18_1_1064                                        |     41|
|915   |            sub98982                                          |subfxp_18_1_1065                                        |     18|
|916   |            sub98989                                          |subfxp_18_1_1066                                        |     18|
|917   |            sub99041                                          |subfxp_18_1_1067                                        |     23|
|918   |            sub99083                                          |subfxp_18_1_1068                                        |     40|
|919   |          codeBlock99168_18_inst                              |codeBlock99168_18_1000                                  |   1117|
|920   |            add99180                                          |addfxp_18_1_1001                                        |     77|
|921   |            add99240                                          |addfxp_18_1_1002                                        |     41|
|922   |            add99255                                          |addfxp_18_1_1003                                        |     41|
|923   |            add99292                                          |addfxp_18_1_1004                                        |     19|
|924   |            add99388                                          |addfxp_18_1_1005                                        |     77|
|925   |            add99448                                          |addfxp_18_1_1006                                        |     41|
|926   |            add99463                                          |addfxp_18_1_1007                                        |     41|
|927   |            add99500                                          |addfxp_18_1_1008                                        |     19|
|928   |            add99596                                          |addfxp_18_1_1009                                        |     77|
|929   |            add99656                                          |addfxp_18_1_1010                                        |     41|
|930   |            add99671                                          |addfxp_18_1_1011                                        |     41|
|931   |            add99708                                          |addfxp_18_1_1012                                        |     19|
|932   |            add99804                                          |addfxp_18_1_1013                                        |     77|
|933   |            add99864                                          |addfxp_18_1_1014                                        |     42|
|934   |            add99879                                          |addfxp_18_1_1015                                        |     41|
|935   |            add99916                                          |addfxp_18_1_1016                                        |     19|
|936   |            sub99336                                          |subfxp_18_1_1018                                        |     19|
|937   |            sub99544                                          |subfxp_18_1_1019                                        |     19|
|938   |            sub99752                                          |subfxp_18_1_1020                                        |     19|
|939   |            sub99960                                          |subfxp_18_1_1021                                        |     19|
|940   |            shiftRegFIFO_2_1_inst                             |shiftRegFIFO_2_1_1017                                   |      3|
|941   |        shift_register_group_18_16_1_inst_imag_0              |shift_register_group_18_16_1_967                        |    252|
|942   |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_985                            |     18|
|943   |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_986                            |     18|
|944   |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_987                            |     18|
|945   |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_988                            |     18|
|946   |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_989                            |     18|
|947   |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_990                            |     18|
|948   |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_991                            |     18|
|949   |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_992                            |     18|
|950   |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_993                            |     18|
|951   |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_994                            |     18|
|952   |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_995                            |     18|
|953   |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_996                            |     18|
|954   |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_997                            |     18|
|955   |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_998                            |     18|
|956   |        shift_register_group_18_16_1_inst_real_0              |shift_register_group_18_16_1_968                        |    288|
|957   |          shift_register_unit_18_1_inst_0                     |shift_register_unit_18_1_969                            |     18|
|958   |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_970                            |     18|
|959   |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_971                            |     18|
|960   |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_972                            |     18|
|961   |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_973                            |     18|
|962   |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_974                            |     18|
|963   |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_975                            |     18|
|964   |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_976                            |     18|
|965   |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_977                            |     18|
|966   |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_978                            |     18|
|967   |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_979                            |     18|
|968   |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_980                            |     18|
|969   |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_981                            |     18|
|970   |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_982                            |     18|
|971   |          shift_register_unit_18_1_inst_8                     |shift_register_unit_18_1_983                            |     18|
|972   |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_984                            |     18|
|973   |        sum_complex_vector_unit_18_18_16_42_inst_0            |sum_complex_vector_unit_18_18_16_42                     |   1268|
|974   |  C_LSTM_stage_2_18_10_16_1_inst                              |C_LSTM_stage_2_18_10_16_1                               |  67522|
|975   |    elementwise_add_core_18_18_16_inst                        |elementwise_add_core_18_18_16                           |   1296|
|976   |    elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult          |elementwise_mult_core_18_18_10_16_1                     |   2938|
|977   |      dsp_signed_mult_18x18_unit_18_18_1_inst0                |dsp_signed_mult_18x18_unit_18_18_1_938                  |      5|
|978   |      dsp_signed_mult_18x18_unit_18_18_1_inst10               |dsp_signed_mult_18x18_unit_18_18_1_939                  |      4|
|979   |      dsp_signed_mult_18x18_unit_18_18_1_inst12               |dsp_signed_mult_18x18_unit_18_18_1_940                  |      4|
|980   |      dsp_signed_mult_18x18_unit_18_18_1_inst14               |dsp_signed_mult_18x18_unit_18_18_1_941                  |      4|
|981   |      dsp_signed_mult_18x18_unit_18_18_1_inst2                |dsp_signed_mult_18x18_unit_18_18_1_942                  |      4|
|982   |      dsp_signed_mult_18x18_unit_18_18_1_inst4                |dsp_signed_mult_18x18_unit_18_18_1_943                  |      4|
|983   |      dsp_signed_mult_18x18_unit_18_18_1_inst6                |dsp_signed_mult_18x18_unit_18_18_1_944                  |    391|
|984   |      dsp_signed_mult_18x18_unit_18_18_1_inst8                |dsp_signed_mult_18x18_unit_18_18_1_945                  |    778|
|985   |      fp_rounding_unit_1_37_10_inst0                          |fp_rounding_unit_1_37_10_946                            |     83|
|986   |      fp_rounding_unit_1_37_10_inst1                          |fp_rounding_unit_1_37_10_947                            |     79|
|987   |      fp_rounding_unit_1_37_10_inst10                         |fp_rounding_unit_1_37_10_948                            |     79|
|988   |      fp_rounding_unit_1_37_10_inst11                         |fp_rounding_unit_1_37_10_949                            |     79|
|989   |      fp_rounding_unit_1_37_10_inst12                         |fp_rounding_unit_1_37_10_950                            |     79|
|990   |      fp_rounding_unit_1_37_10_inst13                         |fp_rounding_unit_1_37_10_951                            |     79|
|991   |      fp_rounding_unit_1_37_10_inst14                         |fp_rounding_unit_1_37_10_952                            |     79|
|992   |      fp_rounding_unit_1_37_10_inst15                         |fp_rounding_unit_1_37_10_953                            |     79|
|993   |      fp_rounding_unit_1_37_10_inst2                          |fp_rounding_unit_1_37_10_954                            |     79|
|994   |      fp_rounding_unit_1_37_10_inst3                          |fp_rounding_unit_1_37_10_955                            |     79|
|995   |      fp_rounding_unit_1_37_10_inst4                          |fp_rounding_unit_1_37_10_956                            |     79|
|996   |      fp_rounding_unit_1_37_10_inst5                          |fp_rounding_unit_1_37_10_957                            |     79|
|997   |      fp_rounding_unit_1_37_10_inst6                          |fp_rounding_unit_1_37_10_958                            |     79|
|998   |      fp_rounding_unit_1_37_10_inst7                          |fp_rounding_unit_1_37_10_959                            |     79|
|999   |      fp_rounding_unit_1_37_10_inst8                          |fp_rounding_unit_1_37_10_960                            |     79|
|1000  |      fp_rounding_unit_1_37_10_inst9                          |fp_rounding_unit_1_37_10_961                            |     79|
|1001  |    elementwise_mult_core_18_18_10_16_1_it_gt_mult            |elementwise_mult_core_18_18_10_16_1_301                 |   2933|
|1002  |      dsp_signed_mult_18x18_unit_18_18_1_inst0                |dsp_signed_mult_18x18_unit_18_18_1_914                  |      4|
|1003  |      dsp_signed_mult_18x18_unit_18_18_1_inst10               |dsp_signed_mult_18x18_unit_18_18_1_915                  |      4|
|1004  |      dsp_signed_mult_18x18_unit_18_18_1_inst12               |dsp_signed_mult_18x18_unit_18_18_1_916                  |      4|
|1005  |      dsp_signed_mult_18x18_unit_18_18_1_inst14               |dsp_signed_mult_18x18_unit_18_18_1_917                  |      4|
|1006  |      dsp_signed_mult_18x18_unit_18_18_1_inst2                |dsp_signed_mult_18x18_unit_18_18_1_918                  |      4|
|1007  |      dsp_signed_mult_18x18_unit_18_18_1_inst4                |dsp_signed_mult_18x18_unit_18_18_1_919                  |      4|
|1008  |      dsp_signed_mult_18x18_unit_18_18_1_inst6                |dsp_signed_mult_18x18_unit_18_18_1_920                  |    391|
|1009  |      dsp_signed_mult_18x18_unit_18_18_1_inst8                |dsp_signed_mult_18x18_unit_18_18_1_921                  |    778|
|1010  |      fp_rounding_unit_1_37_10_inst0                          |fp_rounding_unit_1_37_10_922                            |     79|
|1011  |      fp_rounding_unit_1_37_10_inst1                          |fp_rounding_unit_1_37_10_923                            |     79|
|1012  |      fp_rounding_unit_1_37_10_inst10                         |fp_rounding_unit_1_37_10_924                            |     79|
|1013  |      fp_rounding_unit_1_37_10_inst11                         |fp_rounding_unit_1_37_10_925                            |     79|
|1014  |      fp_rounding_unit_1_37_10_inst12                         |fp_rounding_unit_1_37_10_926                            |     79|
|1015  |      fp_rounding_unit_1_37_10_inst13                         |fp_rounding_unit_1_37_10_927                            |     79|
|1016  |      fp_rounding_unit_1_37_10_inst14                         |fp_rounding_unit_1_37_10_928                            |     79|
|1017  |      fp_rounding_unit_1_37_10_inst15                         |fp_rounding_unit_1_37_10_929                            |     79|
|1018  |      fp_rounding_unit_1_37_10_inst2                          |fp_rounding_unit_1_37_10_930                            |     79|
|1019  |      fp_rounding_unit_1_37_10_inst3                          |fp_rounding_unit_1_37_10_931                            |     79|
|1020  |      fp_rounding_unit_1_37_10_inst4                          |fp_rounding_unit_1_37_10_932                            |     79|
|1021  |      fp_rounding_unit_1_37_10_inst5                          |fp_rounding_unit_1_37_10_933                            |     79|
|1022  |      fp_rounding_unit_1_37_10_inst6                          |fp_rounding_unit_1_37_10_934                            |     79|
|1023  |      fp_rounding_unit_1_37_10_inst7                          |fp_rounding_unit_1_37_10_935                            |     79|
|1024  |      fp_rounding_unit_1_37_10_inst8                          |fp_rounding_unit_1_37_10_936                            |     79|
|1025  |      fp_rounding_unit_1_37_10_inst9                          |fp_rounding_unit_1_37_10_937                            |     79|
|1026  |    elementwise_mult_core_18_18_10_16_1_ot_tanh_mult          |elementwise_mult_core_18_18_10_16_1_302                 |   2937|
|1027  |      dsp_signed_mult_18x18_unit_18_18_1_inst0                |dsp_signed_mult_18x18_unit_18_18_1_890                  |      4|
|1028  |      dsp_signed_mult_18x18_unit_18_18_1_inst10               |dsp_signed_mult_18x18_unit_18_18_1_891                  |      4|
|1029  |      dsp_signed_mult_18x18_unit_18_18_1_inst12               |dsp_signed_mult_18x18_unit_18_18_1_892                  |      4|
|1030  |      dsp_signed_mult_18x18_unit_18_18_1_inst14               |dsp_signed_mult_18x18_unit_18_18_1_893                  |      4|
|1031  |      dsp_signed_mult_18x18_unit_18_18_1_inst2                |dsp_signed_mult_18x18_unit_18_18_1_894                  |      4|
|1032  |      dsp_signed_mult_18x18_unit_18_18_1_inst4                |dsp_signed_mult_18x18_unit_18_18_1_895                  |      4|
|1033  |      dsp_signed_mult_18x18_unit_18_18_1_inst6                |dsp_signed_mult_18x18_unit_18_18_1_896                  |    391|
|1034  |      dsp_signed_mult_18x18_unit_18_18_1_inst8                |dsp_signed_mult_18x18_unit_18_18_1_897                  |    778|
|1035  |      fp_rounding_unit_1_37_10_inst0                          |fp_rounding_unit_1_37_10_898                            |     82|
|1036  |      fp_rounding_unit_1_37_10_inst1                          |fp_rounding_unit_1_37_10_899                            |     79|
|1037  |      fp_rounding_unit_1_37_10_inst10                         |fp_rounding_unit_1_37_10_900                            |     79|
|1038  |      fp_rounding_unit_1_37_10_inst11                         |fp_rounding_unit_1_37_10_901                            |     79|
|1039  |      fp_rounding_unit_1_37_10_inst12                         |fp_rounding_unit_1_37_10_902                            |     79|
|1040  |      fp_rounding_unit_1_37_10_inst13                         |fp_rounding_unit_1_37_10_903                            |     79|
|1041  |      fp_rounding_unit_1_37_10_inst14                         |fp_rounding_unit_1_37_10_904                            |     79|
|1042  |      fp_rounding_unit_1_37_10_inst15                         |fp_rounding_unit_1_37_10_905                            |     79|
|1043  |      fp_rounding_unit_1_37_10_inst2                          |fp_rounding_unit_1_37_10_906                            |     79|
|1044  |      fp_rounding_unit_1_37_10_inst3                          |fp_rounding_unit_1_37_10_907                            |     79|
|1045  |      fp_rounding_unit_1_37_10_inst4                          |fp_rounding_unit_1_37_10_908                            |     79|
|1046  |      fp_rounding_unit_1_37_10_inst5                          |fp_rounding_unit_1_37_10_909                            |     79|
|1047  |      fp_rounding_unit_1_37_10_inst6                          |fp_rounding_unit_1_37_10_910                            |     79|
|1048  |      fp_rounding_unit_1_37_10_inst7                          |fp_rounding_unit_1_37_10_911                            |     79|
|1049  |      fp_rounding_unit_1_37_10_inst8                          |fp_rounding_unit_1_37_10_912                            |     79|
|1050  |      fp_rounding_unit_1_37_10_inst9                          |fp_rounding_unit_1_37_10_913                            |     79|
|1051  |    lstm_gate_18_10_16_1_forget                               |lstm_gate_18_10_16_1                                    |  11518|
|1052  |      elementwise_add_core_18_18_16_add_1                     |elementwise_add_core_18_18_16_766                       |    176|
|1053  |      elementwise_add_core_18_18_16_add_2                     |elementwise_add_core_18_18_16_767                       |   1204|
|1054  |      elementwise_mult_core_18_18_10_16_1_mult                |elementwise_mult_core_18_18_10_16_1_768                 |   1176|
|1055  |        dsp_signed_mult_18x18_unit_18_18_1_inst0              |dsp_signed_mult_18x18_unit_18_18_1_866                  |      2|
|1056  |        dsp_signed_mult_18x18_unit_18_18_1_inst10             |dsp_signed_mult_18x18_unit_18_18_1_867                  |      2|
|1057  |        dsp_signed_mult_18x18_unit_18_18_1_inst12             |dsp_signed_mult_18x18_unit_18_18_1_868                  |      2|
|1058  |        dsp_signed_mult_18x18_unit_18_18_1_inst14             |dsp_signed_mult_18x18_unit_18_18_1_869                  |      2|
|1059  |        dsp_signed_mult_18x18_unit_18_18_1_inst2              |dsp_signed_mult_18x18_unit_18_18_1_870                  |      2|
|1060  |        dsp_signed_mult_18x18_unit_18_18_1_inst4              |dsp_signed_mult_18x18_unit_18_18_1_871                  |      2|
|1061  |        dsp_signed_mult_18x18_unit_18_18_1_inst6              |dsp_signed_mult_18x18_unit_18_18_1_872                  |     16|
|1062  |        dsp_signed_mult_18x18_unit_18_18_1_inst8              |dsp_signed_mult_18x18_unit_18_18_1_873                  |     30|
|1063  |        fp_rounding_unit_1_37_10_inst0                        |fp_rounding_unit_1_37_10_874                            |     80|
|1064  |        fp_rounding_unit_1_37_10_inst1                        |fp_rounding_unit_1_37_10_875                            |     79|
|1065  |        fp_rounding_unit_1_37_10_inst10                       |fp_rounding_unit_1_37_10_876                            |     79|
|1066  |        fp_rounding_unit_1_37_10_inst11                       |fp_rounding_unit_1_37_10_877                            |     79|
|1067  |        fp_rounding_unit_1_37_10_inst12                       |fp_rounding_unit_1_37_10_878                            |     79|
|1068  |        fp_rounding_unit_1_37_10_inst13                       |fp_rounding_unit_1_37_10_879                            |     79|
|1069  |        fp_rounding_unit_1_37_10_inst14                       |fp_rounding_unit_1_37_10_880                            |     79|
|1070  |        fp_rounding_unit_1_37_10_inst15                       |fp_rounding_unit_1_37_10_881                            |     79|
|1071  |        fp_rounding_unit_1_37_10_inst2                        |fp_rounding_unit_1_37_10_882                            |     79|
|1072  |        fp_rounding_unit_1_37_10_inst3                        |fp_rounding_unit_1_37_10_883                            |     79|
|1073  |        fp_rounding_unit_1_37_10_inst4                        |fp_rounding_unit_1_37_10_884                            |     79|
|1074  |        fp_rounding_unit_1_37_10_inst5                        |fp_rounding_unit_1_37_10_885                            |     79|
|1075  |        fp_rounding_unit_1_37_10_inst6                        |fp_rounding_unit_1_37_10_886                            |     79|
|1076  |        fp_rounding_unit_1_37_10_inst7                        |fp_rounding_unit_1_37_10_887                            |     30|
|1077  |        fp_rounding_unit_1_37_10_inst8                        |fp_rounding_unit_1_37_10_888                            |     30|
|1078  |        fp_rounding_unit_1_37_10_inst9                        |fp_rounding_unit_1_37_10_889                            |     30|
|1079  |      shift_register_group_18_16_10_Ct                        |shift_register_group_18_16_10_769                       |    816|
|1080  |        shift_register_unit_18_18_inst_0                      |shift_register_unit_18_18_850                           |     51|
|1081  |        shift_register_unit_18_18_inst_1                      |shift_register_unit_18_18_851                           |     51|
|1082  |        shift_register_unit_18_18_inst_10                     |shift_register_unit_18_18_852                           |     51|
|1083  |        shift_register_unit_18_18_inst_11                     |shift_register_unit_18_18_853                           |     51|
|1084  |        shift_register_unit_18_18_inst_12                     |shift_register_unit_18_18_854                           |     51|
|1085  |        shift_register_unit_18_18_inst_13                     |shift_register_unit_18_18_855                           |     51|
|1086  |        shift_register_unit_18_18_inst_14                     |shift_register_unit_18_18_856                           |     51|
|1087  |        shift_register_unit_18_18_inst_15                     |shift_register_unit_18_18_857                           |     51|
|1088  |        shift_register_unit_18_18_inst_2                      |shift_register_unit_18_18_858                           |     51|
|1089  |        shift_register_unit_18_18_inst_3                      |shift_register_unit_18_18_859                           |     51|
|1090  |        shift_register_unit_18_18_inst_4                      |shift_register_unit_18_18_860                           |     51|
|1091  |        shift_register_unit_18_18_inst_5                      |shift_register_unit_18_18_861                           |     51|
|1092  |        shift_register_unit_18_18_inst_6                      |shift_register_unit_18_18_862                           |     51|
|1093  |        shift_register_unit_18_18_inst_7                      |shift_register_unit_18_18_863                           |     51|
|1094  |        shift_register_unit_18_18_inst_8                      |shift_register_unit_18_18_864                           |     51|
|1095  |        shift_register_unit_18_18_inst_9                      |shift_register_unit_18_18_865                           |     51|
|1096  |      sigmoid_core_18_18_10_32_1_inst_0                       |sigmoid_core_18_18_10_32_1_770                          |    514|
|1097  |        abs_unit_18_inst                                      |abs_unit_18_846                                         |     60|
|1098  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_847                          |    347|
|1099  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_848                            |     80|
|1100  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_849                             |      4|
|1101  |      sigmoid_core_18_18_10_32_1_inst_1                       |sigmoid_core_18_18_10_32_1_771                          |    509|
|1102  |        abs_unit_18_inst                                      |abs_unit_18_842                                         |     60|
|1103  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_843                          |    347|
|1104  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_844                            |     77|
|1105  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_845                             |      4|
|1106  |      sigmoid_core_18_18_10_32_1_inst_10                      |sigmoid_core_18_18_10_32_1_772                          |    509|
|1107  |        abs_unit_18_inst                                      |abs_unit_18_838                                         |     60|
|1108  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_839                          |    282|
|1109  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_840                            |     77|
|1110  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_841                             |      4|
|1111  |      sigmoid_core_18_18_10_32_1_inst_11                      |sigmoid_core_18_18_10_32_1_773                          |    509|
|1112  |        abs_unit_18_inst                                      |abs_unit_18_834                                         |     60|
|1113  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_835                          |    347|
|1114  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_836                            |     77|
|1115  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_837                             |      4|
|1116  |      sigmoid_core_18_18_10_32_1_inst_12                      |sigmoid_core_18_18_10_32_1_774                          |    509|
|1117  |        abs_unit_18_inst                                      |abs_unit_18_830                                         |     60|
|1118  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_831                          |    347|
|1119  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_832                            |     77|
|1120  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_833                             |      4|
|1121  |      sigmoid_core_18_18_10_32_1_inst_13                      |sigmoid_core_18_18_10_32_1_775                          |    509|
|1122  |        abs_unit_18_inst                                      |abs_unit_18_826                                         |     60|
|1123  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_827                          |    347|
|1124  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_828                            |     77|
|1125  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_829                             |      4|
|1126  |      sigmoid_core_18_18_10_32_1_inst_14                      |sigmoid_core_18_18_10_32_1_776                          |    509|
|1127  |        abs_unit_18_inst                                      |abs_unit_18_822                                         |     60|
|1128  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_823                          |    347|
|1129  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_824                            |     77|
|1130  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_825                             |      4|
|1131  |      sigmoid_core_18_18_10_32_1_inst_15                      |sigmoid_core_18_18_10_32_1_777                          |    509|
|1132  |        abs_unit_18_inst                                      |abs_unit_18_818                                         |     60|
|1133  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_819                          |    347|
|1134  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_820                            |     77|
|1135  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_821                             |      4|
|1136  |      sigmoid_core_18_18_10_32_1_inst_2                       |sigmoid_core_18_18_10_32_1_778                          |    509|
|1137  |        abs_unit_18_inst                                      |abs_unit_18_814                                         |     60|
|1138  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_815                          |    347|
|1139  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_816                            |     77|
|1140  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_817                             |      4|
|1141  |      sigmoid_core_18_18_10_32_1_inst_3                       |sigmoid_core_18_18_10_32_1_779                          |    509|
|1142  |        abs_unit_18_inst                                      |abs_unit_18_810                                         |     60|
|1143  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_811                          |    347|
|1144  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_812                            |     77|
|1145  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_813                             |      4|
|1146  |      sigmoid_core_18_18_10_32_1_inst_4                       |sigmoid_core_18_18_10_32_1_780                          |    509|
|1147  |        abs_unit_18_inst                                      |abs_unit_18_806                                         |     60|
|1148  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_807                          |    347|
|1149  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_808                            |     77|
|1150  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_809                             |      4|
|1151  |      sigmoid_core_18_18_10_32_1_inst_5                       |sigmoid_core_18_18_10_32_1_781                          |    508|
|1152  |        abs_unit_18_inst                                      |abs_unit_18_802                                         |     60|
|1153  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_803                          |    282|
|1154  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_804                            |     77|
|1155  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_805                             |      4|
|1156  |      sigmoid_core_18_18_10_32_1_inst_6                       |sigmoid_core_18_18_10_32_1_782                          |    508|
|1157  |        abs_unit_18_inst                                      |abs_unit_18_798                                         |     60|
|1158  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_799                          |    282|
|1159  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_800                            |     77|
|1160  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_801                             |      4|
|1161  |      sigmoid_core_18_18_10_32_1_inst_7                       |sigmoid_core_18_18_10_32_1_783                          |    508|
|1162  |        abs_unit_18_inst                                      |abs_unit_18_794                                         |     60|
|1163  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_795                          |    282|
|1164  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_796                            |     60|
|1165  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_797                             |      4|
|1166  |      sigmoid_core_18_18_10_32_1_inst_8                       |sigmoid_core_18_18_10_32_1_784                          |    509|
|1167  |        abs_unit_18_inst                                      |abs_unit_18_790                                         |     60|
|1168  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_791                          |    347|
|1169  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_792                            |     60|
|1170  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_793                             |      4|
|1171  |      sigmoid_core_18_18_10_32_1_inst_9                       |sigmoid_core_18_18_10_32_1_785                          |    509|
|1172  |        abs_unit_18_inst                                      |abs_unit_18_786                                         |     60|
|1173  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_787                          |    347|
|1174  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_788                            |     60|
|1175  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_789                             |      4|
|1176  |    lstm_gate_18_10_16_1_input                                |lstm_gate_18_10_16_1_303                                |  11742|
|1177  |      elementwise_add_core_18_18_16_add_1                     |elementwise_add_core_18_18_16_642                       |    176|
|1178  |      elementwise_add_core_18_18_16_add_2                     |elementwise_add_core_18_18_16_643                       |   1200|
|1179  |      elementwise_mult_core_18_18_10_16_1_mult                |elementwise_mult_core_18_18_10_16_1_644                 |   1175|
|1180  |        dsp_signed_mult_18x18_unit_18_18_1_inst0              |dsp_signed_mult_18x18_unit_18_18_1_742                  |      2|
|1181  |        dsp_signed_mult_18x18_unit_18_18_1_inst10             |dsp_signed_mult_18x18_unit_18_18_1_743                  |      2|
|1182  |        dsp_signed_mult_18x18_unit_18_18_1_inst12             |dsp_signed_mult_18x18_unit_18_18_1_744                  |      2|
|1183  |        dsp_signed_mult_18x18_unit_18_18_1_inst14             |dsp_signed_mult_18x18_unit_18_18_1_745                  |      2|
|1184  |        dsp_signed_mult_18x18_unit_18_18_1_inst2              |dsp_signed_mult_18x18_unit_18_18_1_746                  |      2|
|1185  |        dsp_signed_mult_18x18_unit_18_18_1_inst4              |dsp_signed_mult_18x18_unit_18_18_1_747                  |      2|
|1186  |        dsp_signed_mult_18x18_unit_18_18_1_inst6              |dsp_signed_mult_18x18_unit_18_18_1_748                  |     16|
|1187  |        dsp_signed_mult_18x18_unit_18_18_1_inst8              |dsp_signed_mult_18x18_unit_18_18_1_749                  |     30|
|1188  |        fp_rounding_unit_1_37_10_inst0                        |fp_rounding_unit_1_37_10_750                            |     79|
|1189  |        fp_rounding_unit_1_37_10_inst1                        |fp_rounding_unit_1_37_10_751                            |     79|
|1190  |        fp_rounding_unit_1_37_10_inst10                       |fp_rounding_unit_1_37_10_752                            |     79|
|1191  |        fp_rounding_unit_1_37_10_inst11                       |fp_rounding_unit_1_37_10_753                            |     79|
|1192  |        fp_rounding_unit_1_37_10_inst12                       |fp_rounding_unit_1_37_10_754                            |     79|
|1193  |        fp_rounding_unit_1_37_10_inst13                       |fp_rounding_unit_1_37_10_755                            |     79|
|1194  |        fp_rounding_unit_1_37_10_inst14                       |fp_rounding_unit_1_37_10_756                            |     79|
|1195  |        fp_rounding_unit_1_37_10_inst15                       |fp_rounding_unit_1_37_10_757                            |     79|
|1196  |        fp_rounding_unit_1_37_10_inst2                        |fp_rounding_unit_1_37_10_758                            |     79|
|1197  |        fp_rounding_unit_1_37_10_inst3                        |fp_rounding_unit_1_37_10_759                            |     79|
|1198  |        fp_rounding_unit_1_37_10_inst4                        |fp_rounding_unit_1_37_10_760                            |     79|
|1199  |        fp_rounding_unit_1_37_10_inst5                        |fp_rounding_unit_1_37_10_761                            |     79|
|1200  |        fp_rounding_unit_1_37_10_inst6                        |fp_rounding_unit_1_37_10_762                            |     79|
|1201  |        fp_rounding_unit_1_37_10_inst7                        |fp_rounding_unit_1_37_10_763                            |     30|
|1202  |        fp_rounding_unit_1_37_10_inst8                        |fp_rounding_unit_1_37_10_764                            |     30|
|1203  |        fp_rounding_unit_1_37_10_inst9                        |fp_rounding_unit_1_37_10_765                            |     30|
|1204  |      shift_register_group_18_16_10_Ct                        |shift_register_group_18_16_10_645                       |    816|
|1205  |        shift_register_unit_18_18_inst_0                      |shift_register_unit_18_18_726                           |     51|
|1206  |        shift_register_unit_18_18_inst_1                      |shift_register_unit_18_18_727                           |     51|
|1207  |        shift_register_unit_18_18_inst_10                     |shift_register_unit_18_18_728                           |     51|
|1208  |        shift_register_unit_18_18_inst_11                     |shift_register_unit_18_18_729                           |     51|
|1209  |        shift_register_unit_18_18_inst_12                     |shift_register_unit_18_18_730                           |     51|
|1210  |        shift_register_unit_18_18_inst_13                     |shift_register_unit_18_18_731                           |     51|
|1211  |        shift_register_unit_18_18_inst_14                     |shift_register_unit_18_18_732                           |     51|
|1212  |        shift_register_unit_18_18_inst_15                     |shift_register_unit_18_18_733                           |     51|
|1213  |        shift_register_unit_18_18_inst_2                      |shift_register_unit_18_18_734                           |     51|
|1214  |        shift_register_unit_18_18_inst_3                      |shift_register_unit_18_18_735                           |     51|
|1215  |        shift_register_unit_18_18_inst_4                      |shift_register_unit_18_18_736                           |     51|
|1216  |        shift_register_unit_18_18_inst_5                      |shift_register_unit_18_18_737                           |     51|
|1217  |        shift_register_unit_18_18_inst_6                      |shift_register_unit_18_18_738                           |     51|
|1218  |        shift_register_unit_18_18_inst_7                      |shift_register_unit_18_18_739                           |     51|
|1219  |        shift_register_unit_18_18_inst_8                      |shift_register_unit_18_18_740                           |     51|
|1220  |        shift_register_unit_18_18_inst_9                      |shift_register_unit_18_18_741                           |     51|
|1221  |      sigmoid_core_18_18_10_32_1_inst_0                       |sigmoid_core_18_18_10_32_1_646                          |    527|
|1222  |        abs_unit_18_inst                                      |abs_unit_18_722                                         |     60|
|1223  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_723                          |    347|
|1224  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_724                            |     78|
|1225  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_725                             |      4|
|1226  |      sigmoid_core_18_18_10_32_1_inst_1                       |sigmoid_core_18_18_10_32_1_647                          |    527|
|1227  |        abs_unit_18_inst                                      |abs_unit_18_718                                         |     60|
|1228  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_719                          |    347|
|1229  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_720                            |     78|
|1230  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_721                             |      4|
|1231  |      sigmoid_core_18_18_10_32_1_inst_10                      |sigmoid_core_18_18_10_32_1_648                          |    527|
|1232  |        abs_unit_18_inst                                      |abs_unit_18_714                                         |     60|
|1233  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_715                          |    282|
|1234  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_716                            |     78|
|1235  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_717                             |      4|
|1236  |      sigmoid_core_18_18_10_32_1_inst_11                      |sigmoid_core_18_18_10_32_1_649                          |    527|
|1237  |        abs_unit_18_inst                                      |abs_unit_18_710                                         |     60|
|1238  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_711                          |    347|
|1239  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_712                            |     78|
|1240  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_713                             |      4|
|1241  |      sigmoid_core_18_18_10_32_1_inst_12                      |sigmoid_core_18_18_10_32_1_650                          |    527|
|1242  |        abs_unit_18_inst                                      |abs_unit_18_706                                         |     60|
|1243  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_707                          |    347|
|1244  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_708                            |     78|
|1245  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_709                             |      4|
|1246  |      sigmoid_core_18_18_10_32_1_inst_13                      |sigmoid_core_18_18_10_32_1_651                          |    527|
|1247  |        abs_unit_18_inst                                      |abs_unit_18_702                                         |     60|
|1248  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_703                          |    347|
|1249  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_704                            |     78|
|1250  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_705                             |      4|
|1251  |      sigmoid_core_18_18_10_32_1_inst_14                      |sigmoid_core_18_18_10_32_1_652                          |    527|
|1252  |        abs_unit_18_inst                                      |abs_unit_18_698                                         |     60|
|1253  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_699                          |    347|
|1254  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_700                            |     78|
|1255  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_701                             |      4|
|1256  |      sigmoid_core_18_18_10_32_1_inst_15                      |sigmoid_core_18_18_10_32_1_653                          |    527|
|1257  |        abs_unit_18_inst                                      |abs_unit_18_694                                         |     60|
|1258  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_695                          |    347|
|1259  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_696                            |     78|
|1260  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_697                             |      4|
|1261  |      sigmoid_core_18_18_10_32_1_inst_2                       |sigmoid_core_18_18_10_32_1_654                          |    527|
|1262  |        abs_unit_18_inst                                      |abs_unit_18_690                                         |     60|
|1263  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_691                          |    347|
|1264  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_692                            |     78|
|1265  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_693                             |      4|
|1266  |      sigmoid_core_18_18_10_32_1_inst_3                       |sigmoid_core_18_18_10_32_1_655                          |    527|
|1267  |        abs_unit_18_inst                                      |abs_unit_18_686                                         |     60|
|1268  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_687                          |    347|
|1269  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_688                            |     78|
|1270  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_689                             |      4|
|1271  |      sigmoid_core_18_18_10_32_1_inst_4                       |sigmoid_core_18_18_10_32_1_656                          |    527|
|1272  |        abs_unit_18_inst                                      |abs_unit_18_682                                         |     60|
|1273  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_683                          |    347|
|1274  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_684                            |     78|
|1275  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_685                             |      4|
|1276  |      sigmoid_core_18_18_10_32_1_inst_5                       |sigmoid_core_18_18_10_32_1_657                          |    526|
|1277  |        abs_unit_18_inst                                      |abs_unit_18_678                                         |     60|
|1278  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_679                          |    282|
|1279  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_680                            |     78|
|1280  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_681                             |      4|
|1281  |      sigmoid_core_18_18_10_32_1_inst_6                       |sigmoid_core_18_18_10_32_1_658                          |    526|
|1282  |        abs_unit_18_inst                                      |abs_unit_18_674                                         |     60|
|1283  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_675                          |    282|
|1284  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_676                            |     78|
|1285  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_677                             |      4|
|1286  |      sigmoid_core_18_18_10_32_1_inst_7                       |sigmoid_core_18_18_10_32_1_659                          |    508|
|1287  |        abs_unit_18_inst                                      |abs_unit_18_670                                         |     60|
|1288  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_671                          |    282|
|1289  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_672                            |     60|
|1290  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_673                             |      4|
|1291  |      sigmoid_core_18_18_10_32_1_inst_8                       |sigmoid_core_18_18_10_32_1_660                          |    509|
|1292  |        abs_unit_18_inst                                      |abs_unit_18_666                                         |     60|
|1293  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_667                          |    347|
|1294  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_668                            |     60|
|1295  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_669                             |      4|
|1296  |      sigmoid_core_18_18_10_32_1_inst_9                       |sigmoid_core_18_18_10_32_1_661                          |    509|
|1297  |        abs_unit_18_inst                                      |abs_unit_18_662                                         |     60|
|1298  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_663                          |    347|
|1299  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_664                            |     60|
|1300  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_665                             |      4|
|1301  |    lstm_gate_18_10_16_1_output                               |lstm_gate_18_10_16_1_304                                |  11222|
|1302  |      elementwise_add_core_18_18_16_add_1                     |elementwise_add_core_18_18_16_519                       |    176|
|1303  |      elementwise_add_core_18_18_16_add_2                     |elementwise_add_core_18_18_16_520                       |   1200|
|1304  |      elementwise_mult_core_18_18_10_16_1_mult                |elementwise_mult_core_18_18_10_16_1_521                 |   1175|
|1305  |        dsp_signed_mult_18x18_unit_18_18_1_inst0              |dsp_signed_mult_18x18_unit_18_18_1_618                  |      2|
|1306  |        dsp_signed_mult_18x18_unit_18_18_1_inst10             |dsp_signed_mult_18x18_unit_18_18_1_619                  |      2|
|1307  |        dsp_signed_mult_18x18_unit_18_18_1_inst12             |dsp_signed_mult_18x18_unit_18_18_1_620                  |      2|
|1308  |        dsp_signed_mult_18x18_unit_18_18_1_inst14             |dsp_signed_mult_18x18_unit_18_18_1_621                  |      2|
|1309  |        dsp_signed_mult_18x18_unit_18_18_1_inst2              |dsp_signed_mult_18x18_unit_18_18_1_622                  |      2|
|1310  |        dsp_signed_mult_18x18_unit_18_18_1_inst4              |dsp_signed_mult_18x18_unit_18_18_1_623                  |      2|
|1311  |        dsp_signed_mult_18x18_unit_18_18_1_inst6              |dsp_signed_mult_18x18_unit_18_18_1_624                  |     16|
|1312  |        dsp_signed_mult_18x18_unit_18_18_1_inst8              |dsp_signed_mult_18x18_unit_18_18_1_625                  |     30|
|1313  |        fp_rounding_unit_1_37_10_inst0                        |fp_rounding_unit_1_37_10_626                            |     79|
|1314  |        fp_rounding_unit_1_37_10_inst1                        |fp_rounding_unit_1_37_10_627                            |     79|
|1315  |        fp_rounding_unit_1_37_10_inst10                       |fp_rounding_unit_1_37_10_628                            |     79|
|1316  |        fp_rounding_unit_1_37_10_inst11                       |fp_rounding_unit_1_37_10_629                            |     79|
|1317  |        fp_rounding_unit_1_37_10_inst12                       |fp_rounding_unit_1_37_10_630                            |     79|
|1318  |        fp_rounding_unit_1_37_10_inst13                       |fp_rounding_unit_1_37_10_631                            |     79|
|1319  |        fp_rounding_unit_1_37_10_inst14                       |fp_rounding_unit_1_37_10_632                            |     79|
|1320  |        fp_rounding_unit_1_37_10_inst15                       |fp_rounding_unit_1_37_10_633                            |     79|
|1321  |        fp_rounding_unit_1_37_10_inst2                        |fp_rounding_unit_1_37_10_634                            |     79|
|1322  |        fp_rounding_unit_1_37_10_inst3                        |fp_rounding_unit_1_37_10_635                            |     79|
|1323  |        fp_rounding_unit_1_37_10_inst4                        |fp_rounding_unit_1_37_10_636                            |     79|
|1324  |        fp_rounding_unit_1_37_10_inst5                        |fp_rounding_unit_1_37_10_637                            |     79|
|1325  |        fp_rounding_unit_1_37_10_inst6                        |fp_rounding_unit_1_37_10_638                            |     79|
|1326  |        fp_rounding_unit_1_37_10_inst7                        |fp_rounding_unit_1_37_10_639                            |     30|
|1327  |        fp_rounding_unit_1_37_10_inst8                        |fp_rounding_unit_1_37_10_640                            |     30|
|1328  |        fp_rounding_unit_1_37_10_inst9                        |fp_rounding_unit_1_37_10_641                            |     30|
|1329  |      shift_register_group_18_16_10_Ct                        |shift_register_group_18_16_10                           |    816|
|1330  |        shift_register_unit_18_18_inst_0                      |shift_register_unit_18_18_602                           |     51|
|1331  |        shift_register_unit_18_18_inst_1                      |shift_register_unit_18_18_603                           |     51|
|1332  |        shift_register_unit_18_18_inst_10                     |shift_register_unit_18_18_604                           |     51|
|1333  |        shift_register_unit_18_18_inst_11                     |shift_register_unit_18_18_605                           |     51|
|1334  |        shift_register_unit_18_18_inst_12                     |shift_register_unit_18_18_606                           |     51|
|1335  |        shift_register_unit_18_18_inst_13                     |shift_register_unit_18_18_607                           |     51|
|1336  |        shift_register_unit_18_18_inst_14                     |shift_register_unit_18_18_608                           |     51|
|1337  |        shift_register_unit_18_18_inst_15                     |shift_register_unit_18_18_609                           |     51|
|1338  |        shift_register_unit_18_18_inst_2                      |shift_register_unit_18_18_610                           |     51|
|1339  |        shift_register_unit_18_18_inst_3                      |shift_register_unit_18_18_611                           |     51|
|1340  |        shift_register_unit_18_18_inst_4                      |shift_register_unit_18_18_612                           |     51|
|1341  |        shift_register_unit_18_18_inst_5                      |shift_register_unit_18_18_613                           |     51|
|1342  |        shift_register_unit_18_18_inst_6                      |shift_register_unit_18_18_614                           |     51|
|1343  |        shift_register_unit_18_18_inst_7                      |shift_register_unit_18_18_615                           |     51|
|1344  |        shift_register_unit_18_18_inst_8                      |shift_register_unit_18_18_616                           |     51|
|1345  |        shift_register_unit_18_18_inst_9                      |shift_register_unit_18_18_617                           |     51|
|1346  |      sigmoid_core_18_18_10_32_1_inst_0                       |sigmoid_core_18_18_10_32_1_522                          |    493|
|1347  |        abs_unit_18_inst                                      |abs_unit_18_598                                         |     60|
|1348  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_599                          |    347|
|1349  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_600                            |     61|
|1350  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_601                             |      4|
|1351  |      sigmoid_core_18_18_10_32_1_inst_1                       |sigmoid_core_18_18_10_32_1_523                          |    491|
|1352  |        abs_unit_18_inst                                      |abs_unit_18_594                                         |     60|
|1353  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_595                          |    347|
|1354  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_596                            |     60|
|1355  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_597                             |      4|
|1356  |      sigmoid_core_18_18_10_32_1_inst_10                      |sigmoid_core_18_18_10_32_1_524                          |    491|
|1357  |        abs_unit_18_inst                                      |abs_unit_18_590                                         |     60|
|1358  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_591                          |    282|
|1359  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_592                            |     60|
|1360  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_593                             |      4|
|1361  |      sigmoid_core_18_18_10_32_1_inst_11                      |sigmoid_core_18_18_10_32_1_525                          |    491|
|1362  |        abs_unit_18_inst                                      |abs_unit_18_586                                         |     60|
|1363  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_587                          |    347|
|1364  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_588                            |     60|
|1365  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_589                             |      4|
|1366  |      sigmoid_core_18_18_10_32_1_inst_12                      |sigmoid_core_18_18_10_32_1_526                          |    491|
|1367  |        abs_unit_18_inst                                      |abs_unit_18_582                                         |     60|
|1368  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_583                          |    347|
|1369  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_584                            |     60|
|1370  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_585                             |      4|
|1371  |      sigmoid_core_18_18_10_32_1_inst_13                      |sigmoid_core_18_18_10_32_1_527                          |    491|
|1372  |        abs_unit_18_inst                                      |abs_unit_18_578                                         |     60|
|1373  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_579                          |    347|
|1374  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_580                            |     60|
|1375  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_581                             |      4|
|1376  |      sigmoid_core_18_18_10_32_1_inst_14                      |sigmoid_core_18_18_10_32_1_528                          |    491|
|1377  |        abs_unit_18_inst                                      |abs_unit_18_574                                         |     60|
|1378  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_575                          |    347|
|1379  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_576                            |     60|
|1380  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_577                             |      4|
|1381  |      sigmoid_core_18_18_10_32_1_inst_15                      |sigmoid_core_18_18_10_32_1_529                          |    491|
|1382  |        abs_unit_18_inst                                      |abs_unit_18_570                                         |     60|
|1383  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_571                          |    347|
|1384  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_572                            |     60|
|1385  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_573                             |      4|
|1386  |      sigmoid_core_18_18_10_32_1_inst_2                       |sigmoid_core_18_18_10_32_1_530                          |    491|
|1387  |        abs_unit_18_inst                                      |abs_unit_18_566                                         |     60|
|1388  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_567                          |    347|
|1389  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_568                            |     60|
|1390  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_569                             |      4|
|1391  |      sigmoid_core_18_18_10_32_1_inst_3                       |sigmoid_core_18_18_10_32_1_531                          |    491|
|1392  |        abs_unit_18_inst                                      |abs_unit_18_562                                         |     60|
|1393  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_563                          |    347|
|1394  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_564                            |     60|
|1395  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_565                             |      4|
|1396  |      sigmoid_core_18_18_10_32_1_inst_4                       |sigmoid_core_18_18_10_32_1_532                          |    491|
|1397  |        abs_unit_18_inst                                      |abs_unit_18_558                                         |     60|
|1398  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_559                          |    347|
|1399  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_560                            |     60|
|1400  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_561                             |      4|
|1401  |      sigmoid_core_18_18_10_32_1_inst_5                       |sigmoid_core_18_18_10_32_1_533                          |    490|
|1402  |        abs_unit_18_inst                                      |abs_unit_18_554                                         |     60|
|1403  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_555                          |    282|
|1404  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_556                            |     60|
|1405  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_557                             |      4|
|1406  |      sigmoid_core_18_18_10_32_1_inst_6                       |sigmoid_core_18_18_10_32_1_534                          |    490|
|1407  |        abs_unit_18_inst                                      |abs_unit_18_550                                         |     60|
|1408  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_551                          |    282|
|1409  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_552                            |     60|
|1410  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_553                             |      4|
|1411  |      sigmoid_core_18_18_10_32_1_inst_7                       |sigmoid_core_18_18_10_32_1_535                          |    490|
|1412  |        abs_unit_18_inst                                      |abs_unit_18_546                                         |     60|
|1413  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_547                          |    282|
|1414  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_548                            |     60|
|1415  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_549                             |      4|
|1416  |      sigmoid_core_18_18_10_32_1_inst_8                       |sigmoid_core_18_18_10_32_1_536                          |    491|
|1417  |        abs_unit_18_inst                                      |abs_unit_18_542                                         |     60|
|1418  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_543                          |    347|
|1419  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_544                            |     60|
|1420  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_545                             |      4|
|1421  |      sigmoid_core_18_18_10_32_1_inst_9                       |sigmoid_core_18_18_10_32_1_537                          |    491|
|1422  |        abs_unit_18_inst                                      |abs_unit_18_538                                         |     60|
|1423  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_539                          |    347|
|1424  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_540                            |     60|
|1425  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_541                             |      4|
|1426  |    output_activation_18_10_16_1_inst                         |output_activation_18_10_16_1                            |   7752|
|1427  |      elementwise_add_core_18_18_16_inst                      |elementwise_add_core_18_18_16_443                       |    384|
|1428  |      sigmoid_core_18_18_10_32_1_inst_0                       |sigmoid_core_18_18_10_32_1                              |    420|
|1429  |        abs_unit_18_inst                                      |abs_unit_18_516                                         |     60|
|1430  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_517                          |    266|
|1431  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_518                            |     60|
|1432  |      sigmoid_core_18_18_10_32_1_inst_1                       |sigmoid_core_18_18_10_32_1_444                          |    420|
|1433  |        abs_unit_18_inst                                      |abs_unit_18_513                                         |     60|
|1434  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_514                          |    266|
|1435  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_515                            |     60|
|1436  |      sigmoid_core_18_18_10_32_1_inst_10                      |sigmoid_core_18_18_10_32_1_445                          |    474|
|1437  |        abs_unit_18_inst                                      |abs_unit_18_509                                         |     44|
|1438  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_510                          |    347|
|1439  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_511                            |     60|
|1440  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_512                             |      4|
|1441  |      sigmoid_core_18_18_10_32_1_inst_11                      |sigmoid_core_18_18_10_32_1_446                          |    474|
|1442  |        abs_unit_18_inst                                      |abs_unit_18_505                                         |     44|
|1443  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_506                          |    347|
|1444  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_507                            |     60|
|1445  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_508                             |      4|
|1446  |      sigmoid_core_18_18_10_32_1_inst_12                      |sigmoid_core_18_18_10_32_1_447                          |    474|
|1447  |        abs_unit_18_inst                                      |abs_unit_18_501                                         |     44|
|1448  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_502                          |    347|
|1449  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_503                            |     60|
|1450  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_504                             |      4|
|1451  |      sigmoid_core_18_18_10_32_1_inst_13                      |sigmoid_core_18_18_10_32_1_448                          |    474|
|1452  |        abs_unit_18_inst                                      |abs_unit_18_497                                         |     44|
|1453  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_498                          |    347|
|1454  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_499                            |     60|
|1455  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_500                             |      4|
|1456  |      sigmoid_core_18_18_10_32_1_inst_14                      |sigmoid_core_18_18_10_32_1_449                          |    474|
|1457  |        abs_unit_18_inst                                      |abs_unit_18_493                                         |     44|
|1458  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_494                          |    347|
|1459  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_495                            |     60|
|1460  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_496                             |      4|
|1461  |      sigmoid_core_18_18_10_32_1_inst_15                      |sigmoid_core_18_18_10_32_1_450                          |    474|
|1462  |        abs_unit_18_inst                                      |abs_unit_18_489                                         |     44|
|1463  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_490                          |    347|
|1464  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_491                            |     60|
|1465  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_492                             |      4|
|1466  |      sigmoid_core_18_18_10_32_1_inst_2                       |sigmoid_core_18_18_10_32_1_451                          |    420|
|1467  |        abs_unit_18_inst                                      |abs_unit_18_486                                         |     60|
|1468  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_487                          |    266|
|1469  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_488                            |     60|
|1470  |      sigmoid_core_18_18_10_32_1_inst_3                       |sigmoid_core_18_18_10_32_1_452                          |    420|
|1471  |        abs_unit_18_inst                                      |abs_unit_18_483                                         |     60|
|1472  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_484                          |    266|
|1473  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_485                            |     60|
|1474  |      sigmoid_core_18_18_10_32_1_inst_4                       |sigmoid_core_18_18_10_32_1_453                          |    474|
|1475  |        abs_unit_18_inst                                      |abs_unit_18_479                                         |     44|
|1476  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_480                          |    347|
|1477  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_481                            |     60|
|1478  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_482                             |      4|
|1479  |      sigmoid_core_18_18_10_32_1_inst_5                       |sigmoid_core_18_18_10_32_1_454                          |    474|
|1480  |        abs_unit_18_inst                                      |abs_unit_18_475                                         |     44|
|1481  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_476                          |    347|
|1482  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_477                            |     60|
|1483  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_478                             |      4|
|1484  |      sigmoid_core_18_18_10_32_1_inst_6                       |sigmoid_core_18_18_10_32_1_455                          |    474|
|1485  |        abs_unit_18_inst                                      |abs_unit_18_471                                         |     44|
|1486  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_472                          |    347|
|1487  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_473                            |     60|
|1488  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_474                             |      4|
|1489  |      sigmoid_core_18_18_10_32_1_inst_7                       |sigmoid_core_18_18_10_32_1_456                          |    474|
|1490  |        abs_unit_18_inst                                      |abs_unit_18_467                                         |     44|
|1491  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_468                          |    347|
|1492  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_469                            |     60|
|1493  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_470                             |      4|
|1494  |      sigmoid_core_18_18_10_32_1_inst_8                       |sigmoid_core_18_18_10_32_1_457                          |    474|
|1495  |        abs_unit_18_inst                                      |abs_unit_18_463                                         |     44|
|1496  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_464                          |    347|
|1497  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_465                            |     60|
|1498  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_466                             |      4|
|1499  |      sigmoid_core_18_18_10_32_1_inst_9                       |sigmoid_core_18_18_10_32_1_458                          |    474|
|1500  |        abs_unit_18_inst                                      |abs_unit_18_459                                         |     44|
|1501  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_460                          |    347|
|1502  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_461                            |     60|
|1503  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_462                             |      4|
|1504  |    shift_register_group_18_16_14_Ct                          |shift_register_group_18_16_14                           |   1001|
|1505  |      shift_register_unit_18_14_inst_0                        |shift_register_unit_18_14                               |     54|
|1506  |      shift_register_unit_18_14_inst_1                        |shift_register_unit_18_14_428                           |     54|
|1507  |      shift_register_unit_18_14_inst_10                       |shift_register_unit_18_14_429                           |     54|
|1508  |      shift_register_unit_18_14_inst_11                       |shift_register_unit_18_14_430                           |     54|
|1509  |      shift_register_unit_18_14_inst_12                       |shift_register_unit_18_14_431                           |     54|
|1510  |      shift_register_unit_18_14_inst_13                       |shift_register_unit_18_14_432                           |     54|
|1511  |      shift_register_unit_18_14_inst_14                       |shift_register_unit_18_14_433                           |     54|
|1512  |      shift_register_unit_18_14_inst_15                       |shift_register_unit_18_14_434                           |     71|
|1513  |      shift_register_unit_18_14_inst_2                        |shift_register_unit_18_14_435                           |     54|
|1514  |      shift_register_unit_18_14_inst_3                        |shift_register_unit_18_14_436                           |     54|
|1515  |      shift_register_unit_18_14_inst_4                        |shift_register_unit_18_14_437                           |     54|
|1516  |      shift_register_unit_18_14_inst_5                        |shift_register_unit_18_14_438                           |     54|
|1517  |      shift_register_unit_18_14_inst_6                        |shift_register_unit_18_14_439                           |     54|
|1518  |      shift_register_unit_18_14_inst_7                        |shift_register_unit_18_14_440                           |     94|
|1519  |      shift_register_unit_18_14_inst_8                        |shift_register_unit_18_14_441                           |     94|
|1520  |      shift_register_unit_18_14_inst_9                        |shift_register_unit_18_14_442                           |     94|
|1521  |    shift_register_group_18_16_18_Ct                          |shift_register_group_18_16_18                           |    759|
|1522  |      shift_register_unit_18_18_inst_0                        |shift_register_unit_18_18_412                           |     81|
|1523  |      shift_register_unit_18_18_inst_1                        |shift_register_unit_18_18_413                           |     52|
|1524  |      shift_register_unit_18_18_inst_10                       |shift_register_unit_18_18_414                           |     52|
|1525  |      shift_register_unit_18_18_inst_11                       |shift_register_unit_18_18_415                           |     52|
|1526  |      shift_register_unit_18_18_inst_12                       |shift_register_unit_18_18_416                           |     52|
|1527  |      shift_register_unit_18_18_inst_13                       |shift_register_unit_18_18_417                           |     52|
|1528  |      shift_register_unit_18_18_inst_14                       |shift_register_unit_18_18_418                           |     52|
|1529  |      shift_register_unit_18_18_inst_15                       |shift_register_unit_18_18_419                           |     52|
|1530  |      shift_register_unit_18_18_inst_2                        |shift_register_unit_18_18_420                           |     52|
|1531  |      shift_register_unit_18_18_inst_3                        |shift_register_unit_18_18_421                           |     52|
|1532  |      shift_register_unit_18_18_inst_4                        |shift_register_unit_18_18_422                           |     52|
|1533  |      shift_register_unit_18_18_inst_5                        |shift_register_unit_18_18_423                           |     52|
|1534  |      shift_register_unit_18_18_inst_6                        |shift_register_unit_18_18_424                           |     52|
|1535  |      shift_register_unit_18_18_inst_7                        |shift_register_unit_18_18_425                           |     18|
|1536  |      shift_register_unit_18_18_inst_8                        |shift_register_unit_18_18_426                           |     18|
|1537  |      shift_register_unit_18_18_inst_9                        |shift_register_unit_18_18_427                           |     18|
|1538  |    shift_register_group_18_16_18_lstm_gate                   |shift_register_group_18_16_18_305                       |   1224|
|1539  |      shift_register_unit_18_18_inst_0                        |shift_register_unit_18_18                               |     90|
|1540  |      shift_register_unit_18_18_inst_1                        |shift_register_unit_18_18_397                           |     90|
|1541  |      shift_register_unit_18_18_inst_10                       |shift_register_unit_18_18_398                           |     90|
|1542  |      shift_register_unit_18_18_inst_11                       |shift_register_unit_18_18_399                           |     90|
|1543  |      shift_register_unit_18_18_inst_12                       |shift_register_unit_18_18_400                           |     90|
|1544  |      shift_register_unit_18_18_inst_13                       |shift_register_unit_18_18_401                           |     90|
|1545  |      shift_register_unit_18_18_inst_14                       |shift_register_unit_18_18_402                           |     90|
|1546  |      shift_register_unit_18_18_inst_15                       |shift_register_unit_18_18_403                           |     90|
|1547  |      shift_register_unit_18_18_inst_2                        |shift_register_unit_18_18_404                           |     90|
|1548  |      shift_register_unit_18_18_inst_3                        |shift_register_unit_18_18_405                           |     90|
|1549  |      shift_register_unit_18_18_inst_4                        |shift_register_unit_18_18_406                           |     90|
|1550  |      shift_register_unit_18_18_inst_5                        |shift_register_unit_18_18_407                           |     90|
|1551  |      shift_register_unit_18_18_inst_6                        |shift_register_unit_18_18_408                           |     90|
|1552  |      shift_register_unit_18_18_inst_7                        |shift_register_unit_18_18_409                           |     18|
|1553  |      shift_register_unit_18_18_inst_8                        |shift_register_unit_18_18_410                           |     18|
|1554  |      shift_register_unit_18_18_inst_9                        |shift_register_unit_18_18_411                           |     18|
|1555  |    shift_register_group_18_16_6_eltwisemult                  |shift_register_group_18_16_6                            |    951|
|1556  |      shift_register_unit_18_6_inst_0                         |shift_register_unit_18_6                                |     69|
|1557  |      shift_register_unit_18_6_inst_1                         |shift_register_unit_18_6_382                            |     69|
|1558  |      shift_register_unit_18_6_inst_10                        |shift_register_unit_18_6_383                            |     69|
|1559  |      shift_register_unit_18_6_inst_11                        |shift_register_unit_18_6_384                            |     69|
|1560  |      shift_register_unit_18_6_inst_12                        |shift_register_unit_18_6_385                            |     69|
|1561  |      shift_register_unit_18_6_inst_13                        |shift_register_unit_18_6_386                            |     69|
|1562  |      shift_register_unit_18_6_inst_14                        |shift_register_unit_18_6_387                            |     69|
|1563  |      shift_register_unit_18_6_inst_15                        |shift_register_unit_18_6_388                            |     69|
|1564  |      shift_register_unit_18_6_inst_2                         |shift_register_unit_18_6_389                            |     69|
|1565  |      shift_register_unit_18_6_inst_3                         |shift_register_unit_18_6_390                            |     69|
|1566  |      shift_register_unit_18_6_inst_4                         |shift_register_unit_18_6_391                            |     69|
|1567  |      shift_register_unit_18_6_inst_5                         |shift_register_unit_18_6_392                            |     69|
|1568  |      shift_register_unit_18_6_inst_6                         |shift_register_unit_18_6_393                            |     69|
|1569  |      shift_register_unit_18_6_inst_7                         |shift_register_unit_18_6_394                            |     18|
|1570  |      shift_register_unit_18_6_inst_8                         |shift_register_unit_18_6_395                            |     18|
|1571  |      shift_register_unit_18_6_inst_9                         |shift_register_unit_18_6_396                            |     18|
|1572  |    tanh_core_18_18_10_32_1_inst_0                            |tanh_core_18_18_10_32_1                                 |    578|
|1573  |      abs_unit_18_inst                                        |abs_unit_18_378                                         |     62|
|1574  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_379                          |    391|
|1575  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_380                            |     81|
|1576  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_381                             |      4|
|1577  |    tanh_core_18_18_10_32_1_inst_1                            |tanh_core_18_18_10_32_1_306                             |    573|
|1578  |      abs_unit_18_inst                                        |abs_unit_18_374                                         |     62|
|1579  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_375                          |    391|
|1580  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_376                            |     78|
|1581  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_377                             |      4|
|1582  |    tanh_core_18_18_10_32_1_inst_10                           |tanh_core_18_18_10_32_1_307                             |    572|
|1583  |      abs_unit_18_inst                                        |abs_unit_18_370                                         |     62|
|1584  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_371                          |    326|
|1585  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_372                            |     78|
|1586  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_373                             |      4|
|1587  |    tanh_core_18_18_10_32_1_inst_11                           |tanh_core_18_18_10_32_1_308                             |    572|
|1588  |      abs_unit_18_inst                                        |abs_unit_18_366                                         |     62|
|1589  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_367                          |    326|
|1590  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_368                            |     78|
|1591  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_369                             |      4|
|1592  |    tanh_core_18_18_10_32_1_inst_12                           |tanh_core_18_18_10_32_1_309                             |    572|
|1593  |      abs_unit_18_inst                                        |abs_unit_18_362                                         |     62|
|1594  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_363                          |    326|
|1595  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_364                            |     78|
|1596  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_365                             |      4|
|1597  |    tanh_core_18_18_10_32_1_inst_13                           |tanh_core_18_18_10_32_1_310                             |    573|
|1598  |      abs_unit_18_inst                                        |abs_unit_18_358                                         |     62|
|1599  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_359                          |    326|
|1600  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_360                            |     78|
|1601  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_361                             |      4|
|1602  |    tanh_core_18_18_10_32_1_inst_14                           |tanh_core_18_18_10_32_1_311                             |    573|
|1603  |      abs_unit_18_inst                                        |abs_unit_18_354                                         |     62|
|1604  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_355                          |    391|
|1605  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_356                            |     78|
|1606  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_357                             |      4|
|1607  |    tanh_core_18_18_10_32_1_inst_15                           |tanh_core_18_18_10_32_1_312                             |    556|
|1608  |      abs_unit_18_inst                                        |abs_unit_18_350                                         |     62|
|1609  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_351                          |    391|
|1610  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_352                            |     78|
|1611  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_353                             |      4|
|1612  |    tanh_core_18_18_10_32_1_inst_2                            |tanh_core_18_18_10_32_1_313                             |    573|
|1613  |      abs_unit_18_inst                                        |abs_unit_18_346                                         |     62|
|1614  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_347                          |    391|
|1615  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_348                            |     78|
|1616  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_349                             |      4|
|1617  |    tanh_core_18_18_10_32_1_inst_3                            |tanh_core_18_18_10_32_1_314                             |    573|
|1618  |      abs_unit_18_inst                                        |abs_unit_18_342                                         |     62|
|1619  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_343                          |    391|
|1620  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_344                            |     78|
|1621  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_345                             |      4|
|1622  |    tanh_core_18_18_10_32_1_inst_4                            |tanh_core_18_18_10_32_1_315                             |    573|
|1623  |      abs_unit_18_inst                                        |abs_unit_18_338                                         |     62|
|1624  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_339                          |    391|
|1625  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_340                            |     78|
|1626  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_341                             |      4|
|1627  |    tanh_core_18_18_10_32_1_inst_5                            |tanh_core_18_18_10_32_1_316                             |    573|
|1628  |      abs_unit_18_inst                                        |abs_unit_18_334                                         |     62|
|1629  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_335                          |    391|
|1630  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_336                            |     78|
|1631  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_337                             |      4|
|1632  |    tanh_core_18_18_10_32_1_inst_6                            |tanh_core_18_18_10_32_1_317                             |    573|
|1633  |      abs_unit_18_inst                                        |abs_unit_18_330                                         |     62|
|1634  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_331                          |    391|
|1635  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_332                            |     78|
|1636  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_333                             |      4|
|1637  |    tanh_core_18_18_10_32_1_inst_7                            |tanh_core_18_18_10_32_1_318                             |    515|
|1638  |      abs_unit_18_inst                                        |abs_unit_18_326                                         |     41|
|1639  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_327                          |    391|
|1640  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_328                            |     60|
|1641  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_329                             |      4|
|1642  |    tanh_core_18_18_10_32_1_inst_8                            |tanh_core_18_18_10_32_1_319                             |    515|
|1643  |      abs_unit_18_inst                                        |abs_unit_18_322                                         |     41|
|1644  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_323                          |    391|
|1645  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_324                            |     60|
|1646  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_325                             |      4|
|1647  |    tanh_core_18_18_10_32_1_inst_9                            |tanh_core_18_18_10_32_1_320                             |    515|
|1648  |      abs_unit_18_inst                                        |abs_unit_18                                             |     41|
|1649  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32                              |    391|
|1650  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11                                |     60|
|1651  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_321                             |      4|
|1652  |  C_LSTM_stage_3_18_10_64_2048_1_16_1_inst                    |C_LSTM_stage_3_18_10_64_2048_1_16_1                     |  17166|
|1653  |    shift_register_group_18_16_3_mt_holder                    |shift_register_group_18_16_3_61                         |    576|
|1654  |      shift_register_unit_18_3_inst_0                         |shift_register_unit_18_3_63                             |     36|
|1655  |      shift_register_unit_18_3_inst_1                         |shift_register_unit_18_3_64                             |     36|
|1656  |      shift_register_unit_18_3_inst_10                        |shift_register_unit_18_3_65                             |     36|
|1657  |      shift_register_unit_18_3_inst_11                        |shift_register_unit_18_3_66                             |     36|
|1658  |      shift_register_unit_18_3_inst_12                        |shift_register_unit_18_3_67                             |     36|
|1659  |      shift_register_unit_18_3_inst_13                        |shift_register_unit_18_3_68                             |     36|
|1660  |      shift_register_unit_18_3_inst_14                        |shift_register_unit_18_3_69                             |     36|
|1661  |      shift_register_unit_18_3_inst_15                        |shift_register_unit_18_3_70                             |     36|
|1662  |      shift_register_unit_18_3_inst_2                         |shift_register_unit_18_3_71                             |     36|
|1663  |      shift_register_unit_18_3_inst_3                         |shift_register_unit_18_3_72                             |     36|
|1664  |      shift_register_unit_18_3_inst_4                         |shift_register_unit_18_3_73                             |     36|
|1665  |      shift_register_unit_18_3_inst_5                         |shift_register_unit_18_3_74                             |     36|
|1666  |      shift_register_unit_18_3_inst_6                         |shift_register_unit_18_3_75                             |     36|
|1667  |      shift_register_unit_18_3_inst_7                         |shift_register_unit_18_3_76                             |     36|
|1668  |      shift_register_unit_18_3_inst_8                         |shift_register_unit_18_3_77                             |     36|
|1669  |      shift_register_unit_18_3_inst_9                         |shift_register_unit_18_3_78                             |     36|
|1670  |    shift_register_unit_18_3_valid_holder                     |shift_register_unit_18_3_62                             |      3|
|1671  |    multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64_inst   |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64      |  16585|
|1672  |      c_matrix_vec_mult_core_18_10_16_1_1_inst                |c_matrix_vec_mult_core_18_10_16_1_1                     |   8981|
|1673  |        dft_16_top_18_inst                                    |dft_16_top_18                                           |   4340|
|1674  |          codeBlock88206_18_inst                              |codeBlock88206_18                                       |   3020|
|1675  |            add88218                                          |addfxp_18_1_258                                         |     41|
|1676  |            add88278                                          |addfxp_18_1_259                                         |     41|
|1677  |            add88330                                          |addfxp_18_1_260                                         |     41|
|1678  |            add88374                                          |addfxp_18_1_261                                         |     18|
|1679  |            add88426                                          |addfxp_18_1_262                                         |     41|
|1680  |            add88486                                          |addfxp_18_1_263                                         |     41|
|1681  |            add88538                                          |addfxp_18_1_264                                         |     23|
|1682  |            add88580                                          |addfxp_18_1_265                                         |     40|
|1683  |            add88610                                          |addfxp_18_1_266                                         |    106|
|1684  |            add88652                                          |addfxp_18_1_267                                         |     40|
|1685  |            add88746                                          |addfxp_18_1_268                                         |     41|
|1686  |            add88806                                          |addfxp_18_1_269                                         |     41|
|1687  |            add88858                                          |addfxp_18_1_270                                         |     41|
|1688  |            add88903                                          |addfxp_18_1_271                                         |     38|
|1689  |            add88945                                          |addfxp_18_1_272                                         |     41|
|1690  |            add89012                                          |addfxp_18_1_273                                         |     41|
|1691  |            add89072                                          |addfxp_18_1_274                                         |     41|
|1692  |            add89124                                          |addfxp_18_1_275                                         |     23|
|1693  |            add89197                                          |addfxp_18_1_276                                         |    106|
|1694  |            add89239                                          |addfxp_18_1_277                                         |     40|
|1695  |            m88566                                            |multfix_alt_dsp_18_278                                  |     92|
|1696  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_300                  |     92|
|1697  |            m88570                                            |multfix_alt_dsp_18_279                                  |    211|
|1698  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_299                  |    211|
|1699  |            m88572                                            |multfix_alt_dsp_18_280                                  |    178|
|1700  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_298                  |    178|
|1701  |            m88578                                            |multfix_alt_dsp_18_281                                  |    184|
|1702  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_297                  |    184|
|1703  |            m88582                                            |multfix_alt_dsp_18_282                                  |    115|
|1704  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_296                  |    115|
|1705  |            m88584                                            |multfix_alt_dsp_18_283                                  |    178|
|1706  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_295                  |    178|
|1707  |            m88586                                            |multfix_alt_dsp_18_284                                  |    211|
|1708  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_294                  |    211|
|1709  |            sub88381                                          |subfxp_18_1_285                                         |     18|
|1710  |            sub88552                                          |subfxp_18_1_286                                         |     38|
|1711  |            sub88617                                          |subfxp_18_1_287                                         |    106|
|1712  |            sub88673                                          |subfxp_18_1_288                                         |     40|
|1713  |            sub88910                                          |subfxp_18_1_289                                         |     38|
|1714  |            sub89138                                          |subfxp_18_1_290                                         |     38|
|1715  |            sub89166                                          |subfxp_18_1_291                                         |     40|
|1716  |            sub89204                                          |subfxp_18_1_292                                         |    106|
|1717  |            sub89260                                          |subfxp_18_1_293                                         |     40|
|1718  |          codeBlock89324_18_inst                              |codeBlock89324_18                                       |   1320|
|1719  |            add89336                                          |addfxp_18_1_230                                         |     46|
|1720  |            add89396                                          |addfxp_18_1_231                                         |     41|
|1721  |            add89448                                          |addfxp_18_1_232                                         |     35|
|1722  |            add89492                                          |addfxp_18_1_233                                         |     17|
|1723  |            add89544                                          |addfxp_18_1_234                                         |     77|
|1724  |            add89559                                          |addfxp_18_1_235                                         |     77|
|1725  |            add89604                                          |addfxp_18_1_236                                         |     41|
|1726  |            add89619                                          |addfxp_18_1_237                                         |     41|
|1727  |            add89656                                          |addfxp_18_1_238                                         |     22|
|1728  |            add89663                                          |addfxp_18_1_239                                         |     23|
|1729  |            add89700                                          |addfxp_18_1_240                                         |     22|
|1730  |            add89752                                          |addfxp_18_1_241                                         |     54|
|1731  |            add89767                                          |addfxp_18_1_242                                         |     54|
|1732  |            add89812                                          |addfxp_18_1_243                                         |     41|
|1733  |            add89827                                          |addfxp_18_1_244                                         |     41|
|1734  |            add89864                                          |addfxp_18_1_245                                         |     22|
|1735  |            add89871                                          |addfxp_18_1_246                                         |     23|
|1736  |            add89908                                          |addfxp_18_1_247                                         |     22|
|1737  |            add89960                                          |addfxp_18_1_248                                         |     60|
|1738  |            add89975                                          |addfxp_18_1_249                                         |     59|
|1739  |            add90020                                          |addfxp_18_1_250                                         |     41|
|1740  |            add90035                                          |addfxp_18_1_251                                         |     42|
|1741  |            add90072                                          |addfxp_18_1_252                                         |     22|
|1742  |            add90079                                          |addfxp_18_1_253                                         |     23|
|1743  |            sub89499                                          |subfxp_18_1_255                                         |     18|
|1744  |            sub89707                                          |subfxp_18_1_256                                         |     23|
|1745  |            sub89915                                          |subfxp_18_1_257                                         |     23|
|1746  |            shiftRegFIFO_2_1_inst                             |shiftRegFIFO_2_1_254                                    |      3|
|1747  |        elementwise_add_core_18_18_9_inst_0                   |elementwise_add_core_18_18_9                            |    693|
|1748  |        elementwise_mult_core_18_1810_9_1_inst_0_imag_imag    |elementwise_mult_core_18_1810_9_1                       |    576|
|1749  |          dsp_signed_mult_18x18_unit_18_18_1_inst0            |dsp_signed_mult_18x18_unit_18_18_1_216                  |      4|
|1750  |          dsp_signed_mult_18x18_unit_18_18_1_inst2            |dsp_signed_mult_18x18_unit_18_18_1_217                  |      2|
|1751  |          dsp_signed_mult_18x18_unit_18_18_1_inst4            |dsp_signed_mult_18x18_unit_18_18_1_218                  |      2|
|1752  |          dsp_signed_mult_18x18_unit_18_18_1_inst6            |dsp_signed_mult_18x18_unit_18_18_1_219                  |     16|
|1753  |          dsp_signed_mult_18x18_unit_18_18_1_inst8            |dsp_signed_mult_18x18_unit_18_18_1_220                  |     15|
|1754  |          fp_rounding_unit_1_37_10_inst0                      |fp_rounding_unit_1_37_10_221                            |      2|
|1755  |          fp_rounding_unit_1_37_10_inst1                      |fp_rounding_unit_1_37_10_222                            |     79|
|1756  |          fp_rounding_unit_1_37_10_inst2                      |fp_rounding_unit_1_37_10_223                            |     79|
|1757  |          fp_rounding_unit_1_37_10_inst3                      |fp_rounding_unit_1_37_10_224                            |     79|
|1758  |          fp_rounding_unit_1_37_10_inst4                      |fp_rounding_unit_1_37_10_225                            |     79|
|1759  |          fp_rounding_unit_1_37_10_inst5                      |fp_rounding_unit_1_37_10_226                            |     79|
|1760  |          fp_rounding_unit_1_37_10_inst6                      |fp_rounding_unit_1_37_10_227                            |     79|
|1761  |          fp_rounding_unit_1_37_10_inst7                      |fp_rounding_unit_1_37_10_228                            |     30|
|1762  |          fp_rounding_unit_1_37_10_inst8                      |fp_rounding_unit_1_37_10_229                            |     30|
|1763  |        elementwise_mult_core_18_1810_9_1_inst_0_imag_real    |elementwise_mult_core_18_1810_9_1_179                   |    525|
|1764  |          dsp_signed_mult_18x18_unit_18_18_1_inst0            |dsp_signed_mult_18x18_unit_18_18_1_205                  |      1|
|1765  |          dsp_signed_mult_18x18_unit_18_18_1_inst2            |dsp_signed_mult_18x18_unit_18_18_1_206                  |      2|
|1766  |          dsp_signed_mult_18x18_unit_18_18_1_inst4            |dsp_signed_mult_18x18_unit_18_18_1_207                  |      2|
|1767  |          dsp_signed_mult_18x18_unit_18_18_1_inst6            |dsp_signed_mult_18x18_unit_18_18_1_208                  |     16|
|1768  |          fp_rounding_unit_1_37_10_inst1                      |fp_rounding_unit_1_37_10_209                            |     79|
|1769  |          fp_rounding_unit_1_37_10_inst2                      |fp_rounding_unit_1_37_10_210                            |     79|
|1770  |          fp_rounding_unit_1_37_10_inst3                      |fp_rounding_unit_1_37_10_211                            |     79|
|1771  |          fp_rounding_unit_1_37_10_inst4                      |fp_rounding_unit_1_37_10_212                            |     79|
|1772  |          fp_rounding_unit_1_37_10_inst5                      |fp_rounding_unit_1_37_10_213                            |     79|
|1773  |          fp_rounding_unit_1_37_10_inst6                      |fp_rounding_unit_1_37_10_214                            |     79|
|1774  |          fp_rounding_unit_1_37_10_inst7                      |fp_rounding_unit_1_37_10_215                            |     30|
|1775  |        elementwise_mult_core_18_1810_9_1_inst_0_real_imag    |elementwise_mult_core_18_1810_9_1_180                   |    525|
|1776  |          dsp_signed_mult_18x18_unit_18_18_1_inst0            |dsp_signed_mult_18x18_unit_18_18_1_194                  |      1|
|1777  |          dsp_signed_mult_18x18_unit_18_18_1_inst2            |dsp_signed_mult_18x18_unit_18_18_1_195                  |      2|
|1778  |          dsp_signed_mult_18x18_unit_18_18_1_inst4            |dsp_signed_mult_18x18_unit_18_18_1_196                  |      2|
|1779  |          dsp_signed_mult_18x18_unit_18_18_1_inst6            |dsp_signed_mult_18x18_unit_18_18_1_197                  |     16|
|1780  |          fp_rounding_unit_1_37_10_inst1                      |fp_rounding_unit_1_37_10_198                            |     79|
|1781  |          fp_rounding_unit_1_37_10_inst2                      |fp_rounding_unit_1_37_10_199                            |     79|
|1782  |          fp_rounding_unit_1_37_10_inst3                      |fp_rounding_unit_1_37_10_200                            |     79|
|1783  |          fp_rounding_unit_1_37_10_inst4                      |fp_rounding_unit_1_37_10_201                            |     79|
|1784  |          fp_rounding_unit_1_37_10_inst5                      |fp_rounding_unit_1_37_10_202                            |     79|
|1785  |          fp_rounding_unit_1_37_10_inst6                      |fp_rounding_unit_1_37_10_203                            |     79|
|1786  |          fp_rounding_unit_1_37_10_inst7                      |fp_rounding_unit_1_37_10_204                            |     30|
|1787  |        elementwise_mult_core_18_1810_9_1_inst_0_real_real    |elementwise_mult_core_18_1810_9_1_181                   |    650|
|1788  |          dsp_signed_mult_18x18_unit_18_18_1_inst0            |dsp_signed_mult_18x18_unit_18_18_1                      |      2|
|1789  |          dsp_signed_mult_18x18_unit_18_18_1_inst2            |dsp_signed_mult_18x18_unit_18_18_1_182                  |      2|
|1790  |          dsp_signed_mult_18x18_unit_18_18_1_inst4            |dsp_signed_mult_18x18_unit_18_18_1_183                  |      2|
|1791  |          dsp_signed_mult_18x18_unit_18_18_1_inst6            |dsp_signed_mult_18x18_unit_18_18_1_184                  |     16|
|1792  |          dsp_signed_mult_18x18_unit_18_18_1_inst8            |dsp_signed_mult_18x18_unit_18_18_1_185                  |     15|
|1793  |          fp_rounding_unit_1_37_10_inst0                      |fp_rounding_unit_1_37_10                                |     79|
|1794  |          fp_rounding_unit_1_37_10_inst1                      |fp_rounding_unit_1_37_10_186                            |     79|
|1795  |          fp_rounding_unit_1_37_10_inst2                      |fp_rounding_unit_1_37_10_187                            |     79|
|1796  |          fp_rounding_unit_1_37_10_inst3                      |fp_rounding_unit_1_37_10_188                            |     79|
|1797  |          fp_rounding_unit_1_37_10_inst4                      |fp_rounding_unit_1_37_10_189                            |     79|
|1798  |          fp_rounding_unit_1_37_10_inst5                      |fp_rounding_unit_1_37_10_190                            |     79|
|1799  |          fp_rounding_unit_1_37_10_inst6                      |fp_rounding_unit_1_37_10_191                            |     79|
|1800  |          fp_rounding_unit_1_37_10_inst7                      |fp_rounding_unit_1_37_10_192                            |     30|
|1801  |          fp_rounding_unit_1_37_10_inst8                      |fp_rounding_unit_1_37_10_193                            |     30|
|1802  |        elementwise_sub_core_18_18_9_inst_0                   |elementwise_sub_core_18_18_9                            |    678|
|1803  |      idft_16_top_18_inst_0                                   |idft_16_top_18                                          |   5567|
|1804  |        codeBlock98050_18_inst                                |codeBlock98050_18                                       |   4414|
|1805  |          add98062                                            |addfxp_18_1_127                                         |     77|
|1806  |          add98122                                            |addfxp_18_1_128                                         |     41|
|1807  |          add98137                                            |addfxp_18_1_129                                         |     41|
|1808  |          add98174                                            |addfxp_18_1_130                                         |     23|
|1809  |          add98270                                            |addfxp_18_1_131                                         |     77|
|1810  |          add98285                                            |addfxp_18_1_132                                         |     77|
|1811  |          add98330                                            |addfxp_18_1_133                                         |     41|
|1812  |          add98345                                            |addfxp_18_1_134                                         |     41|
|1813  |          add98382                                            |addfxp_18_1_135                                         |      5|
|1814  |          add98389                                            |addfxp_18_1_136                                         |      5|
|1815  |          add98461                                            |addfxp_18_1_137                                         |     23|
|1816  |          add98517                                            |addfxp_18_1_138                                         |     40|
|1817  |          add98590                                            |addfxp_18_1_139                                         |     77|
|1818  |          add98605                                            |addfxp_18_1_140                                         |     77|
|1819  |          add98650                                            |addfxp_18_1_141                                         |     41|
|1820  |          add98665                                            |addfxp_18_1_142                                         |     41|
|1821  |          add98702                                            |addfxp_18_1_143                                         |     23|
|1822  |          add98709                                            |addfxp_18_1_144                                         |     23|
|1823  |          add98754                                            |addfxp_18_1_145                                         |     23|
|1824  |          add98856                                            |addfxp_18_1_146                                         |     77|
|1825  |          add98871                                            |addfxp_18_1_147                                         |     77|
|1826  |          add98916                                            |addfxp_18_1_148                                         |     41|
|1827  |          add98931                                            |addfxp_18_1_149                                         |     41|
|1828  |          add98968                                            |addfxp_18_1_150                                         |      5|
|1829  |          add98975                                            |addfxp_18_1_151                                         |      5|
|1830  |          add99010                                            |addfxp_18_1_152                                         |     41|
|1831  |          add99048                                            |addfxp_18_1_153                                         |     23|
|1832  |          add99104                                            |addfxp_18_1_154                                         |     40|
|1833  |          m88566                                              |multfix_alt_dsp_18                                      |    236|
|1834  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_178                  |    236|
|1835  |          m88570                                              |multfix_alt_dsp_18_155                                  |    385|
|1836  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_177                  |    385|
|1837  |          m88572                                              |multfix_alt_dsp_18_156                                  |    337|
|1838  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_176                  |    337|
|1839  |          m88578                                              |multfix_alt_dsp_18_157                                  |    236|
|1840  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_175                  |    236|
|1841  |          m88582                                              |multfix_alt_dsp_18_158                                  |    236|
|1842  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_174                  |    236|
|1843  |          m88584                                              |multfix_alt_dsp_18_159                                  |    385|
|1844  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_173                  |    385|
|1845  |          m88586                                              |multfix_alt_dsp_18_160                                  |    337|
|1846  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0                      |    337|
|1847  |          sub98218                                            |subfxp_18_1_161                                         |     23|
|1848  |          sub98396                                            |subfxp_18_1_162                                         |     18|
|1849  |          sub98403                                            |subfxp_18_1_163                                         |     18|
|1850  |          sub98424                                            |subfxp_18_1_164                                         |     41|
|1851  |          sub98454                                            |subfxp_18_1_165                                         |     23|
|1852  |          sub98496                                            |subfxp_18_1_166                                         |     40|
|1853  |          sub98747                                            |subfxp_18_1_167                                         |     23|
|1854  |          sub98789                                            |subfxp_18_1_168                                         |     41|
|1855  |          sub98982                                            |subfxp_18_1_169                                         |     18|
|1856  |          sub98989                                            |subfxp_18_1_170                                         |     18|
|1857  |          sub99041                                            |subfxp_18_1_171                                         |     23|
|1858  |          sub99083                                            |subfxp_18_1_172                                         |     40|
|1859  |        codeBlock99168_18_inst                                |codeBlock99168_18                                       |   1117|
|1860  |          add99180                                            |addfxp_18_1                                             |     77|
|1861  |          add99240                                            |addfxp_18_1_109                                         |     41|
|1862  |          add99255                                            |addfxp_18_1_110                                         |     41|
|1863  |          add99292                                            |addfxp_18_1_111                                         |     19|
|1864  |          add99388                                            |addfxp_18_1_112                                         |     77|
|1865  |          add99448                                            |addfxp_18_1_113                                         |     41|
|1866  |          add99463                                            |addfxp_18_1_114                                         |     41|
|1867  |          add99500                                            |addfxp_18_1_115                                         |     19|
|1868  |          add99596                                            |addfxp_18_1_116                                         |     77|
|1869  |          add99656                                            |addfxp_18_1_117                                         |     41|
|1870  |          add99671                                            |addfxp_18_1_118                                         |     41|
|1871  |          add99708                                            |addfxp_18_1_119                                         |     19|
|1872  |          add99804                                            |addfxp_18_1_120                                         |     77|
|1873  |          add99864                                            |addfxp_18_1_121                                         |     42|
|1874  |          add99879                                            |addfxp_18_1_122                                         |     41|
|1875  |          add99916                                            |addfxp_18_1_123                                         |     19|
|1876  |          sub99336                                            |subfxp_18_1                                             |     19|
|1877  |          sub99544                                            |subfxp_18_1_124                                         |     19|
|1878  |          sub99752                                            |subfxp_18_1_125                                         |     19|
|1879  |          sub99960                                            |subfxp_18_1_126                                         |     19|
|1880  |          shiftRegFIFO_2_1_inst                               |shiftRegFIFO_2_1                                        |      3|
|1881  |      shift_register_group_18_16_1_inst_imag_0                |shift_register_group_18_16_1                            |    252|
|1882  |        shift_register_unit_18_1_inst_1                       |shift_register_unit_18_1_95                             |     18|
|1883  |        shift_register_unit_18_1_inst_10                      |shift_register_unit_18_1_96                             |     18|
|1884  |        shift_register_unit_18_1_inst_11                      |shift_register_unit_18_1_97                             |     18|
|1885  |        shift_register_unit_18_1_inst_12                      |shift_register_unit_18_1_98                             |     18|
|1886  |        shift_register_unit_18_1_inst_13                      |shift_register_unit_18_1_99                             |     18|
|1887  |        shift_register_unit_18_1_inst_14                      |shift_register_unit_18_1_100                            |     18|
|1888  |        shift_register_unit_18_1_inst_15                      |shift_register_unit_18_1_101                            |     18|
|1889  |        shift_register_unit_18_1_inst_2                       |shift_register_unit_18_1_102                            |     18|
|1890  |        shift_register_unit_18_1_inst_3                       |shift_register_unit_18_1_103                            |     18|
|1891  |        shift_register_unit_18_1_inst_4                       |shift_register_unit_18_1_104                            |     18|
|1892  |        shift_register_unit_18_1_inst_5                       |shift_register_unit_18_1_105                            |     18|
|1893  |        shift_register_unit_18_1_inst_6                       |shift_register_unit_18_1_106                            |     18|
|1894  |        shift_register_unit_18_1_inst_7                       |shift_register_unit_18_1_107                            |     18|
|1895  |        shift_register_unit_18_1_inst_9                       |shift_register_unit_18_1_108                            |     18|
|1896  |      shift_register_group_18_16_1_inst_real_0                |shift_register_group_18_16_1_79                         |    288|
|1897  |        shift_register_unit_18_1_inst_0                       |shift_register_unit_18_1                                |     18|
|1898  |        shift_register_unit_18_1_inst_1                       |shift_register_unit_18_1_80                             |     18|
|1899  |        shift_register_unit_18_1_inst_10                      |shift_register_unit_18_1_81                             |     18|
|1900  |        shift_register_unit_18_1_inst_11                      |shift_register_unit_18_1_82                             |     18|
|1901  |        shift_register_unit_18_1_inst_12                      |shift_register_unit_18_1_83                             |     18|
|1902  |        shift_register_unit_18_1_inst_13                      |shift_register_unit_18_1_84                             |     18|
|1903  |        shift_register_unit_18_1_inst_14                      |shift_register_unit_18_1_85                             |     18|
|1904  |        shift_register_unit_18_1_inst_15                      |shift_register_unit_18_1_86                             |     18|
|1905  |        shift_register_unit_18_1_inst_2                       |shift_register_unit_18_1_87                             |     18|
|1906  |        shift_register_unit_18_1_inst_3                       |shift_register_unit_18_1_88                             |     18|
|1907  |        shift_register_unit_18_1_inst_4                       |shift_register_unit_18_1_89                             |     18|
|1908  |        shift_register_unit_18_1_inst_5                       |shift_register_unit_18_1_90                             |     18|
|1909  |        shift_register_unit_18_1_inst_6                       |shift_register_unit_18_1_91                             |     18|
|1910  |        shift_register_unit_18_1_inst_7                       |shift_register_unit_18_1_92                             |     18|
|1911  |        shift_register_unit_18_1_inst_8                       |shift_register_unit_18_1_93                             |     18|
|1912  |        shift_register_unit_18_1_inst_9                       |shift_register_unit_18_1_94                             |     18|
|1913  |      sum_complex_vector_unit_18_18_16_64_inst_0              |sum_complex_vector_unit_18_18_16_64                     |   1270|
|1914  |  pipelined_input_18_1_16_inst_Ct                             |pipelined_input_18_1_16                                 |    288|
|1915  |  pipelined_input_18_1_16_inst_Y                              |pipelined_input_18_1_16_0                               |    343|
|1916  |  pipelined_input_18_1_16_inst_mt                             |pipelined_input_18_1_16_1                               |    298|
|1917  |  shift_register_group_18_16_3_inst                           |shift_register_group_18_16_3                            |    576|
|1918  |    shift_register_unit_18_3_inst_0                           |shift_register_unit_18_3_45                             |     36|
|1919  |    shift_register_unit_18_3_inst_1                           |shift_register_unit_18_3_46                             |     36|
|1920  |    shift_register_unit_18_3_inst_10                          |shift_register_unit_18_3_47                             |     36|
|1921  |    shift_register_unit_18_3_inst_11                          |shift_register_unit_18_3_48                             |     36|
|1922  |    shift_register_unit_18_3_inst_12                          |shift_register_unit_18_3_49                             |     36|
|1923  |    shift_register_unit_18_3_inst_13                          |shift_register_unit_18_3_50                             |     36|
|1924  |    shift_register_unit_18_3_inst_14                          |shift_register_unit_18_3_51                             |     36|
|1925  |    shift_register_unit_18_3_inst_15                          |shift_register_unit_18_3_52                             |     36|
|1926  |    shift_register_unit_18_3_inst_2                           |shift_register_unit_18_3_53                             |     36|
|1927  |    shift_register_unit_18_3_inst_3                           |shift_register_unit_18_3_54                             |     36|
|1928  |    shift_register_unit_18_3_inst_4                           |shift_register_unit_18_3_55                             |     36|
|1929  |    shift_register_unit_18_3_inst_5                           |shift_register_unit_18_3_56                             |     36|
|1930  |    shift_register_unit_18_3_inst_6                           |shift_register_unit_18_3_57                             |     36|
|1931  |    shift_register_unit_18_3_inst_7                           |shift_register_unit_18_3_58                             |     36|
|1932  |    shift_register_unit_18_3_inst_8                           |shift_register_unit_18_3_59                             |     36|
|1933  |    shift_register_unit_18_3_inst_9                           |shift_register_unit_18_3_60                             |     36|
|1934  |  shift_register_group_18_16_3_inst_Wc                        |shift_register_group_18_16_3_2                          |    112|
|1935  |    shift_register_unit_18_3_inst_0                           |shift_register_unit_18_3_37                             |     14|
|1936  |    shift_register_unit_18_3_inst_1                           |shift_register_unit_18_3_38                             |     14|
|1937  |    shift_register_unit_18_3_inst_2                           |shift_register_unit_18_3_39                             |     14|
|1938  |    shift_register_unit_18_3_inst_3                           |shift_register_unit_18_3_40                             |     14|
|1939  |    shift_register_unit_18_3_inst_4                           |shift_register_unit_18_3_41                             |     14|
|1940  |    shift_register_unit_18_3_inst_5                           |shift_register_unit_18_3_42                             |     14|
|1941  |    shift_register_unit_18_3_inst_6                           |shift_register_unit_18_3_43                             |     14|
|1942  |    shift_register_unit_18_3_inst_7                           |shift_register_unit_18_3_44                             |     14|
|1943  |  shift_register_group_18_16_3_inst_Wf                        |shift_register_group_18_16_3_3                          |    112|
|1944  |    shift_register_unit_18_3_inst_0                           |shift_register_unit_18_3_29                             |     14|
|1945  |    shift_register_unit_18_3_inst_1                           |shift_register_unit_18_3_30                             |     14|
|1946  |    shift_register_unit_18_3_inst_2                           |shift_register_unit_18_3_31                             |     14|
|1947  |    shift_register_unit_18_3_inst_3                           |shift_register_unit_18_3_32                             |     14|
|1948  |    shift_register_unit_18_3_inst_4                           |shift_register_unit_18_3_33                             |     14|
|1949  |    shift_register_unit_18_3_inst_5                           |shift_register_unit_18_3_34                             |     14|
|1950  |    shift_register_unit_18_3_inst_6                           |shift_register_unit_18_3_35                             |     14|
|1951  |    shift_register_unit_18_3_inst_7                           |shift_register_unit_18_3_36                             |     14|
|1952  |  shift_register_group_18_16_3_inst_Wi                        |shift_register_group_18_16_3_4                          |    112|
|1953  |    shift_register_unit_18_3_inst_0                           |shift_register_unit_18_3_21                             |     14|
|1954  |    shift_register_unit_18_3_inst_1                           |shift_register_unit_18_3_22                             |     14|
|1955  |    shift_register_unit_18_3_inst_2                           |shift_register_unit_18_3_23                             |     14|
|1956  |    shift_register_unit_18_3_inst_3                           |shift_register_unit_18_3_24                             |     14|
|1957  |    shift_register_unit_18_3_inst_4                           |shift_register_unit_18_3_25                             |     14|
|1958  |    shift_register_unit_18_3_inst_5                           |shift_register_unit_18_3_26                             |     14|
|1959  |    shift_register_unit_18_3_inst_6                           |shift_register_unit_18_3_27                             |     14|
|1960  |    shift_register_unit_18_3_inst_7                           |shift_register_unit_18_3_28                             |     14|
|1961  |  shift_register_group_18_16_3_inst_Wo                        |shift_register_group_18_16_3_5                          |    112|
|1962  |    shift_register_unit_18_3_inst_0                           |shift_register_unit_18_3                                |     14|
|1963  |    shift_register_unit_18_3_inst_1                           |shift_register_unit_18_3_14                             |     14|
|1964  |    shift_register_unit_18_3_inst_2                           |shift_register_unit_18_3_15                             |     14|
|1965  |    shift_register_unit_18_3_inst_3                           |shift_register_unit_18_3_16                             |     14|
|1966  |    shift_register_unit_18_3_inst_4                           |shift_register_unit_18_3_17                             |     14|
|1967  |    shift_register_unit_18_3_inst_5                           |shift_register_unit_18_3_18                             |     14|
|1968  |    shift_register_unit_18_3_inst_6                           |shift_register_unit_18_3_19                             |     14|
|1969  |    shift_register_unit_18_3_inst_7                           |shift_register_unit_18_3_20                             |     14|
|1970  |  shift_register_unit_1_3_inst                                |shift_register_unit_1_3                                 |      3|
|1971  |  stage2_Ct_buffer_18_1_16_64_inst                            |stage2_Ct_buffer_18_1_16_64                             |     36|
|1972  |    counter_63_1_inst_in                                      |counter_63_1_11                                         |     29|
|1973  |    ram_288_0_64_inst_0                                       |ram_288_0_64_12                                         |      4|
|1974  |      u_dual_port_ram                                         |dual_port_ram_13                                        |      4|
|1975  |  stage2_mt_buffer_18_1_16_64_32_inst                         |stage2_mt_buffer_18_1_16_64_32                          |    111|
|1976  |    counter_30_1_inst_out_enough                              |counter_30_1                                            |     32|
|1977  |    counter_63_1_inst_in                                      |counter_63_1_6                                          |     30|
|1978  |    counter_63_1_inst_out_count                               |counter_63_1_7                                          |     34|
|1979  |    ram_288_0_64_inst                                         |ram_288_0_64                                            |      4|
|1980  |      u_dual_port_ram                                         |dual_port_ram_10                                        |      4|
|1981  |    shift_register_unit_12_inst_is_buffer_full                |shift_register_unit_12                                  |      2|
|1982  |    shift_register_unit_12_inst_valid1                        |shift_register_unit_12_8                                |      2|
|1983  |    shift_register_unit_12_inst_valid2                        |shift_register_unit_12_9                                |      3|
|1984  |  stage3_X_Y_buffer_18_16_1_10_32_64_inst                     |stage3_X_Y_buffer_18_16_1_10_32_64                      |    171|
|1985  |    counter_41_1_32_inst                                      |counter_41_1_32                                         |     97|
|1986  |    counter_41_1_inst                                         |counter_41_1                                            |     31|
|1987  |    counter_63_1_inst_loop                                    |counter_63_1                                            |     32|
|1988  |    ram_288_0_42_inst                                         |ram_288_0_42                                            |      4|
|1989  |      u_dual_port_ram                                         |dual_port_ram                                           |      4|
|1990  |    shift_register_unit_1_2_inst                              |shift_register_unit_1_2                                 |      2|
+------+--------------------------------------------------------------+--------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:02:33 . Memory (MB): peak = 2237.762 ; gain = 762.121 ; free physical = 239806 ; free virtual = 304351
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:01 ; elapsed = 00:02:37 . Memory (MB): peak = 2241.668 ; gain = 766.027 ; free physical = 241859 ; free virtual = 306405
Synthesis Optimization Complete : Time (s): cpu = 00:02:01 ; elapsed = 00:02:37 . Memory (MB): peak = 2241.668 ; gain = 766.027 ; free physical = 241888 ; free virtual = 306418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17634 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2437.082 ; gain = 0.000 ; free physical = 240658 ; free virtual = 305190
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
594 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:32 ; elapsed = 00:03:09 . Memory (MB): peak = 2437.082 ; gain = 961.539 ; free physical = 241072 ; free virtual = 305604
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3088.723 ; gain = 651.641 ; free physical = 240771 ; free virtual = 305304
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3088.723 ; gain = 0.000 ; free physical = 240764 ; free virtual = 305303
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3127.734 ; gain = 0.000 ; free physical = 241760 ; free virtual = 306417
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:01:02 . Memory (MB): peak = 3131.742 ; gain = 43.020 ; free physical = 240700 ; free virtual = 305321
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3338.168 ; gain = 206.426 ; free physical = 240388 ; free virtual = 305024
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3426.398 ; gain = 88.230 ; free physical = 240359 ; free virtual = 304949
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3426.402 ; gain = 0.004 ; free physical = 240212 ; free virtual = 304892

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f3781b8a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3426.402 ; gain = 0.000 ; free physical = 240218 ; free virtual = 304899

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e33e7ce4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3426.402 ; gain = 0.000 ; free physical = 240246 ; free virtual = 304932
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 134 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12e2d981e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3426.402 ; gain = 0.000 ; free physical = 240269 ; free virtual = 304957
INFO: [Opt 31-389] Phase Constant propagation created 2251 cells and removed 8153 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15e0893db

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3426.402 ; gain = 0.000 ; free physical = 241439 ; free virtual = 306047
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 418 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15e0893db

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3426.402 ; gain = 0.000 ; free physical = 241367 ; free virtual = 305974
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c4b15a85

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 3426.402 ; gain = 0.000 ; free physical = 241738 ; free virtual = 306387
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c4b15a85

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 3426.402 ; gain = 0.000 ; free physical = 241625 ; free virtual = 306299
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             134  |                                              0  |
|  Constant propagation         |            2251  |            8153  |                                              0  |
|  Sweep                        |               0  |             418  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3426.402 ; gain = 0.000 ; free physical = 241643 ; free virtual = 306319
Ending Logic Optimization Task | Checksum: c4b15a85

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 3426.402 ; gain = 0.000 ; free physical = 241677 ; free virtual = 306353

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.990 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 8 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 150509ed9

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3902.180 ; gain = 0.000 ; free physical = 240300 ; free virtual = 304928
Ending Power Optimization Task | Checksum: 150509ed9

Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 3902.180 ; gain = 475.777 ; free physical = 240388 ; free virtual = 305016

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 150509ed9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3902.180 ; gain = 0.000 ; free physical = 240405 ; free virtual = 305033

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3902.180 ; gain = 0.000 ; free physical = 240405 ; free virtual = 305033
Ending Netlist Obfuscation Task | Checksum: 113ce832a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3902.180 ; gain = 0.000 ; free physical = 240419 ; free virtual = 305047
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3902.180 ; gain = 475.781 ; free physical = 240463 ; free virtual = 305091
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 113ce832a
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module C_LSTM_datapath ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 864 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:32 ; elapsed = 00:00:06 . Memory (MB): peak = 3902.180 ; gain = 0.000 ; free physical = 240949 ; free virtual = 305612
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.990 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:07 . Memory (MB): peak = 3902.180 ; gain = 0.000 ; free physical = 240890 ; free virtual = 305553
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 4309.996 ; gain = 407.816 ; free physical = 240152 ; free virtual = 304833
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 852 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 96 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4309.996 ; gain = 0.000 ; free physical = 239902 ; free virtual = 304499
Power optimization passes: Time (s): cpu = 00:01:20 ; elapsed = 00:00:28 . Memory (MB): peak = 4309.996 ; gain = 407.816 ; free physical = 239896 ; free virtual = 304492

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4309.996 ; gain = 0.000 ; free physical = 240567 ; free virtual = 305169


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design C_LSTM_datapath ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 22 accepted clusters 22
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 60 accepted clusters 60

Number of Slice Registers augmented: 0 newly gated: 36 Total: 66209
Number of SRLs augmented: 0  newly gated: 0 Total: 3859
Number of BRAM Ports augmented: 14 newly gated: 8 Total Ports: 24
Number of Flops added for Enable Generation: 6

Flops dropped: 0/180 RAMS dropped: 0/22 Clusters dropped: 0/82 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 40ce454d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 4309.996 ; gain = 0.000 ; free physical = 243270 ; free virtual = 307845
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 40ce454d
Power optimization: Time (s): cpu = 00:01:54 ; elapsed = 00:00:50 . Memory (MB): peak = 4309.996 ; gain = 407.816 ; free physical = 243438 ; free virtual = 308014
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 69938880 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 954bb471

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4309.996 ; gain = 0.000 ; free physical = 244167 ; free virtual = 308738
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 954bb471

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4309.996 ; gain = 0.000 ; free physical = 243876 ; free virtual = 308467
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1eea1f17

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 4309.996 ; gain = 0.000 ; free physical = 243579 ; free virtual = 308174
INFO: [Opt 31-389] Phase Remap created 13 cells and removed 26 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: e7cafe32

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4309.996 ; gain = 0.000 ; free physical = 243358 ; free virtual = 307941
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |              13  |              26  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16ca0f810

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4309.996 ; gain = 0.000 ; free physical = 243319 ; free virtual = 307902

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4309.996 ; gain = 0.000 ; free physical = 243320 ; free virtual = 307903
Ending Netlist Obfuscation Task | Checksum: 16ca0f810

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4309.996 ; gain = 0.000 ; free physical = 243295 ; free virtual = 307878
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:02:26 ; elapsed = 00:01:11 . Memory (MB): peak = 4309.996 ; gain = 407.816 ; free physical = 243295 ; free virtual = 307878
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4309.996 ; gain = 0.000 ; free physical = 243070 ; free virtual = 307656
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c5c9f92f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4309.996 ; gain = 0.000 ; free physical = 243070 ; free virtual = 307656
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4309.996 ; gain = 0.000 ; free physical = 242769 ; free virtual = 307355

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 51b8e751

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 4309.996 ; gain = 0.000 ; free physical = 241805 ; free virtual = 306393
Phase 1 Placer Initialization | Checksum: 51b8e751

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 4309.996 ; gain = 0.000 ; free physical = 241793 ; free virtual = 306381
Ending Placer Task | Checksum: 51b8e751

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 4309.996 ; gain = 0.000 ; free physical = 241792 ; free virtual = 306380
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
place_design failed
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 00:34:17 2022...
