

================================================================
== Vivado HLS Report for 'parse'
================================================================
* Date:           Thu Jun 01 00:37:49 2017

* Version:        2016.4 (Build 1722992 on Wed Mar 08 18:30:27 MST 2017)
* Project:        Signal_Detection
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.89|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Parse_Signal   |    ?|    ?|         ?|          -|          -| 0 ~ 60 |    no    |
        | + Signal_Begin  |    ?|    ?|         1|          -|          -|       ?|    no    |
        | + Signal_End    |    ?|    ?|         2|          -|          -|       ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    453|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    135|
|Register         |        -|      -|     457|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     457|    588|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |b_fu_153_p2             |     +    |      0|  0|  32|          32|          11|
    |e_fu_158_p2             |     +    |      0|  0|  32|          32|          10|
    |i_fu_147_p2             |     +    |      0|  0|  31|          31|           1|
    |p_op_i_i_fu_171_p2      |     +    |      0|  0|  32|          32|          11|
    |read_count_1_fu_239_p2  |     +    |      0|  0|  32|          32|           1|
    |read_count_fu_233_p2    |     +    |      0|  0|  32|          32|           1|
    |tmp_3_i_i_fu_208_p2     |     +    |      0|  0|  32|          32|           1|
    |tmp_7_i_i_fu_219_p2     |     +    |      0|  0|  32|          32|           1|
    |ap_block_state2         |    and   |      0|  0|   1|           1|           1|
    |ap_block_state5         |    and   |      0|  0|   1|           1|           1|
    |tmp_10_i_i_fu_245_p2    |   icmp   |      0|  0|  11|          32|          32|
    |tmp_2_i_i_fu_196_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_5_i_i_fu_214_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_8_i_i_fu_224_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_i_i_11_fu_184_p2    |   icmp   |      0|  0|  11|          32|          20|
    |tmp_i_i_fu_142_p2       |   icmp   |      0|  0|  11|          32|          32|
    |ap_block_state1         |    or    |      0|  0|   1|           1|           1|
    |ap_block_state9         |    or    |      0|  0|   1|           1|           1|
    |e_1_fu_189_p3           |  select  |      0|  0|  32|           1|          20|
    |smax8_i_i_fu_228_p3     |  select  |      0|  0|  32|           1|          32|
    |smax9_i_i_fu_201_p3     |  select  |      0|  0|  32|           1|          32|
    |tmp_1_i_i_fu_176_p3     |  select  |      0|  0|  32|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 453|         455|         307|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   4|         10|    1|         10|
    |hits_blk_n                   |   1|          2|    1|          2|
    |i_i_i_reg_108                |  31|          2|   31|         62|
    |loc_V_blk_n                  |   1|          2|    1|          2|
    |read_count_1_i_i_reg_119     |  32|          2|   32|         64|
    |read_count_2_in_i_i_reg_129  |  32|          2|   32|         64|
    |read_count_i_i_reg_96        |  32|          2|   32|         64|
    |sig_i_V_blk_n                |   1|          2|    1|          2|
    |sig_o_V_blk_n                |   1|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 135|         26|  132|        272|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   9|   0|    9|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |e_1_reg_282                  |  32|   0|   32|          0|
    |e_reg_269                    |  32|   0|   32|          0|
    |hits_read_reg_249            |  32|   0|   32|          0|
    |i_i_i_reg_108                |  31|   0|   31|          0|
    |i_reg_257                    |  31|   0|   31|          0|
    |read_count_1_i_i_reg_119     |  32|   0|   32|          0|
    |read_count_1_reg_319         |  32|   0|   32|          0|
    |read_count_2_in_i_i_reg_129  |  32|   0|   32|          0|
    |read_count_i_i_reg_96        |  32|   0|   32|          0|
    |read_count_reg_314           |  32|   0|   32|          0|
    |smax9_i_i_reg_289            |  32|   0|   32|          0|
    |tmp_1_i_i_reg_275            |  32|   0|   32|          0|
    |tmp_4_reg_262                |  32|   0|   32|          0|
    |tmp_7_i_i_reg_303            |  32|   0|   32|          0|
    |tmp_8_i_i_reg_309            |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 457|   0|  457|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |     parse    | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |     parse    | return value |
|ap_start         |  in |    1| ap_ctrl_hs |     parse    | return value |
|ap_done          | out |    1| ap_ctrl_hs |     parse    | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |     parse    | return value |
|ap_idle          | out |    1| ap_ctrl_hs |     parse    | return value |
|ap_ready         | out |    1| ap_ctrl_hs |     parse    | return value |
|sig_i_V_dout     |  in |   32|   ap_fifo  |    sig_i_V   |    pointer   |
|sig_i_V_empty_n  |  in |    1|   ap_fifo  |    sig_i_V   |    pointer   |
|sig_i_V_read     | out |    1|   ap_fifo  |    sig_i_V   |    pointer   |
|hits_dout        |  in |   32|   ap_fifo  |     hits     |    pointer   |
|hits_empty_n     |  in |    1|   ap_fifo  |     hits     |    pointer   |
|hits_read        | out |    1|   ap_fifo  |     hits     |    pointer   |
|loc_V_dout       |  in |   32|   ap_fifo  |     loc_V    |    pointer   |
|loc_V_empty_n    |  in |    1|   ap_fifo  |     loc_V    |    pointer   |
|loc_V_read       | out |    1|   ap_fifo  |     loc_V    |    pointer   |
|sig_o_V_din      | out |   32|   ap_fifo  |    sig_o_V   |    pointer   |
|sig_o_V_full_n   |  in |    1|   ap_fifo  |    sig_o_V   |    pointer   |
|sig_o_V_write    | out |    1|   ap_fifo  |    sig_o_V   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!tmp_5_i_i)
	5  / (tmp_5_i_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	8  / (tmp_10_i_i)
	2  / (!tmp_10_i_i)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty (5)  [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %loc_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_8 (6)  [1/1] 0.00ns
entry:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecInterface(float* %sig_i_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_9 (7)  [1/1] 0.00ns
entry:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecInterface(float* %sig_o_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_10 (8)  [1/1] 0.00ns
entry:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %hits, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: hits_read (9)  [1/1] 1.00ns  loc: toplevel.cpp:22
entry:4  %hits_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %hits)

ST_1: StgValue_15 (10)  [1/1] 1.57ns  loc: parse.cpp:10->toplevel.cpp:22
entry:5  br label %0


 <State 2>: 3.89ns
ST_2: read_count_i_i (12)  [1/1] 0.00ns
:0  %read_count_i_i = phi i32 [ 0, %entry ], [ %read_count, %7 ]

ST_2: i_i_i (13)  [1/1] 0.00ns  loc: parse.cpp:10->toplevel.cpp:22
:1  %i_i_i = phi i31 [ 0, %entry ], [ %i, %7 ]

ST_2: i_i_i_cast (14)  [1/1] 0.00ns  loc: parse.cpp:10->toplevel.cpp:22
:2  %i_i_i_cast = zext i31 %i_i_i to i32

ST_2: tmp_i_i (15)  [1/1] 2.52ns  loc: parse.cpp:10->toplevel.cpp:22
:3  %tmp_i_i = icmp slt i32 %i_i_i_cast, %hits_read

ST_2: i (16)  [1/1] 2.44ns  loc: parse.cpp:10->toplevel.cpp:22
:4  %i = add i31 %i_i_i, 1

ST_2: StgValue_21 (17)  [1/1] 0.00ns  loc: parse.cpp:10->toplevel.cpp:22
:5  br i1 %tmp_i_i, label %1, label %.exit

ST_2: tmp_4 (23)  [1/1] 1.00ns  loc: parse.cpp:13->toplevel.cpp:22
:4  %tmp_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %loc_V)

ST_2: StgValue_23 (63)  [1/1] 0.00ns
.exit:0  ret void


 <State 3>: 3.81ns
ST_3: b (24)  [1/1] 2.44ns  loc: parse.cpp:15->toplevel.cpp:22
:5  %b = add nsw i32 %tmp_4, -1001

ST_3: e (25)  [1/1] 2.44ns  loc: parse.cpp:16->toplevel.cpp:22
:6  %e = add nsw i32 %tmp_4, 1000

ST_3: tmp (26)  [1/1] 0.00ns  loc: parse.cpp:18->toplevel.cpp:22
:7  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %b, i32 31)

ST_3: p_op_i_i (29)  [1/1] 2.44ns  loc: parse.cpp:21->toplevel.cpp:22
:10  %p_op_i_i = add i32 %tmp_4, -1002

ST_3: tmp_1_i_i (30)  [1/1] 1.37ns  loc: parse.cpp:21->toplevel.cpp:22
:11  %tmp_1_i_i = select i1 %tmp, i32 -1, i32 %p_op_i_i


 <State 4>: 3.89ns
ST_4: StgValue_29 (19)  [1/1] 0.00ns  loc: parse.cpp:10->toplevel.cpp:22
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind

ST_4: tmp_14_i_i (20)  [1/1] 0.00ns  loc: parse.cpp:10->toplevel.cpp:22
:1  %tmp_14_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str5)

ST_4: StgValue_31 (21)  [1/1] 0.00ns  loc: parse.cpp:11->toplevel.cpp:22
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 60, i32 10, [1 x i8]* @p_str16) nounwind

ST_4: StgValue_32 (22)  [1/1] 0.00ns  loc: parse.cpp:12->toplevel.cpp:22
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind

ST_4: tmp_i_i_11 (27)  [1/1] 2.52ns  loc: parse.cpp:19->toplevel.cpp:22
:8  %tmp_i_i_11 = icmp sgt i32 %e, 599999

ST_4: e_1 (28)  [1/1] 1.37ns  loc: parse.cpp:19->toplevel.cpp:22
:9  %e_1 = select i1 %tmp_i_i_11, i32 599999, i32 %e

ST_4: tmp_2_i_i (31)  [1/1] 2.52ns  loc: parse.cpp:22->toplevel.cpp:22
:12  %tmp_2_i_i = icmp sgt i32 %read_count_i_i, %tmp_1_i_i

ST_4: smax9_i_i (32)  [1/1] 1.37ns  loc: parse.cpp:22->toplevel.cpp:22
:13  %smax9_i_i = select i1 %tmp_2_i_i, i32 %read_count_i_i, i32 %tmp_1_i_i

ST_4: StgValue_37 (33)  [1/1] 1.57ns  loc: parse.cpp:21->toplevel.cpp:22
:14  br label %2


 <State 5>: 3.89ns
ST_5: read_count_1_i_i (35)  [1/1] 0.00ns  loc: parse.cpp:22->toplevel.cpp:22
:0  %read_count_1_i_i = phi i32 [ %read_count_i_i, %1 ], [ %tmp_3_i_i, %3 ]

ST_5: tmp_3_i_i (36)  [1/1] 2.44ns  loc: parse.cpp:21->toplevel.cpp:22
:1  %tmp_3_i_i = add nsw i32 %read_count_1_i_i, 1

ST_5: tmp_5_i_i (37)  [1/1] 2.52ns  loc: parse.cpp:21->toplevel.cpp:22
:2  %tmp_5_i_i = icmp slt i32 %read_count_1_i_i, %tmp_1_i_i

ST_5: StgValue_41 (38)  [1/1] 0.00ns  loc: parse.cpp:21->toplevel.cpp:22
:3  br i1 %tmp_5_i_i, label %3, label %4

ST_5: StgValue_42 (40)  [1/1] 0.00ns  loc: parse.cpp:21->toplevel.cpp:22
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind

ST_5: tmp_3_0 (41)  [1/1] 1.00ns  loc: parse.cpp:21->toplevel.cpp:22
:1  %tmp_3_0 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %sig_i_V)

ST_5: StgValue_44 (42)  [1/1] 0.00ns  loc: parse.cpp:21->toplevel.cpp:22
:2  br label %2

ST_5: tmp_7_i_i (44)  [1/1] 2.44ns  loc: parse.cpp:22->toplevel.cpp:22
:0  %tmp_7_i_i = add i32 %smax9_i_i, 1


 <State 6>: 2.52ns
ST_6: tmp_8_i_i (45)  [1/1] 2.52ns  loc: parse.cpp:19->toplevel.cpp:22
:1  %tmp_8_i_i = icmp sgt i32 %e_1, %tmp_7_i_i


 <State 7>: 2.44ns
ST_7: smax8_i_i (46)  [1/1] 0.00ns  loc: parse.cpp:19->toplevel.cpp:22 (grouped into LUT with out node read_count)
:2  %smax8_i_i = select i1 %tmp_8_i_i, i32 %e_1, i32 %tmp_7_i_i

ST_7: read_count (47)  [1/1] 2.44ns  loc: parse.cpp:22->toplevel.cpp:22 (out node of the LUT)
:3  %read_count = add i32 %smax8_i_i, 1

ST_7: StgValue_49 (48)  [1/1] 1.57ns  loc: parse.cpp:22->toplevel.cpp:22
:4  br label %5


 <State 8>: 2.44ns
ST_8: read_count_2_in_i_i (50)  [1/1] 0.00ns
:0  %read_count_2_in_i_i = phi i32 [ %smax9_i_i, %4 ], [ %read_count_1, %6 ]

ST_8: read_count_1 (51)  [1/1] 2.44ns  loc: parse.cpp:21->toplevel.cpp:22
:1  %read_count_1 = add i32 %read_count_2_in_i_i, 1


 <State 9>: 2.52ns
ST_9: tmp_10_i_i (52)  [1/1] 2.52ns  loc: parse.cpp:22->toplevel.cpp:22
:2  %tmp_10_i_i = icmp slt i32 %read_count_1, %e_1

ST_9: StgValue_53 (53)  [1/1] 0.00ns  loc: parse.cpp:22->toplevel.cpp:22
:3  br i1 %tmp_10_i_i, label %6, label %7

ST_9: StgValue_54 (55)  [1/1] 0.00ns  loc: parse.cpp:22->toplevel.cpp:22
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind

ST_9: tmp_3 (56)  [1/1] 1.00ns  loc: parse.cpp:22->toplevel.cpp:22
:1  %tmp_3 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %sig_i_V)

ST_9: StgValue_56 (57)  [1/1] 1.00ns  loc: parse.cpp:22->toplevel.cpp:22
:2  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sig_o_V, float %tmp_3)

ST_9: StgValue_57 (58)  [1/1] 0.00ns  loc: parse.cpp:22->toplevel.cpp:22
:3  br label %5

ST_9: empty_12 (60)  [1/1] 0.00ns  loc: parse.cpp:24->toplevel.cpp:22
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str5, i32 %tmp_14_i_i)

ST_9: StgValue_59 (61)  [1/1] 0.00ns  loc: parse.cpp:10->toplevel.cpp:22
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sig_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hits]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ loc_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sig_o_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (specinterface    ) [ 0000000000]
empty_8             (specinterface    ) [ 0000000000]
empty_9             (specinterface    ) [ 0000000000]
empty_10            (specinterface    ) [ 0000000000]
hits_read           (read             ) [ 0011111111]
StgValue_15         (br               ) [ 0111111111]
read_count_i_i      (phi              ) [ 0011110000]
i_i_i               (phi              ) [ 0010000000]
i_i_i_cast          (zext             ) [ 0000000000]
tmp_i_i             (icmp             ) [ 0011111111]
i                   (add              ) [ 0111111111]
StgValue_21         (br               ) [ 0000000000]
tmp_4               (read             ) [ 0001000000]
StgValue_23         (ret              ) [ 0000000000]
b                   (add              ) [ 0000000000]
e                   (add              ) [ 0000100000]
tmp                 (bitselect        ) [ 0000000000]
p_op_i_i            (add              ) [ 0000000000]
tmp_1_i_i           (select           ) [ 0000110000]
StgValue_29         (specloopname     ) [ 0000000000]
tmp_14_i_i          (specregionbegin  ) [ 0000011111]
StgValue_31         (speclooptripcount) [ 0000000000]
StgValue_32         (specpipeline     ) [ 0000000000]
tmp_i_i_11          (icmp             ) [ 0000000000]
e_1                 (select           ) [ 0000011111]
tmp_2_i_i           (icmp             ) [ 0000000000]
smax9_i_i           (select           ) [ 0000011111]
StgValue_37         (br               ) [ 0011111111]
read_count_1_i_i    (phi              ) [ 0000010000]
tmp_3_i_i           (add              ) [ 0011111111]
tmp_5_i_i           (icmp             ) [ 0011111111]
StgValue_41         (br               ) [ 0000000000]
StgValue_42         (specloopname     ) [ 0000000000]
tmp_3_0             (read             ) [ 0000000000]
StgValue_44         (br               ) [ 0011111111]
tmp_7_i_i           (add              ) [ 0000001100]
tmp_8_i_i           (icmp             ) [ 0000000100]
smax8_i_i           (select           ) [ 0000000000]
read_count          (add              ) [ 0110000011]
StgValue_49         (br               ) [ 0011111111]
read_count_2_in_i_i (phi              ) [ 0000000010]
read_count_1        (add              ) [ 0011111111]
tmp_10_i_i          (icmp             ) [ 0011111111]
StgValue_53         (br               ) [ 0000000000]
StgValue_54         (specloopname     ) [ 0000000000]
tmp_3               (read             ) [ 0000000000]
StgValue_56         (write            ) [ 0000000000]
StgValue_57         (br               ) [ 0011111111]
empty_12            (specregionend    ) [ 0000000000]
StgValue_59         (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sig_i_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_i_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hits">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hits"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="loc_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loc_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sig_o_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_o_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="hits_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hits_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_4_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3_0/5 tmp_3/9 "/>
</bind>
</comp>

<comp id="88" class="1004" name="StgValue_56_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_56/9 "/>
</bind>
</comp>

<comp id="96" class="1005" name="read_count_i_i_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="read_count_i_i (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="read_count_i_i_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="32" slack="1"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="read_count_i_i/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_i_i_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="31" slack="1"/>
<pin id="110" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_i_i_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="31" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="read_count_1_i_i_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="121" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="read_count_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="read_count_1_i_i_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="3"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="read_count_1_i_i/5 "/>
</bind>
</comp>

<comp id="129" class="1005" name="read_count_2_in_i_i_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="131" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="read_count_2_in_i_i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="read_count_2_in_i_i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="4"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="read_count_2_in_i_i/8 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_i_i_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i_i_cast/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_i_i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="31" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="b_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="0" index="1" bw="11" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="e_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="0" index="1" bw="11" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="6" slack="0"/>
<pin id="167" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_op_i_i_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="0" index="1" bw="11" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_op_i_i/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_1_i_i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_i_i/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_i_i_11_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_11/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="e_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="1"/>
<pin id="193" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e_1/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_2_i_i_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="2"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i_i/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="smax9_i_i_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="2"/>
<pin id="204" dir="0" index="2" bw="32" slack="1"/>
<pin id="205" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax9_i_i/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_3_i_i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_i_i/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_5_i_i_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i_i/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_7_i_i_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7_i_i/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_8_i_i_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="2"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_i_i/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="smax8_i_i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="32" slack="3"/>
<pin id="231" dir="0" index="2" bw="32" slack="2"/>
<pin id="232" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax8_i_i/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="read_count_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_count/7 "/>
</bind>
</comp>

<comp id="239" class="1004" name="read_count_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_count_1/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_10_i_i_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="32" slack="5"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_i_i/9 "/>
</bind>
</comp>

<comp id="249" class="1005" name="hits_read_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hits_read "/>
</bind>
</comp>

<comp id="257" class="1005" name="i_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="31" slack="0"/>
<pin id="259" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_4_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="269" class="1005" name="e_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_1_i_i_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i "/>
</bind>
</comp>

<comp id="282" class="1005" name="e_1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2"/>
<pin id="284" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="e_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="smax9_i_i_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="smax9_i_i "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_3_i_i_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3_i_i "/>
</bind>
</comp>

<comp id="303" class="1005" name="tmp_7_i_i_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_8_i_i_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i_i "/>
</bind>
</comp>

<comp id="314" class="1005" name="read_count_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="read_count "/>
</bind>
</comp>

<comp id="319" class="1005" name="read_count_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="read_count_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="62" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="66" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="82" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="128"><net_src comp="96" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="141"><net_src comp="112" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="112" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="153" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="163" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="171" pin="2"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="58" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="58" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="96" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="96" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="122" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="122" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="237"><net_src comp="228" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="132" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="252"><net_src comp="70" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="260"><net_src comp="147" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="265"><net_src comp="76" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="272"><net_src comp="158" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="278"><net_src comp="176" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="285"><net_src comp="189" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="292"><net_src comp="201" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="298"><net_src comp="208" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="306"><net_src comp="219" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="312"><net_src comp="224" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="317"><net_src comp="233" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="322"><net_src comp="239" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="245" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sig_o_V | {9 }
 - Input state : 
	Port: parse : sig_i_V | {5 9 }
	Port: parse : hits | {1 }
	Port: parse : loc_V | {2 }
	Port: parse : sig_o_V | {}
  - Chain level:
	State 1
	State 2
		i_i_i_cast : 1
		tmp_i_i : 2
		i : 1
		StgValue_21 : 3
	State 3
		tmp : 1
		tmp_1_i_i : 2
	State 4
		e_1 : 1
		smax9_i_i : 1
	State 5
		tmp_3_i_i : 1
		tmp_5_i_i : 1
		StgValue_41 : 2
	State 6
	State 7
		read_count : 1
	State 8
		read_count_1 : 1
	State 9
		StgValue_53 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |         i_fu_147        |    0    |    31   |
|          |         b_fu_153        |    0    |    32   |
|          |         e_fu_158        |    0    |    32   |
|    add   |     p_op_i_i_fu_171     |    0    |    32   |
|          |     tmp_3_i_i_fu_208    |    0    |    32   |
|          |     tmp_7_i_i_fu_219    |    0    |    32   |
|          |    read_count_fu_233    |    0    |    32   |
|          |   read_count_1_fu_239   |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |     tmp_1_i_i_fu_176    |    0    |    32   |
|  select  |        e_1_fu_189       |    0    |    32   |
|          |     smax9_i_i_fu_201    |    0    |    32   |
|          |     smax8_i_i_fu_228    |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |      tmp_i_i_fu_142     |    0    |    11   |
|          |    tmp_i_i_11_fu_184    |    0    |    11   |
|   icmp   |     tmp_2_i_i_fu_196    |    0    |    11   |
|          |     tmp_5_i_i_fu_214    |    0    |    11   |
|          |     tmp_8_i_i_fu_224    |    0    |    11   |
|          |    tmp_10_i_i_fu_245    |    0    |    11   |
|----------|-------------------------|---------|---------|
|          |   hits_read_read_fu_70  |    0    |    0    |
|   read   |     tmp_4_read_fu_76    |    0    |    0    |
|          |      grp_read_fu_82     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_56_write_fu_88 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    i_i_i_cast_fu_138    |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|        tmp_fu_163       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   449   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        e_1_reg_282        |   32   |
|         e_reg_269         |   32   |
|     hits_read_reg_249     |   32   |
|       i_i_i_reg_108       |   31   |
|         i_reg_257         |   31   |
|  read_count_1_i_i_reg_119 |   32   |
|    read_count_1_reg_319   |   32   |
|read_count_2_in_i_i_reg_129|   32   |
|   read_count_i_i_reg_96   |   32   |
|     read_count_reg_314    |   32   |
|     smax9_i_i_reg_289     |   32   |
|     tmp_1_i_i_reg_275     |   32   |
|     tmp_3_i_i_reg_295     |   32   |
|       tmp_4_reg_262       |   32   |
|     tmp_7_i_i_reg_303     |   32   |
|     tmp_8_i_i_reg_309     |    1   |
+---------------------------+--------+
|           Total           |   479  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| read_count_i_i_reg_96 |  p0  |   2  |  32  |   64   ||    32   |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   64   ||  1.571  ||    32   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   449  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   32   |
|  Register |    -   |   479  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   479  |   481  |
+-----------+--------+--------+--------+
