
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003359                       # Number of seconds simulated
sim_ticks                                  3358583469                       # Number of ticks simulated
final_tick                               574889621145                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 353731                       # Simulator instruction rate (inst/s)
host_op_rate                                   455001                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 276417                       # Simulator tick rate (ticks/s)
host_mem_usage                               16920768                       # Number of bytes of host memory used
host_seconds                                 12150.42                       # Real time elapsed on the host
sim_insts                                  4297984130                       # Number of instructions simulated
sim_ops                                    5528450132                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       215936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       260864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       116992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        90624                       # Number of bytes read from this memory
system.physmem.bytes_read::total               705792                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       199808                       # Number of bytes written to this memory
system.physmem.bytes_written::total            199808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1687                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2038                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          914                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          708                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5514                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1561                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1561                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1562564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64293772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1600675                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     77670840                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1676897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     34833733                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1524452                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     26982804                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               210145737                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1562564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1600675                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1676897                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1524452                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6364588                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          59491748                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               59491748                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          59491748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1562564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64293772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1600675                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     77670840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1676897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     34833733                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1524452                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     26982804                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              269637485                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8054158                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2856384                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2490218                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189554                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1438382                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1383458                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200847                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5743                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3502806                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15868862                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2856384                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584305                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3359984                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         877505                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        347960                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1722620                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91379                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7897550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.315470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.291431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4537566     57.46%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601828      7.62%     65.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293440      3.72%     68.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221560      2.81%     71.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181641      2.30%     73.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160235      2.03%     75.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54442      0.69%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195940      2.48%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1650898     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7897550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354647                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.970270                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3626430                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       324684                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3246118                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16353                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683964                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312879                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2855                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17735962                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4401                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683964                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3777724                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         143273                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40035                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109886                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       142661                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17174425                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70937                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        59236                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22744612                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78202361                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78202361                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903410                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7841166                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2159                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1158                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           363591                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2627985                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595956                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7700                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       168491                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16148161                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13774409                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18105                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4664866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12664434                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          122                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7897550                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.744137                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.859536                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2836734     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1684410     21.33%     57.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       839073     10.62%     67.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       996719     12.62%     80.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       749612      9.49%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477046      6.04%     96.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       206671      2.62%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60288      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46997      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7897550                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58495     72.96%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12537     15.64%     88.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9137     11.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10807144     78.46%     78.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109529      0.80%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2360438     17.14%     96.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       496302      3.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13774409                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710223                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80169                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005820                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35544642                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20815298                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13290200                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13854578                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22501                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       739910                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156197                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683964                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          81912                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7256                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16150322                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63289                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2627985                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595956                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1143                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3930                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           41                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          116                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95898                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111360                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207258                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13471417                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257904                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302992                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2740895                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017309                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482991                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.672604                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13315606                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13290200                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996993                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19701737                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.650104                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405903                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370185                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4780256                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2038                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187792                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7213586                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.576218                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.290076                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3376333     46.81%     46.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1533956     21.26%     68.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838694     11.63%     79.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305284      4.23%     83.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261552      3.63%     87.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115770      1.60%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280328      3.89%     93.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77389      1.07%     94.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       424280      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7213586                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370185                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327831                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       424280                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22939643                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32985765                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3565                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 156608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.805416                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.805416                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.241595                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.241595                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62375843                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17442589                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18298517                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2036                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8054158                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2936414                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2382536                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200050                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1212851                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1151222                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          312745                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8576                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3071821                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16180587                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2936414                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1463967                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3413795                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1051713                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        544486                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1511982                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        91939                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7877213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.531582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.326983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4463418     56.66%     56.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          214443      2.72%     59.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          242782      3.08%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          443114      5.63%     68.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          199394      2.53%     70.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          306526      3.89%     74.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          168445      2.14%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141143      1.79%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1697948     21.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7877213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364584                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.008973                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3241888                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       499820                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3257435                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32886                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        845179                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       498908                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3033                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19249976                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4614                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        845179                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3418837                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         129816                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       128041                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3109185                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       246150                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18491353                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3700                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132601                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71490                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          505                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25905128                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86135452                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86135452                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15931255                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9973809                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3870                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2319                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           633047                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1723441                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       881390                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12286                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       265896                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17375859                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3870                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13988940                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27742                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5866059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17574812                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          720                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7877213                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.775874                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.924287                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2758695     35.02%     35.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1674115     21.25%     56.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1129533     14.34%     70.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       790529     10.04%     80.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       663589      8.42%     89.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       355483      4.51%     93.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       354259      4.50%     98.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        81233      1.03%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69777      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7877213                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         101426     76.59%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14176     10.70%     87.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16829     12.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11662167     83.37%     83.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       197537      1.41%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1542      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1394089      9.97%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       733605      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13988940                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.736859                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             132435                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009467                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36015268                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23245936                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13583147                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14121375                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27032                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       672539                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          189                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       222918                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        845179                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          51418                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8366                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17379729                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60892                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1723441                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       881390                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2301                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6121                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118293                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114856                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       233149                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13723828                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1300574                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       265110                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2004857                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1943986                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            704283                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.703943                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13593760                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13583147                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8889967                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24942952                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.686476                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356412                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9337861                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11468868                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5910897                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3150                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202559                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7032034                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.630946                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.162754                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2774383     39.45%     39.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1916340     27.25%     66.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       786432     11.18%     77.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       391661      5.57%     83.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       399703      5.68%     89.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       156822      2.23%     91.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171544      2.44%     93.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88697      1.26%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       346452      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7032034                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9337861                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11468868                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1709367                       # Number of memory references committed
system.switch_cpus1.commit.loads              1050899                       # Number of loads committed
system.switch_cpus1.commit.membars               1566                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1649040                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10332419                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       233359                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       346452                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24065191                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35605505                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 176945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9337861                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11468868                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9337861                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862527                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862527                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.159384                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.159384                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61695630                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18779197                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17819744                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3144                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8054158                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3033215                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2471970                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       201618                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1232102                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1174554                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          322743                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8812                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3117984                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16564330                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3033215                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1497297                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3469034                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1087868                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        457026                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1529695                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87095                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7927279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.589115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.375521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4458245     56.24%     56.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          241381      3.04%     59.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          251735      3.18%     62.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          398437      5.03%     67.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          188145      2.37%     69.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          264578      3.34%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          178776      2.26%     75.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          131509      1.66%     77.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1814473     22.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7927279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376602                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.056618                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3284832                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       414553                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3318225                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        27706                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        881959                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       513626                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1297                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19785191                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4668                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        881959                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3451521                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          97839                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       104251                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3177146                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       214559                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19068667                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        123046                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        63987                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26700495                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88889417                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88889417                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16245312                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10455097                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3279                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1680                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           571969                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1778434                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       916239                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9497                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       307447                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17869573                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3295                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14170680                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25085                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6188959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19102917                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7927279                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.787584                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.929942                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2747416     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1717793     21.67%     56.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1125623     14.20%     70.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       755171      9.53%     80.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       694230      8.76%     88.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       386881      4.88%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       349252      4.41%     98.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        78013      0.98%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        72900      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7927279                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         106180     77.51%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15662     11.43%     88.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15148     11.06%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11826127     83.45%     83.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       188486      1.33%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1597      0.01%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1404520      9.91%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       749950      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14170680                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.759424                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             136990                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009667                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36430713                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24061943                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13764759                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14307670                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20358                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       715568                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       243566                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        881959                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          57822                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12561                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17872869                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        42180                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1778434                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       916239                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1672                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10594                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       120325                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       235014                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13913649                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1310685                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       257030                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2033851                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1976599                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            723166                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.727511                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13775365                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13764759                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9032190                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25684895                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.709025                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351654                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9465832                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11653885                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6218967                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3259                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       203274                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7045320                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.654131                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174839                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2696402     38.27%     38.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1996301     28.34%     66.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       793331     11.26%     77.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       396556      5.63%     83.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       366296      5.20%     88.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166167      2.36%     91.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       181883      2.58%     93.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        93135      1.32%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       355249      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7045320                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9465832                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11653885                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1735532                       # Number of memory references committed
system.switch_cpus2.commit.loads              1062862                       # Number of loads committed
system.switch_cpus2.commit.membars               1623                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1682551                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10498406                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       240161                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       355249                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24562754                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36628725                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 126879                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9465832                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11653885                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9465832                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.850866                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.850866                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.175273                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.175273                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62464565                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19087706                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18215654                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8054158                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2985377                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2432634                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       202570                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1215521                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1162490                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          314466                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8994                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3126830                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16286147                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2985377                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1476956                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3609211                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1040534                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        451460                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1532065                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        82524                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8023608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.510299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.325347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4414397     55.02%     55.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          374906      4.67%     59.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          372562      4.64%     64.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          462810      5.77%     70.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          141725      1.77%     71.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          181933      2.27%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152822      1.90%     76.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          139923      1.74%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1782530     22.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8023608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.370663                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.022079                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3279605                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       425829                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3449532                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        32846                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        835795                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       504592                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19414864                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1946                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        835795                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3428796                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          46392                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       207316                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3330948                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       174352                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18745456                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        107325                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        47499                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26330569                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87327578                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87327578                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16326454                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10004058                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3493                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1864                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           483556                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1733440                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       898030                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8039                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       277843                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17617744                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3498                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14182142                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29844                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5881879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17748960                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          185                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8023608                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.767552                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.909842                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2855605     35.59%     35.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1665815     20.76%     56.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1113074     13.87%     70.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       774628      9.65%     79.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       770078      9.60%     89.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       369191      4.60%     94.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       352350      4.39%     98.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        57008      0.71%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        65859      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8023608                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          90017     75.49%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15046     12.62%     88.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14188     11.90%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11853964     83.58%     83.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       177454      1.25%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1620      0.01%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1402114      9.89%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       746990      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14182142                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.760847                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             119251                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008409                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36536986                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23503238                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13786829                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14301393                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        17600                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       667885                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       221461                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        835795                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          24577                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4086                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17621242                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        37628                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1733440                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       898030                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1847                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3220                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       122605                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       114662                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       237267                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13937368                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1310016                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       244773                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2031764                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1990718                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            721748                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.730456                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13802579                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13786829                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8948581                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25250408                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.711765                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354394                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9496397                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11706167                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5915099                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3313                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       204019                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7187813                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.628613                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.161459                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2835199     39.44%     39.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1961172     27.28%     66.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       797390     11.09%     77.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       433877      6.04%     83.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       379448      5.28%     89.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       154933      2.16%     91.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       174022      2.42%     93.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       102181      1.42%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       349591      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7187813                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9496397                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11706167                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1742124                       # Number of memory references committed
system.switch_cpus3.commit.loads              1065555                       # Number of loads committed
system.switch_cpus3.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1698609                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10538068                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       241977                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       349591                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24459319                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36079151                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1830                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  30550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9496397                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11706167                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9496397                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.848128                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.848128                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.179068                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.179068                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        62559412                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19164054                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17934752                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3308                       # number of misc regfile writes
system.l2.replacements                           5515                       # number of replacements
system.l2.tagsinuse                      16378.549104                       # Cycle average of tags in use
system.l2.total_refs                           714931                       # Total number of references to valid blocks.
system.l2.sampled_refs                          21887                       # Sample count of references to valid blocks.
system.l2.avg_refs                          32.664641                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           130.047997                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     36.953583                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    872.211803                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     35.738104                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    990.913087                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     39.293647                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    453.715872                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     36.472921                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    334.675615                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4237.019063                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4074.000339                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2907.739787                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2229.767286                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007937                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002255                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.053236                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002181                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.060481                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002398                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.027693                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002226                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.020427                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.258607                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.248657                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.177474                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.136094                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999667                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3722                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4875                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3285                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2911                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14803                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3909                       # number of Writeback hits
system.l2.Writeback_hits::total                  3909                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           58                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   172                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3746                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4933                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3337                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2949                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14975                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3746                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4933                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3337                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2949                       # number of overall hits
system.l2.overall_hits::total                   14975                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1687                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2038                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          914                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          708                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5514                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1687                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2038                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          914                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          708                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5514                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1687                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2038                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          914                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          708                       # number of overall misses
system.l2.overall_misses::total                  5514                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2651592                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    104133006                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2488585                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    120417214                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2336210                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     59131378                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2399845                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     44384500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       337942330                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2651592                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    104133006                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2488585                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    120417214                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2336210                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     59131378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2399845                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     44384500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        337942330                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2651592                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    104133006                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2488585                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    120417214                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2336210                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     59131378                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2399845                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     44384500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       337942330                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5409                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6913                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4199                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3619                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               20317                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3909                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3909                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           58                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               172                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5433                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6971                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4251                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3657                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20489                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5433                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6971                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4251                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3657                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20489                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.311888                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.294807                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.217671                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.195634                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.271398                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.310510                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.292354                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.215008                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.193601                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.269120                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.310510                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.292354                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.215008                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.193601                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.269120                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 64672.975610                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61726.737404                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 59252.023810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59085.973503                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 53095.681818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64695.161926                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 59996.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 62689.971751                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61288.054044                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 64672.975610                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61726.737404                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 59252.023810                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59085.973503                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 53095.681818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64695.161926                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 59996.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 62689.971751                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61288.054044                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 64672.975610                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61726.737404                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 59252.023810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59085.973503                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 53095.681818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64695.161926                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 59996.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 62689.971751                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61288.054044                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1561                       # number of writebacks
system.l2.writebacks::total                      1561                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1687                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2038                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          914                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          708                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5514                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5514                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5514                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2419039                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     94356501                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2250223                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    108660672                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2085413                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     53849656                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2171392                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     40298011                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    306090907                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2419039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     94356501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2250223                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    108660672                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2085413                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     53849656                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2171392                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     40298011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    306090907                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2419039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     94356501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2250223                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    108660672                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2085413                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     53849656                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2171392                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     40298011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    306090907                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.311888                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.294807                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.217671                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.195634                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.271398                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.310510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.292354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.215008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.193601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.269120                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.310510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.292354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.215008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.193601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.269120                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 59000.951220                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55931.535862                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53576.738095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53317.307164                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47395.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58916.472648                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 54284.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 56918.094633                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55511.589953                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 59000.951220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55931.535862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 53576.738095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53317.307164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 47395.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58916.472648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 54284.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 56918.094633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55511.589953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 59000.951220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55931.535862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 53576.738095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53317.307164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 47395.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58916.472648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 54284.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 56918.094633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55511.589953                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.506696                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001755091                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1782482.368327                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.264420                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.242277                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066129                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825709                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891838                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1722570                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1722570                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1722570                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1722570                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1722570                       # number of overall hits
system.cpu0.icache.overall_hits::total        1722570                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           50                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           50                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           50                       # number of overall misses
system.cpu0.icache.overall_misses::total           50                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3574053                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3574053                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3574053                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3574053                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3574053                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3574053                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1722620                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1722620                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1722620                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1722620                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1722620                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1722620                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 71481.060000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71481.060000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 71481.060000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71481.060000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 71481.060000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71481.060000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3101471                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3101471                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3101471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3101471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3101471                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3101471                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 70487.977273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70487.977273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 70487.977273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70487.977273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 70487.977273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70487.977273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5433                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250982                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5689                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39242.570223                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   202.389858                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    53.610142                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.790585                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.209415                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056527                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056527                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1122                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1122                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1018                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1018                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2494111                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2494111                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2494111                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2494111                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17266                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17266                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17338                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17338                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17338                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17338                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    802148513                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    802148513                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2712497                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2712497                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    804861010                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    804861010                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    804861010                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    804861010                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073793                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073793                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511449                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511449                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511449                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511449                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008326                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008326                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006904                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006904                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006904                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006904                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46458.271343                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46458.271343                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 37673.569444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37673.569444                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46421.790864                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46421.790864                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46421.790864                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46421.790864                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          934                       # number of writebacks
system.cpu0.dcache.writebacks::total              934                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11857                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11857                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11905                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11905                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11905                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11905                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5409                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5409                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5433                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5433                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5433                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5433                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    140483388                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    140483388                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       647129                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       647129                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    141130517                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    141130517                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    141130517                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    141130517                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002163                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002163                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002163                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002163                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25972.155297                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25972.155297                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 26963.708333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26963.708333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25976.535432                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25976.535432                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25976.535432                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25976.535432                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.417730                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088485275                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2101322.924710                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.417730                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063169                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1511924                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1511924                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1511924                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1511924                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1511924                       # number of overall hits
system.cpu1.icache.overall_hits::total        1511924                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3514469                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3514469                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3514469                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3514469                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3514469                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3514469                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1511982                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1511982                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1511982                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1511982                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1511982                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1511982                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 60594.293103                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60594.293103                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 60594.293103                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60594.293103                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 60594.293103                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60594.293103                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2908882                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2908882                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2908882                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2908882                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2908882                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2908882                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 63236.565217                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63236.565217                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 63236.565217                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63236.565217                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 63236.565217                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63236.565217                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6971                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177682987                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7227                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24585.995157                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.043519                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.956481                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886889                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113111                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1014380                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1014380                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       655031                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        655031                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2239                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2239                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1572                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1572                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1669411                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1669411                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1669411                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1669411                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13493                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13493                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          227                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          227                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13720                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13720                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13720                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    469038979                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    469038979                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9389311                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9389311                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    478428290                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    478428290                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    478428290                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    478428290                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1027873                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1027873                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       655258                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       655258                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1683131                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1683131                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1683131                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1683131                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013127                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013127                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000346                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000346                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008151                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008151                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008151                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008151                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34761.652635                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34761.652635                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41362.603524                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41362.603524                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34870.866618                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34870.866618                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34870.866618                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34870.866618                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1263                       # number of writebacks
system.cpu1.dcache.writebacks::total             1263                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6580                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6580                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          169                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          169                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6749                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6749                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6913                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6913                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6971                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6971                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6971                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6971                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    168831160                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    168831160                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1636098                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1636098                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    170467258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    170467258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    170467258                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    170467258                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006726                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006726                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004142                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004142                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004142                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004142                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24422.271083                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24422.271083                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 28208.586207                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28208.586207                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24453.773921                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24453.773921                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24453.773921                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24453.773921                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               503.778731                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086305662                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2138396.972441                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.778731                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066953                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.807338                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1529636                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1529636                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1529636                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1529636                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1529636                       # number of overall hits
system.cpu2.icache.overall_hits::total        1529636                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           59                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           59                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           59                       # number of overall misses
system.cpu2.icache.overall_misses::total           59                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3462546                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3462546                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3462546                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3462546                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3462546                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3462546                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1529695                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1529695                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1529695                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1529695                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1529695                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1529695                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 58687.220339                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58687.220339                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 58687.220339                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58687.220339                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 58687.220339                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58687.220339                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2759276                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2759276                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2759276                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2759276                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2759276                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2759276                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 59984.260870                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59984.260870                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 59984.260870                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59984.260870                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 59984.260870                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59984.260870                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4251                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166152851                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4507                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36865.509430                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   222.969757                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    33.030243                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.870976                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.129024                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1025796                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1025796                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       669229                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        669229                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1625                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1625                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1623                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1695025                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1695025                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1695025                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1695025                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10616                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10616                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          167                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10783                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10783                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10783                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10783                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    404586167                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    404586167                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5392076                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5392076                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    409978243                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    409978243                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    409978243                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    409978243                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1036412                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1036412                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       669396                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       669396                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1705808                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1705808                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1705808                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1705808                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010243                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010243                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000249                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000249                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006321                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006321                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006321                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006321                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 38110.980313                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38110.980313                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 32287.880240                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32287.880240                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 38020.795975                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38020.795975                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 38020.795975                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38020.795975                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          894                       # number of writebacks
system.cpu2.dcache.writebacks::total              894                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6417                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6417                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6532                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6532                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6532                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6532                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4199                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4199                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4251                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4251                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4251                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4251                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     90916161                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     90916161                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1196914                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1196914                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     92113075                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     92113075                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     92113075                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     92113075                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002492                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002492                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002492                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002492                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21651.860205                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21651.860205                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 23017.576923                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23017.576923                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21668.566220                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21668.566220                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21668.566220                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21668.566220                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               505.592735                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089493323                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2140458.394892                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.592735                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060245                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.810245                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1532014                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1532014                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1532014                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1532014                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1532014                       # number of overall hits
system.cpu3.icache.overall_hits::total        1532014                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3342063                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3342063                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3342063                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3342063                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3342063                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3342063                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1532065                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1532065                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1532065                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1532065                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1532065                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1532065                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 65530.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65530.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 65530.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65530.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 65530.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65530.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2754310                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2754310                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2754310                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2754310                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2754310                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2754310                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 67178.292683                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67178.292683                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 67178.292683                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67178.292683                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 67178.292683                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67178.292683                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3657                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161221590                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3913                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              41201.530795                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   220.921798                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    35.078202                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.862976                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.137024                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1026848                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1026848                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       673005                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        673005                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1786                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1786                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1654                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1654                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1699853                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1699853                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1699853                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1699853                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7184                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7184                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          147                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          147                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7331                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7331                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7331                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7331                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    226668344                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    226668344                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5221129                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5221129                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    231889473                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    231889473                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    231889473                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    231889473                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1034032                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1034032                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       673152                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       673152                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1707184                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1707184                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1707184                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1707184                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006948                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006948                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000218                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000218                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004294                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004294                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004294                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004294                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31551.829621                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31551.829621                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 35517.884354                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 35517.884354                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 31631.356295                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31631.356295                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 31631.356295                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31631.356295                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          818                       # number of writebacks
system.cpu3.dcache.writebacks::total              818                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3565                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3565                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          109                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          109                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3674                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3674                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3674                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3674                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3619                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3619                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           38                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3657                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3657                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3657                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3657                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     76704705                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     76704705                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       986425                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       986425                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     77691130                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     77691130                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     77691130                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     77691130                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003500                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003500                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002142                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002142                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002142                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002142                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data        21195                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total        21195                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 25958.552632                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25958.552632                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21244.498223                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21244.498223                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21244.498223                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21244.498223                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
