

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Sun Aug 28 13:55:18 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        ws
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a15t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.606 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     81|    -|
|FIFO             |        -|   -|     99|     67|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     44|    -|
|Register         |        -|   -|     30|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    129|    192|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |       50|  45|  20800|  10400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+----+----+-----+------+-----+---------+
    |       Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+----+----+-----+------+-----+---------+
    |data_fifo_fifo_U  |        0|  99|   0|    -|     8|   10|       80|
    +------------------+---------+----+----+-----+------+-----+---------+
    |Total             |        0|  99|   0|    0|     8|   10|       80|
    +------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln870_1_fu_334_p2      |         +|   0|  0|  18|          11|           1|
    |add_ln870_fu_280_p2        |         +|   0|  0|  13|           4|           1|
    |ap_condition_178           |       and|   0|  0|   2|           1|           1|
    |ap_condition_53            |       and|   0|  0|   2|           1|           1|
    |tmp_1_nbreadreq_fu_138_p3  |       and|   0|  0|   2|           1|           0|
    |icmp_ln1057_fu_302_p2      |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln70_fu_314_p2        |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |or_ln59_1_fu_376_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln59_fu_370_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln93_1_fu_406_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln93_fu_400_p2          |        or|   0|  0|   2|           1|           1|
    |tx                         |        or|   0|  0|   2|           1|           1|
    |select_ln72_fu_320_p3      |    select|   0|  0|   2|           1|           2|
    |xor_ln136_fu_197_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln140_fu_190_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln53_fu_235_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln59_fu_364_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln93_fu_394_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  81|          45|          37|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |bit_counter_V   |   9|          2|   11|         22|
    |bits_shifted_V  |   9|          2|    4|          8|
    |shift_reg_V     |   9|          2|   10|         20|
    |state           |  17|          4|    2|          8|
    +----------------+----+-----------+-----+-----------+
    |Total           |  44|         10|   27|         58|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |bit_counter_V   |  11|   0|   11|          0|
    |bits_shifted_V  |   4|   0|    4|          0|
    |load_d          |   1|   0|    1|          0|
    |shift_reg_V     |  10|   0|   10|          0|
    |state           |   2|   0|    2|          0|
    |write_d         |   1|   0|    1|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  30|   0|   30|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+--------------+--------------+--------------+
| RTL Ports| Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------+-----+-----+--------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_none|           top|  return value|
|ap_rst    |   in|    1|  ap_ctrl_none|           top|  return value|
|data      |   in|    8|       ap_none|          data|        scalar|
|load      |   in|    1|       ap_none|          load|        scalar|
|write_r   |   in|    1|       ap_none|       write_r|        scalar|
|full      |  out|    1|       ap_none|          full|       pointer|
|empty     |  out|    1|       ap_none|         empty|       pointer|
|tx        |  out|    1|       ap_none|            tx|       pointer|
+----------+-----+-----+--------------+--------------+--------------+

