
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: MEHRDADHESSC8F4

Implementation : impl1

# Written on Thu Jun 18 21:57:01 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                   Requested     Requested     Clock                                                Clock                     Clock
Level     Clock                                   Frequency     Period        Type                                                 Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                  1.0 MHz       1000.000      system                                               system_clkgroup           0    
                                                                                                                                                                  
0 -       my_pll_64mhz|CLKOP_inferred_clock       1.0 MHz       1000.000      inferred                                             Autoconstr_clkgroup_0     33   
1 .         clockDivider|clkOut_derived_clock     1.0 MHz       1000.000      derived (from my_pll_64mhz|CLKOP_inferred_clock)     Autoconstr_clkgroup_0     311  
==================================================================================================================================================================


Clock Load Summary
******************

                                      Clock     Source                                       Clock Pin                          Non-clock Pin     Non-clock Pin                   
Clock                                 Load      Pin                                          Seq Example                        Seq Example       Comb Example                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                0         -                                            -                                  -                 -                               
                                                                                                                                                                                  
my_pll_64mhz|CLKOP_inferred_clock     33        my_pll_instance.PLLInst_0.CLKOP(EHXPLLL)     IQSerializer_0.ICounter[3:0].C     -                 IQSerializer_0.un1_clk.I[0](inv)
clockDivider|clkOut_derived_clock     311       clockDivider_0.clkOut.Q[0](sdffre)           loraModulator_0.IQStart.C          -                 -                               
==================================================================================================================================================================================
