<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="FIFO" module="FIFO" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2022 12 23 14:51:05.199" version="5.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="FIFO.lpc" type="lpc" modified="2022 12 23 14:51:03.702"/>
		<File name="FIFO.vhd" type="top_level_vhdl" modified="2022 12 23 14:51:03.733"/>
		<File name="FIFO_tmpl.vhd" type="template_vhdl" modified="2022 12 23 14:51:03.733"/>
		<File name="tb_FIFO_tmpl.vhd" type="testbench_vhdl" modified="2022 12 23 14:51:03.748"/>
  </Package>
</DiamondModule>
