{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 19:26:39 2019 " "Info: Processing started: Mon Dec 09 19:26:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-sd2 -c CPU-sd2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-sd2 -c CPU-sd2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegX " "Info: Found entity 1: RegX" {  } { { "RegX.v" "" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/RegX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/CPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/ULA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Info: Found entity 1: MEM" {  } { { "MEM.v" "" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/MEM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regy.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regy.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegY " "Info: Found entity 1: RegY" {  } { { "RegY.v" "" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/RegY.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regz.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegZ " "Info: Found entity 1: RegZ" {  } { { "RegZ.v" "" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/RegZ.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Info: Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/Control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "contador CPU.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(8): created implicit net for \"contador\"" {  } { { "CPU.v" "" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/CPU.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:memoria " "Info: Elaborating entity \"MEM\" for hierarchy \"MEM:memoria\"" {  } { { "CPU.v" "memoria" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/CPU.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:controle " "Info: Elaborating entity \"Control\" for hierarchy \"Control:controle\"" {  } { { "CPU.v" "controle" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/CPU.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "CPU.v" "ula" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/CPU.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ulaout ULA.v(9) " "Warning (10240): Verilog HDL Always Construct warning at ULA.v(9): inferring latch(es) for variable \"ulaout\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/ULA.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaout\[0\] ULA.v(9) " "Info (10041): Inferred latch for \"ulaout\[0\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaout\[1\] ULA.v(9) " "Info (10041): Inferred latch for \"ulaout\[1\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaout\[2\] ULA.v(9) " "Info (10041): Inferred latch for \"ulaout\[2\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaout\[3\] ULA.v(9) " "Info (10041): Inferred latch for \"ulaout\[3\]\" at ULA.v(9)" {  } { { "ULA.v" "" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/ULA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegX RegX:registradorX " "Info: Elaborating entity \"RegX\" for hierarchy \"RegX:registradorX\"" {  } { { "CPU.v" "registradorX" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/CPU.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegY RegY:registradorY " "Info: Elaborating entity \"RegY\" for hierarchy \"RegY:registradorY\"" {  } { { "CPU.v" "registradorY" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/CPU.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegZ RegZ:registradorZ " "Info: Elaborating entity \"RegZ\" for hierarchy \"RegZ:registradorZ\"" {  } { { "CPU.v" "registradorZ" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/CPU.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clock RegZ:registradorZ\|clock " "Error: Net \"clock\", which fans out to \"RegZ:registradorZ\|clock\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "MEM:memoria\|current_state\[0\] " "Error: Net is fed by \"MEM:memoria\|current_state\[0\]\"" {  } { { "MEM.v" "current_state\[0\]" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/MEM.v" 18 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock " "Error: Net is fed by \"clock\"" {  } { { "CPU.v" "clock" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/CPU.v" 2 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "CPU.v" "clock" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/CPU.v" 2 -1 0 } } { "RegZ.v" "clock" { Text "C:/Users/Artur/Desktop/Proj2SD/ProjetoSD2/CPU-sd2/RegZ.v" 2 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Error: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 09 19:26:40 2019 " "Error: Processing ended: Mon Dec 09 19:26:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
