<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1719055.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1719055.v</a>
defines: 
time_elapsed: 1.992s
ram usage: 43548 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpexh5_vo9/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1719055.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1719055.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1719055.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1719055.v:1</a>: No timescale set for &#34;array_assign&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1719055.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1719055.v:1</a>: Compile module &#34;work@array_assign&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1719055.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1719055.v:1</a>: Top level module &#34;work@array_assign&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpexh5_vo9/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_array_assign
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpexh5_vo9/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpexh5_vo9/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@array_assign)
 |vpiName:work@array_assign
 |uhdmallPackages:
 \_package: builtin, parent:work@array_assign
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@array_assign, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1719055.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1719055.v</a>, line:1, parent:work@array_assign
   |vpiDefName:work@array_assign
   |vpiFullName:work@array_assign
   |vpiProcess:
   \_always: , line:11
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:11
       |vpiCondition:
       \_ref_obj: (as_wr), line:11
         |vpiName:as_wr
         |vpiFullName:work@array_assign.as_wr
       |vpiStmt:
       \_for_stmt: , line:12
         |vpiFullName:work@array_assign
         |vpiCondition:
         \_operation: , line:12
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (ii), line:12
             |vpiName:ii
             |vpiFullName:work@array_assign.ii
           |vpiOperand:
           \_operation: , line:12
             |vpiOpType:24
             |vpiOperand:
             \_ref_obj: (MSB), line:12
               |vpiName:MSB
               |vpiFullName:work@array_assign.MSB
             |vpiOperand:
             \_constant: , line:12
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:12
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:12
             |vpiFullName:work@array_assign
         |vpiForIncStmt:
         \_operation: , line:12
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (ii), line:12
             |vpiName:ii
         |vpiStmt:
         \_begin: , line:13
           |vpiFullName:work@array_assign
           |vpiStmt:
           \_sys_func_call: ($display), line:14
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:14
               |vpiConstType:6
               |vpiDecompile:&#34;  %t  ar_reg=%0d    w_assign=%0d&#34;
               |vpiSize:34
               |STRING:&#34;  %t  ar_reg=%0d    w_assign=%0d&#34;
             |vpiArgument:
             \_sys_func_call: ($time), line:14
               |vpiName:$time
             |vpiArgument:
             \_bit_select: (ar_reg), line:14
               |vpiName:ar_reg
               |vpiIndex:
               \_ref_obj: (ii), line:14
                 |vpiName:ii
             |vpiArgument:
             \_ref_obj: (as_wr), line:14
               |vpiName:as_wr
           |vpiStmt:
           \_sys_func_call: ($display), line:15
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:15
               |vpiConstType:6
               |vpiDecompile:&#34;  %t    ar_reg[0]=3&#39;b%3b  ar_reg[1]=3&#39;b%3b&#34;
               |vpiSize:44
               |STRING:&#34;  %t    ar_reg[0]=3&#39;b%3b  ar_reg[1]=3&#39;b%3b&#34;
             |vpiArgument:
             \_sys_func_call: ($time), line:15
               |vpiName:$time
             |vpiArgument:
             \_bit_select: (ar_reg), line:15
               |vpiName:ar_reg
               |vpiIndex:
               \_constant: , line:15
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
             |vpiArgument:
             \_bit_select: (ar_reg), line:15
               |vpiName:ar_reg
               |vpiIndex:
               \_constant: , line:15
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
           |vpiStmt:
           \_sys_func_call: ($display), line:16
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:16
               |vpiConstType:6
               |vpiDecompile:&#34;  %t      as_wr=5&#39;b%5b&#34;
               |vpiSize:24
               |STRING:&#34;  %t      as_wr=5&#39;b%5b&#34;
             |vpiArgument:
             \_sys_func_call: ($time), line:16
               |vpiName:$time
             |vpiArgument:
             \_ref_obj: (as_wr), line:16
               |vpiName:as_wr
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:20
       |vpiFullName:work@array_assign
       |vpiStmt:
       \_sys_func_call: ($display), line:21
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:21
           |vpiConstType:6
           |vpiDecompile:&#34;\n*** module %m **************************************&#34;
           |vpiSize:56
           |STRING:&#34;\n*** module %m **************************************&#34;
       |vpiStmt:
       \_delay_control: , line:23
         |#10
       |vpiStmt:
       \_for_stmt: , line:24
         |vpiFullName:work@array_assign
         |vpiCondition:
         \_operation: , line:24
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (ii), line:24
             |vpiName:ii
             |vpiFullName:work@array_assign.ii
           |vpiOperand:
           \_operation: , line:24
             |vpiOpType:24
             |vpiOperand:
             \_ref_obj: (MSB), line:24
               |vpiName:MSB
               |vpiFullName:work@array_assign.MSB
             |vpiOperand:
             \_constant: , line:24
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:24
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:24
             |vpiFullName:work@array_assign
         |vpiForIncStmt:
         \_operation: , line:24
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (ii), line:24
             |vpiName:ii
         |vpiStmt:
         \_assignment: , line:25
           |vpiOpType:82
           |vpiLhs:
           \_bit_select: (ar_reg), line:25
             |vpiName:ar_reg
             |vpiFullName:work@array_assign.ar_reg
             |vpiIndex:
             \_ref_obj: (ii), line:25
               |vpiName:ii
           |vpiRhs:
           \_constant: , line:25
             |vpiConstType:3
             |vpiDecompile:3&#39;sd1
             |BIN:3&#39;sd1
       |vpiStmt:
       \_delay_control: , line:26
         |#10
       |vpiStmt:
       \_for_stmt: , line:27
         |vpiFullName:work@array_assign
         |vpiCondition:
         \_operation: , line:27
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (ii), line:27
             |vpiName:ii
             |vpiFullName:work@array_assign.ii
           |vpiOperand:
           \_operation: , line:27
             |vpiOpType:24
             |vpiOperand:
             \_ref_obj: (MSB), line:27
               |vpiName:MSB
               |vpiFullName:work@array_assign.MSB
             |vpiOperand:
             \_constant: , line:27
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:27
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:27
             |vpiFullName:work@array_assign
         |vpiForIncStmt:
         \_operation: , line:27
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (ii), line:27
             |vpiName:ii
         |vpiStmt:
         \_assignment: , line:28
           |vpiOpType:82
           |vpiLhs:
           \_bit_select: (ar_reg), line:28
             |vpiName:ar_reg
             |vpiFullName:work@array_assign.ar_reg
             |vpiIndex:
             \_ref_obj: (ii), line:28
               |vpiName:ii
           |vpiRhs:
           \_constant: , line:28
             |vpiConstType:3
             |vpiDecompile:3&#39;sd0
             |BIN:3&#39;sd0
       |vpiStmt:
       \_sys_func_call: ($display), line:30
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:30
           |vpiConstType:6
           |vpiDecompile:&#34;\n\n&#34;
           |vpiSize:6
           |STRING:&#34;\n\n&#34;
   |vpiContAssign:
   \_cont_assign: , line:9
     |vpiRhs:
     \_operation: , line:9
       |vpiOpType:33
       |vpiOperand:
       \_operation: , line:9
         |vpiOpType:34
         |vpiOperand:
         \_constant: , line:9
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiOperand:
         \_operation: 
           |vpiOpType:33
           |vpiOperand:
           \_bit_select: (ar_reg), line:9
             |vpiName:ar_reg
             |vpiIndex:
             \_constant: , line:9
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiOperand:
       \_bit_select: (ar_reg), line:9
         |vpiName:ar_reg
         |vpiIndex:
         \_constant: , line:9
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
     |vpiLhs:
     \_ref_obj: (as_wr), line:9
       |vpiName:as_wr
       |vpiFullName:work@array_assign.as_wr
   |vpiNet:
   \_logic_net: (ii), line:3
     |vpiName:ii
     |vpiFullName:work@array_assign.ii
   |vpiNet:
   \_logic_net: (ar_reg), line:4
     |vpiName:ar_reg
     |vpiFullName:work@array_assign.ar_reg
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (as_wr), line:5
     |vpiName:as_wr
     |vpiFullName:work@array_assign.as_wr
     |vpiNetType:1
   |vpiParamAssign:
   \_param_assign: , line:2
     |vpiRhs:
     \_constant: , line:2
       |vpiConstType:7
       |vpiDecompile:1
       |vpiSize:32
       |INT:1
     |vpiLhs:
     \_parameter: (MSB), line:2
       |vpiName:MSB
   |vpiParameter:
   \_parameter: (MSB), line:2
 |uhdmtopModules:
 \_module: work@array_assign (work@array_assign), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1719055.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1719055.v</a>, line:1
   |vpiDefName:work@array_assign
   |vpiName:work@array_assign
   |vpiNet:
   \_logic_net: (ii), line:3, parent:work@array_assign
     |vpiName:ii
     |vpiFullName:work@array_assign.ii
   |vpiNet:
   \_logic_net: (as_wr), line:5, parent:work@array_assign
     |vpiName:as_wr
     |vpiFullName:work@array_assign.as_wr
     |vpiNetType:1
   |vpiArrayNet:
   \_array_net: (ar_reg), line:4, parent:work@array_assign
     |vpiName:ar_reg
     |vpiFullName:work@array_assign.ar_reg
     |vpiSize:2
     |vpiNet:
     \_logic_net: , parent:ar_reg
       |vpiFullName:work@array_assign.ar_reg
       |vpiNetType:48
     |vpiRange:
     \_range: , line:4
       |vpiLeftRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiParameter:
   \_parameter: (MSB), line:2
     |vpiName:MSB
     |INT:1
Object: \work_array_assign of type 3000
Object: \work_array_assign of type 32
Object: \MSB of type 41
Object: \ii of type 36
Object: \as_wr of type 36
Object: \ar_reg of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_array_assign of type 32
Object:  of type 8
Object: \as_wr of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object: \ar_reg of type 106
Object:  of type 7
Object: \ar_reg of type 106
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object: \as_wr of type 608
Object:  of type 15
Object:  of type 2
Object:  of type 3007
Object:  of type 7
Object:  of type 39
Object: \ii of type 608
Object:  of type 39
Object: \MSB of type 608
Object:  of type 7
Object:  of type 39
Object: \ii of type 608
ERROR: Encountered unhandled operation: 82

</pre>
</body>