// Seed: 3747280955
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_5 = id_3;
  assign id_5 = id_2;
  assign module_1.id_1 = 0;
  assign id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1
);
  supply1 id_3;
  tri id_4 = id_1;
  assign id_3 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  id_5(
      .id_0(1'b0), .id_1(1), .id_2(id_3), .id_3(1), .id_4(id_0 > {1'b0{1'b0}}), .id_5(id_3)
  );
endmodule
