Analysis & Synthesis report for Final_3002
Fri Dec 11 15:54:45 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Source assignments for issp:U0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
  9. Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 10. Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 11. Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 12. Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 13. Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 14. Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 15. Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 16. Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 17. Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 18. Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 19. Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 20. Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 21. Source assignments for jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i
 22. Source assignments for jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 23. Source assignments for jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 24. Source assignments for jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 25. Source assignments for jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 26. Source assignments for jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 27. Source assignments for jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 28. Source assignments for jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 29. Source assignments for jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 30. Source assignments for jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
 31. Source assignments for jtag_pll:U3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 32. Source assignments for jtag_pll:U3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 33. Parameter Settings for User Entity Instance: Top-level Entity: |Final_3002
 34. Parameter Settings for User Entity Instance: issp:U0|altsource_probe_top:in_system_sources_probes_0
 35. Parameter Settings for User Entity Instance: issp:U0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 36. Parameter Settings for User Entity Instance: pll:U1|pll_0002:pll_inst|altera_pll:altera_pll_i
 37. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0
 38. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 39. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 40. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 41. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 42. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 43. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 44. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 45. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 46. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 47. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 48. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 49. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 50. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 51. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 52. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 53. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 54. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 55. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_sc_fifo:fifo
 56. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 57. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 58. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_packets_to_master:transacto
 59. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 60. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller
 61. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i
 64. Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0
 65. Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 66. Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 67. Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 68. Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
 69. Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
 70. Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
 71. Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
 72. Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
 73. Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
 74. Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
 75. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
 76. Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator
 77. Parameter Settings for User Entity Instance: jtag_pll:U3|altera_reset_controller:rst_controller
 78. Parameter Settings for User Entity Instance: jtag_pll:U3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 79. Parameter Settings for User Entity Instance: jtag_pll:U3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 80. Parameter Settings for User Entity Instance: display:U5
 81. Partition Dependent Files
 82. Source assignments for sld_signaltap:auto_signaltap_0
 83. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 84. Port Connectivity Checks: "jtag_pll:U3|altera_reset_controller:rst_controller"
 85. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator"
 86. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
 87. Port Connectivity Checks: "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read"
 88. Port Connectivity Checks: "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1"
 89. Port Connectivity Checks: "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst"
 90. Port Connectivity Checks: "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"
 91. Port Connectivity Checks: "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0"
 92. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i"
 93. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 94. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller"
 95. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_sc_fifo:fifo"
 96. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
 97. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
 98. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
 99. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
100. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
101. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
102. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
103. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
104. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
105. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
106. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
107. Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0"
108. Port Connectivity Checks: "issp:U0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
109. Port Connectivity Checks: "issp:U0|altsource_probe_top:in_system_sources_probes_0"
110. Signal Tap Logic Analyzer Settings
111. Analysis & Synthesis Messages
112. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Dec 11 15:54:44 2020           ;
; Quartus Prime Version       ; 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Revision Name               ; Final_3002                                      ;
; Top-level Entity Name       ; Final_3002                                      ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Final_3002         ; Final_3002         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                             ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                             ; Library     ;
+------------------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../source/Final_3002.v                                                       ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/source/Final_3002.v                                                        ;             ;
; ../source/display.v                                                          ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/source/display.v                                                           ;             ;
; issp/synthesis/issp.v                                                        ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/issp/synthesis/issp.v                                              ; issp        ;
; issp/synthesis/submodules/altsource_probe_top.v                              ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/issp/synthesis/submodules/altsource_probe_top.v                    ; issp        ;
; jtag_pll/synthesis/jtag_pll.v                                                ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/jtag_pll.v                                      ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_reset_controller.v                      ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_reset_controller.v            ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_reset_synchronizer.v                    ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_reset_synchronizer.v          ; jtag_pll    ;
; jtag_pll/synthesis/submodules/jtag_pll_mm_interconnect_0.v                   ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_mm_interconnect_0.v         ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_merlin_slave_translator.sv              ; yes             ; User SystemVerilog HDL File        ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_merlin_slave_translator.sv    ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_merlin_master_translator.sv             ; yes             ; User SystemVerilog HDL File        ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_merlin_master_translator.sv   ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_pll_reconfig_top.v                      ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_top.v            ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v                     ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v           ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_std_synchronizer.v                      ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_std_synchronizer.v            ; jtag_pll    ;
; jtag_pll/synthesis/submodules/jtag_pll_pll_0.v                               ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_pll_0.v                     ; jtag_pll    ;
; jtag_pll/synthesis/submodules/jtag_pll_master_0.v                            ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0.v                  ; jtag_pll    ;
; jtag_pll/synthesis/submodules/jtag_pll_master_0_p2b_adapter.sv               ; yes             ; User SystemVerilog HDL File        ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_p2b_adapter.sv     ; jtag_pll    ;
; jtag_pll/synthesis/submodules/jtag_pll_master_0_b2p_adapter.sv               ; yes             ; User SystemVerilog HDL File        ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_b2p_adapter.sv     ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_avalon_packets_to_master.v              ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_packets_to_master.v    ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_avalon_st_packets_to_bytes.v            ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_packets_to_bytes.v  ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_avalon_st_bytes_to_packets.v            ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_bytes_to_packets.v  ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_avalon_sc_fifo.v                        ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_sc_fifo.v              ; jtag_pll    ;
; jtag_pll/synthesis/submodules/jtag_pll_master_0_timing_adt.sv                ; yes             ; User SystemVerilog HDL File        ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_timing_adt.sv      ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_avalon_st_jtag_interface.v              ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_jtag_interface.v    ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_jtag_dc_streaming.v                     ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_dc_streaming.v           ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_jtag_sld_node.v                         ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_sld_node.v               ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_jtag_streaming.v                        ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_streaming.v              ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_avalon_st_clock_crosser.v               ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_clock_crosser.v     ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_std_synchronizer_nocut.v                ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_std_synchronizer_nocut.v      ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_avalon_st_pipeline_base.v               ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_pipeline_base.v     ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_avalon_st_idle_remover.v                ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_idle_remover.v      ; jtag_pll    ;
; jtag_pll/synthesis/submodules/altera_avalon_st_idle_inserter.v               ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_idle_inserter.v     ; jtag_pll    ;
; ../source/counter.v                                                          ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/source/counter.v                                                           ;             ;
; pll.v                                                                        ; yes             ; User Wizard-Generated File         ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/pll.v                                                              ; pll         ;
; pll/pll_0002.v                                                               ; yes             ; User Verilog HDL File              ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/pll/pll_0002.v                                                     ; pll         ;
; /users/sjfre/documents/fpgadesign/final/final_3002_restored/source/params.vh ; yes             ; Auto-Found Unspecified File        ; /users/sjfre/documents/fpgadesign/final/final_3002_restored/source/params.vh                                                             ;             ;
; altsource_probe.v                                                            ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsource_probe.v                                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                                ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                            ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                      ;             ;
; altsource_probe_body.vhd                                                     ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                               ;             ;
; sld_rom_sr.vhd                                                               ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                         ;             ;
; altera_pll.v                                                                 ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                           ;             ;
; sld_virtual_jtag_basic.v                                                     ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                               ;             ;
; altera_pll_dps_lcell_comb.v                                                  ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v                                                            ;             ;
; altera_cyclonev_pll.v                                                        ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v                                                                  ;             ;
; sld_signaltap.vhd                                                            ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                      ;             ;
; sld_signaltap_impl.vhd                                                       ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                 ;             ;
; sld_ela_control.vhd                                                          ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                    ;             ;
; lpm_shiftreg.tdf                                                             ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                       ;             ;
; lpm_constant.inc                                                             ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                       ;             ;
; dffeea.inc                                                                   ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                             ;             ;
; aglobal201.inc                                                               ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                         ;             ;
; sld_mbpmg.vhd                                                                ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                 ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                           ;             ;
; sld_buffer_manager.vhd                                                       ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                 ;             ;
; altsyncram.tdf                                                               ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                         ;             ;
; stratix_ram_block.inc                                                        ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                  ;             ;
; lpm_mux.inc                                                                  ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;             ;
; lpm_decode.inc                                                               ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                         ;             ;
; a_rdenreg.inc                                                                ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                          ;             ;
; altrom.inc                                                                   ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc                                                                             ;             ;
; altram.inc                                                                   ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc                                                                             ;             ;
; altdpram.inc                                                                 ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                           ;             ;
; db/altsyncram_a884.tdf                                                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/altsyncram_a884.tdf                                             ;             ;
; altdpram.tdf                                                                 ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                           ;             ;
; memmodes.inc                                                                 ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                         ;             ;
; a_hdffe.inc                                                                  ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                            ;             ;
; alt_le_rden_reg.inc                                                          ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                    ;             ;
; altsyncram.inc                                                               ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                         ;             ;
; lpm_mux.tdf                                                                  ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                            ;             ;
; muxlut.inc                                                                   ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                             ;             ;
; bypassff.inc                                                                 ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                           ;             ;
; altshift.inc                                                                 ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altshift.inc                                                                           ;             ;
; db/mux_elc.tdf                                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                               ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                         ;             ;
; declut.inc                                                                   ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/declut.inc                                                                             ;             ;
; lpm_compare.inc                                                              ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                        ;             ;
; db/decode_vnf.tdf                                                            ; yes             ; Auto-Generated Megafunction        ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                              ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                        ;             ;
; lpm_add_sub.inc                                                              ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                        ;             ;
; cmpconst.inc                                                                 ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                           ;             ;
; lpm_counter.inc                                                              ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                        ;             ;
; alt_counter_stratix.inc                                                      ; yes             ; Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                ;             ;
; db/cntr_4vi.tdf                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                                  ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                            ; altera_sld  ;
; db/ip/sldf1aba5fb/alt_sld_fab.v                                              ; yes             ; Encrypted Altera IP File           ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/ip/sldf1aba5fb/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab.v                       ; yes             ; Encrypted Altera IP File           ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab_ident.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv             ; yes             ; Encrypted Altera IP File           ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd           ; yes             ; Encrypted Altera IP File           ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv             ; yes             ; Encrypted Altera IP File           ; C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                             ; yes             ; Encrypted Megafunction             ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                       ;             ;
+------------------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+-----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; altera_in_system_sources_probes   ; 20.1    ; N/A          ; N/A          ; |Final_3002|issp:U0                                                                                                                                                                                                                                                             ; issp.qsys       ;
; Altera ; altera_pll                        ; 20.1    ; N/A          ; N/A          ; |Final_3002|pll:U1                                                                                                                                                                                                                                                              ; pll.v           ;
; N/A    ; Qsys                              ; 20.1    ; N/A          ; N/A          ; |Final_3002|jtag_pll:U3                                                                                                                                                                                                                                                         ; jtag_pll.qsys   ;
; Altera ; altera_jtag_avalon_master         ; 20.1    ; N/A          ; N/A          ; |Final_3002|jtag_pll:U3|jtag_pll_master_0:master_0                                                                                                                                                                                                                              ; jtag_pll.qsys   ;
; Altera ; altera_avalon_st_bytes_to_packets ; 20.1    ; N/A          ; N/A          ; |Final_3002|jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                        ; jtag_pll.qsys   ;
; Altera ; channel_adapter                   ; 20.1    ; N/A          ; N/A          ; |Final_3002|jtag_pll:U3|jtag_pll_master_0:master_0|jtag_pll_master_0_b2p_adapter:b2p_adapter                                                                                                                                                                                    ; jtag_pll.qsys   ;
; Altera ; altera_avalon_sc_fifo             ; 20.1    ; N/A          ; N/A          ; |Final_3002|jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                   ; jtag_pll.qsys   ;
; Altera ; altera_jtag_dc_streaming          ; 20.1    ; N/A          ; N/A          ; |Final_3002|jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                             ; jtag_pll.qsys   ;
; Altera ; altera_avalon_st_packets_to_bytes ; 20.1    ; N/A          ; N/A          ; |Final_3002|jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                        ; jtag_pll.qsys   ;
; Altera ; channel_adapter                   ; 20.1    ; N/A          ; N/A          ; |Final_3002|jtag_pll:U3|jtag_pll_master_0:master_0|jtag_pll_master_0_p2b_adapter:p2b_adapter                                                                                                                                                                                    ; jtag_pll.qsys   ;
; Altera ; altera_reset_controller           ; 20.1    ; N/A          ; N/A          ; |Final_3002|jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                       ; jtag_pll.qsys   ;
; Altera ; timing_adapter                    ; 20.1    ; N/A          ; N/A          ; |Final_3002|jtag_pll:U3|jtag_pll_master_0:master_0|jtag_pll_master_0_timing_adt:timing_adt                                                                                                                                                                                      ; jtag_pll.qsys   ;
; Altera ; altera_avalon_packets_to_master   ; 20.1    ; N/A          ; N/A          ; |Final_3002|jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                    ; jtag_pll.qsys   ;
; Altera ; altera_mm_interconnect            ; 20.1    ; N/A          ; N/A          ; |Final_3002|jtag_pll:U3|jtag_pll_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                            ; jtag_pll.qsys   ;
; Altera ; altera_merlin_master_translator   ; 20.1    ; N/A          ; N/A          ; |Final_3002|jtag_pll:U3|jtag_pll_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                                                 ; jtag_pll.qsys   ;
; Altera ; altera_merlin_slave_translator    ; 20.1    ; N/A          ; N/A          ; |Final_3002|jtag_pll:U3|jtag_pll_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator                                                                                                                                 ; jtag_pll.qsys   ;
; Altera ; altera_pll                        ; 20.1    ; N/A          ; N/A          ; |Final_3002|jtag_pll:U3|jtag_pll_pll_0:pll_0                                                                                                                                                                                                                                    ; jtag_pll.qsys   ;
; Altera ; altera_pll_reconfig               ; 20.1    ; N/A          ; N/A          ; |Final_3002|jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0                                                                                                                                                                                                                  ; jtag_pll.qsys   ;
; Altera ; altera_reset_controller           ; 20.1    ; N/A          ; N/A          ; |Final_3002|jtag_pll:U3|altera_reset_controller:rst_controller                                                                                                                                                                                                                  ; jtag_pll.qsys   ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |Final_3002|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |Final_3002|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |Final_3002|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |Final_3002|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |Final_3002|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+-----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------+
; Partition Status Summary                                           ;
+--------------------------------+-------------+---------------------+
; Partition Name                 ; Synthesized ; Reason              ;
+--------------------------------+-------------+---------------------+
; Top                            ; no          ; No relevant changes ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes ;
; sld_hub:auto_hub               ; no          ; No relevant changes ;
+--------------------------------+-------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for issp:U0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                              ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                              ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                    ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                     ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                    ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                             ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                        ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                             ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                        ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i ;
+------------------------------+-------+------+-----------------------------------+
; Assignment                   ; Value ; From ; To                                ;
+------------------------------+-------+------+-----------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                               ;
+------------------------------+-------+------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                     ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                      ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                      ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                     ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                      ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                      ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                     ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                      ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                      ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                     ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                      ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                      ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                     ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                      ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                      ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                              ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[0]                                                                                                  ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[1]                                                                                                  ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[2]                                                                                                  ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[3]                                                                                                  ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[4]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_done                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_done                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[5]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[5]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[4]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[4]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[3]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[3]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[2]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[2]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[1]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[1]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[0]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[0]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_read                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_read                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[1]                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[1]                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[0]                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[0]                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_write                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_write                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[15]                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[15]                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[14]                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[14]                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[13]                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[13]                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[12]                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[12]                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[11]                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[11]                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[10]                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[10]                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[9]                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[9]                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[8]                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[8]                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[7]                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[7]                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[6]                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[6]                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[5]                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[5]                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[4]                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[4]                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[3]                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[3]                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[2]                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[2]                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[1]                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[1]                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[0]                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[0]                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_mdio_dis                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_mdio_dis                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_ser_shift_load                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_ser_shift_load                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_atpgmode                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_atpgmode                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_scanen                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_scanen                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_en                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_en                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; up_dn                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; up_dn                                                                                                           ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                   ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                                                                                                                  ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                   ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_atpgmode                                                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_atpgmode                                                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_scanen                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_scanen                                                                                                                                           ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_pll:U3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Final_3002 ;
+----------------+---------+-------------------------------------------------+
; Parameter Name ; Value   ; Type                                            ;
+----------------+---------+-------------------------------------------------+
; off            ; 1111111 ; Unsigned Binary                                 ;
; PLL_Locked     ; 1000111 ; Unsigned Binary                                 ;
; PLL_Unlocked   ; 1000001 ; Unsigned Binary                                 ;
; top            ; 1111110 ; Unsigned Binary                                 ;
; upper_right    ; 1111101 ; Unsigned Binary                                 ;
; lower_right    ; 1111011 ; Unsigned Binary                                 ;
; bottom         ; 1110111 ; Unsigned Binary                                 ;
+----------------+---------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: issp:U0|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+---------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                    ;
+-------------------------+-----------------+---------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                  ;
; lpm_hint                ; UNUSED          ; String                                                  ;
; sld_auto_instance_index ; YES             ; String                                                  ;
; sld_instance_index      ; 0               ; Signed Integer                                          ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                          ;
; sld_ir_width            ; 4               ; Signed Integer                                          ;
; instance_id             ; NONE            ; String                                                  ;
; probe_width             ; 0               ; Signed Integer                                          ;
; source_width            ; 2               ; Signed Integer                                          ;
; source_initial_value    ; 3               ; String                                                  ;
; enable_metastability    ; NO              ; String                                                  ;
+-------------------------+-----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: issp:U0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                              ;
+-------------------------+-----------------+-----------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                            ;
; lpm_hint                ; UNUSED          ; String                                                                            ;
; sld_auto_instance_index ; YES             ; String                                                                            ;
; sld_instance_index      ; 0               ; Signed Integer                                                                    ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                    ;
; sld_ir_width            ; 4               ; Signed Integer                                                                    ;
; instance_id             ; NONE            ; String                                                                            ;
; probe_width             ; 0               ; Signed Integer                                                                    ;
; source_width            ; 2               ; Signed Integer                                                                    ;
; source_initial_value    ; 3               ; String                                                                            ;
; enable_metastability    ; NO              ; String                                                                            ;
+-------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:U1|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------+
; Parameter Name                       ; Value                  ; Type                          ;
+--------------------------------------+------------------------+-------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                        ;
; fractional_vco_multiplier            ; false                  ; String                        ;
; pll_type                             ; General                ; String                        ;
; pll_subtype                          ; General                ; String                        ;
; number_of_clocks                     ; 1                      ; Signed Integer                ;
; operation_mode                       ; direct                 ; String                        ;
; deserialization_factor               ; 4                      ; Signed Integer                ;
; data_rate                            ; 0                      ; Signed Integer                ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                ;
; output_clock_frequency0              ; 10.000000 MHz          ; String                        ;
; phase_shift0                         ; 0 ps                   ; String                        ;
; duty_cycle0                          ; 25                     ; Signed Integer                ;
; output_clock_frequency1              ; 0 MHz                  ; String                        ;
; phase_shift1                         ; 0 ps                   ; String                        ;
; duty_cycle1                          ; 50                     ; Signed Integer                ;
; output_clock_frequency2              ; 0 MHz                  ; String                        ;
; phase_shift2                         ; 0 ps                   ; String                        ;
; duty_cycle2                          ; 50                     ; Signed Integer                ;
; output_clock_frequency3              ; 0 MHz                  ; String                        ;
; phase_shift3                         ; 0 ps                   ; String                        ;
; duty_cycle3                          ; 50                     ; Signed Integer                ;
; output_clock_frequency4              ; 0 MHz                  ; String                        ;
; phase_shift4                         ; 0 ps                   ; String                        ;
; duty_cycle4                          ; 50                     ; Signed Integer                ;
; output_clock_frequency5              ; 0 MHz                  ; String                        ;
; phase_shift5                         ; 0 ps                   ; String                        ;
; duty_cycle5                          ; 50                     ; Signed Integer                ;
; output_clock_frequency6              ; 0 MHz                  ; String                        ;
; phase_shift6                         ; 0 ps                   ; String                        ;
; duty_cycle6                          ; 50                     ; Signed Integer                ;
; output_clock_frequency7              ; 0 MHz                  ; String                        ;
; phase_shift7                         ; 0 ps                   ; String                        ;
; duty_cycle7                          ; 50                     ; Signed Integer                ;
; output_clock_frequency8              ; 0 MHz                  ; String                        ;
; phase_shift8                         ; 0 ps                   ; String                        ;
; duty_cycle8                          ; 50                     ; Signed Integer                ;
; output_clock_frequency9              ; 0 MHz                  ; String                        ;
; phase_shift9                         ; 0 ps                   ; String                        ;
; duty_cycle9                          ; 50                     ; Signed Integer                ;
; output_clock_frequency10             ; 0 MHz                  ; String                        ;
; phase_shift10                        ; 0 ps                   ; String                        ;
; duty_cycle10                         ; 50                     ; Signed Integer                ;
; output_clock_frequency11             ; 0 MHz                  ; String                        ;
; phase_shift11                        ; 0 ps                   ; String                        ;
; duty_cycle11                         ; 50                     ; Signed Integer                ;
; output_clock_frequency12             ; 0 MHz                  ; String                        ;
; phase_shift12                        ; 0 ps                   ; String                        ;
; duty_cycle12                         ; 50                     ; Signed Integer                ;
; output_clock_frequency13             ; 0 MHz                  ; String                        ;
; phase_shift13                        ; 0 ps                   ; String                        ;
; duty_cycle13                         ; 50                     ; Signed Integer                ;
; output_clock_frequency14             ; 0 MHz                  ; String                        ;
; phase_shift14                        ; 0 ps                   ; String                        ;
; duty_cycle14                         ; 50                     ; Signed Integer                ;
; output_clock_frequency15             ; 0 MHz                  ; String                        ;
; phase_shift15                        ; 0 ps                   ; String                        ;
; duty_cycle15                         ; 50                     ; Signed Integer                ;
; output_clock_frequency16             ; 0 MHz                  ; String                        ;
; phase_shift16                        ; 0 ps                   ; String                        ;
; duty_cycle16                         ; 50                     ; Signed Integer                ;
; output_clock_frequency17             ; 0 MHz                  ; String                        ;
; phase_shift17                        ; 0 ps                   ; String                        ;
; duty_cycle17                         ; 50                     ; Signed Integer                ;
; clock_name_0                         ;                        ; String                        ;
; clock_name_1                         ;                        ; String                        ;
; clock_name_2                         ;                        ; String                        ;
; clock_name_3                         ;                        ; String                        ;
; clock_name_4                         ;                        ; String                        ;
; clock_name_5                         ;                        ; String                        ;
; clock_name_6                         ;                        ; String                        ;
; clock_name_7                         ;                        ; String                        ;
; clock_name_8                         ;                        ; String                        ;
; clock_name_global_0                  ; false                  ; String                        ;
; clock_name_global_1                  ; false                  ; String                        ;
; clock_name_global_2                  ; false                  ; String                        ;
; clock_name_global_3                  ; false                  ; String                        ;
; clock_name_global_4                  ; false                  ; String                        ;
; clock_name_global_5                  ; false                  ; String                        ;
; clock_name_global_6                  ; false                  ; String                        ;
; clock_name_global_7                  ; false                  ; String                        ;
; clock_name_global_8                  ; false                  ; String                        ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                ;
; m_cnt_bypass_en                      ; false                  ; String                        ;
; m_cnt_odd_div_duty_en                ; false                  ; String                        ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                ;
; n_cnt_bypass_en                      ; false                  ; String                        ;
; n_cnt_odd_div_duty_en                ; false                  ; String                        ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en0                     ; false                  ; String                        ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                        ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en1                     ; false                  ; String                        ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                        ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en2                     ; false                  ; String                        ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                        ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en3                     ; false                  ; String                        ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                        ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en4                     ; false                  ; String                        ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                        ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en5                     ; false                  ; String                        ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                        ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en6                     ; false                  ; String                        ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                        ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en7                     ; false                  ; String                        ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                        ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en8                     ; false                  ; String                        ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                        ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en9                     ; false                  ; String                        ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                        ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en10                    ; false                  ; String                        ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                        ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en11                    ; false                  ; String                        ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                        ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en12                    ; false                  ; String                        ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                        ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en13                    ; false                  ; String                        ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                        ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en14                    ; false                  ; String                        ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                        ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en15                    ; false                  ; String                        ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                        ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en16                    ; false                  ; String                        ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                        ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en17                    ; false                  ; String                        ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                        ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                ;
; pll_vco_div                          ; 1                      ; Signed Integer                ;
; pll_slf_rst                          ; false                  ; String                        ;
; pll_bw_sel                           ; low                    ; String                        ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                        ;
; pll_cp_current                       ; 0                      ; Signed Integer                ;
; pll_bwctrl                           ; 0                      ; Signed Integer                ;
; pll_fractional_division              ; 1                      ; Signed Integer                ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                ;
; pll_dsm_out_sel                      ; 1st_order              ; String                        ;
; mimic_fbclk_type                     ; gclk                   ; String                        ;
; pll_fbclk_mux_1                      ; glb                    ; String                        ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                        ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                        ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                ;
; refclk1_frequency                    ; 0 MHz                  ; String                        ;
; pll_clkin_0_src                      ; clk_0                  ; String                        ;
; pll_clkin_1_src                      ; clk_0                  ; String                        ;
; pll_clk_loss_sw_en                   ; false                  ; String                        ;
; pll_auto_clk_sw_en                   ; false                  ; String                        ;
; pll_manu_clk_sw_en                   ; false                  ; String                        ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                        ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                        ;
+--------------------------------------+------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                             ;
; PLI_PORT       ; 50000 ; Signed Integer                                             ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                        ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                        ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                        ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                        ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                        ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                        ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                          ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                        ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                ;
; sld_sim_action          ;                        ; String                                                                                                                                                                        ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                        ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                          ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                          ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                          ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                               ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                               ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                               ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                      ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                       ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                   ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                   ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                   ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                   ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                   ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                   ;
; ENCODING       ; 0     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                   ;
; ENCODING       ; 0     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                ;
; FAST_VER              ; 0     ; Signed Integer                                                                                ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                      ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                ;
+---------------------------+----------+-------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                      ;
+---------------------------+----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------+
; Parameter Name                       ; Value                  ; Type                                  ;
+--------------------------------------+------------------------+---------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                ;
; fractional_vco_multiplier            ; false                  ; String                                ;
; pll_type                             ; Cyclone V              ; String                                ;
; pll_subtype                          ; Reconfigurable         ; String                                ;
; number_of_clocks                     ; 1                      ; Signed Integer                        ;
; operation_mode                       ; direct                 ; String                                ;
; deserialization_factor               ; 4                      ; Signed Integer                        ;
; data_rate                            ; 0                      ; Signed Integer                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                        ;
; output_clock_frequency0              ; 15.000000 MHz          ; String                                ;
; phase_shift0                         ; 0 ps                   ; String                                ;
; duty_cycle0                          ; 75                     ; Signed Integer                        ;
; output_clock_frequency1              ; 0 MHz                  ; String                                ;
; phase_shift1                         ; 0 ps                   ; String                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency2              ; 0 MHz                  ; String                                ;
; phase_shift2                         ; 0 ps                   ; String                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency3              ; 0 MHz                  ; String                                ;
; phase_shift3                         ; 0 ps                   ; String                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency4              ; 0 MHz                  ; String                                ;
; phase_shift4                         ; 0 ps                   ; String                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency5              ; 0 MHz                  ; String                                ;
; phase_shift5                         ; 0 ps                   ; String                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                ;
; phase_shift6                         ; 0 ps                   ; String                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                ;
; phase_shift7                         ; 0 ps                   ; String                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                ;
; phase_shift8                         ; 0 ps                   ; String                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                ;
; phase_shift9                         ; 0 ps                   ; String                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                ;
; phase_shift10                        ; 0 ps                   ; String                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                ;
; phase_shift11                        ; 0 ps                   ; String                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                ;
; phase_shift12                        ; 0 ps                   ; String                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                ;
; phase_shift13                        ; 0 ps                   ; String                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                ;
; phase_shift14                        ; 0 ps                   ; String                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                ;
; phase_shift15                        ; 0 ps                   ; String                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                ;
; phase_shift16                        ; 0 ps                   ; String                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                ;
; phase_shift17                        ; 0 ps                   ; String                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                        ;
; clock_name_0                         ;                        ; String                                ;
; clock_name_1                         ;                        ; String                                ;
; clock_name_2                         ;                        ; String                                ;
; clock_name_3                         ;                        ; String                                ;
; clock_name_4                         ;                        ; String                                ;
; clock_name_5                         ;                        ; String                                ;
; clock_name_6                         ;                        ; String                                ;
; clock_name_7                         ;                        ; String                                ;
; clock_name_8                         ;                        ; String                                ;
; clock_name_global_0                  ; false                  ; String                                ;
; clock_name_global_1                  ; false                  ; String                                ;
; clock_name_global_2                  ; false                  ; String                                ;
; clock_name_global_3                  ; false                  ; String                                ;
; clock_name_global_4                  ; false                  ; String                                ;
; clock_name_global_5                  ; false                  ; String                                ;
; clock_name_global_6                  ; false                  ; String                                ;
; clock_name_global_7                  ; false                  ; String                                ;
; clock_name_global_8                  ; false                  ; String                                ;
; m_cnt_hi_div                         ; 3                      ; Signed Integer                        ;
; m_cnt_lo_div                         ; 3                      ; Signed Integer                        ;
; m_cnt_bypass_en                      ; false                  ; String                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                ;
; n_cnt_hi_div                         ; 256                    ; Signed Integer                        ;
; n_cnt_lo_div                         ; 256                    ; Signed Integer                        ;
; n_cnt_bypass_en                      ; true                   ; String                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                ;
; c_cnt_hi_div0                        ; 15                     ; Signed Integer                        ;
; c_cnt_lo_div0                        ; 5                      ; Signed Integer                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en1                     ; true                   ; String                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en2                     ; true                   ; String                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en3                     ; true                   ; String                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en4                     ; true                   ; String                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en5                     ; true                   ; String                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en6                     ; true                   ; String                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en7                     ; true                   ; String                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en8                     ; true                   ; String                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en9                     ; true                   ; String                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en10                    ; true                   ; String                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en11                    ; true                   ; String                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en12                    ; true                   ; String                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en13                    ; true                   ; String                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en14                    ; true                   ; String                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en15                    ; true                   ; String                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en16                    ; true                   ; String                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en17                    ; true                   ; String                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                        ;
; pll_vco_div                          ; 2                      ; Signed Integer                        ;
; pll_slf_rst                          ; false                  ; String                                ;
; pll_bw_sel                           ; low                    ; String                                ;
; pll_output_clk_frequency             ; 300.0 MHz              ; String                                ;
; pll_cp_current                       ; 30                     ; Signed Integer                        ;
; pll_bwctrl                           ; 2000                   ; Signed Integer                        ;
; pll_fractional_division              ; 1                      ; String                                ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                ;
; mimic_fbclk_type                     ; none                   ; String                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                ;
; pll_fbclk_mux_2                      ; m_cnt                  ; String                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                ;
+--------------------------------------+------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0 ;
+---------------------+-----------+---------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                          ;
+---------------------+-----------+---------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                ;
; device_family       ; Cyclone V ; String                                                        ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                ;
; ENABLE_MIF          ; 0         ; Signed Integer                                                ;
; MIF_FILE_NAME       ;           ; String                                                        ;
; ENABLE_BYTEENABLE   ; 0         ; Signed Integer                                                ;
; BYTEENABLE_WIDTH    ; 4         ; Signed Integer                                                ;
; WAIT_FOR_LOCK       ; 1         ; Signed Integer                                                ;
+---------------------+-----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+---------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                              ;
+---------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                                                    ;
; device_family       ; Cyclone V ; String                                                                                                                                            ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                                                    ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                                                    ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                                                    ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                                                    ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                                                    ;
+---------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+----------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                        ;
+----------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                                                                      ;
+----------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                  ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                         ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                  ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                  ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                         ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                  ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                  ;
; lut_mask       ; 1111000011110000111100001111000011110000111100001111000011110000 ; Unsigned Binary                                                                                                                                                         ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                  ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                  ;
; lut_mask       ; 1111111100000000111111110000000011111111000000001111111100000000 ; Unsigned Binary                                                                                                                                                         ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                  ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                  ;
; lut_mask       ; 1111111111111111000000000000000011111111111111110000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                  ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                              ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                            ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                   ;
; dont_touch     ; on                                                               ; String                                                                                                                            ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                              ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                     ;
; dont_touch     ; on                                                               ; String                                                                                                                              ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|jtag_pll_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 6     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_pll:U3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:U5 ;
+----------------+---------+------------------------------+
; Parameter Name ; Value   ; Type                         ;
+----------------+---------+------------------------------+
; off            ; 1111111 ; Unsigned Binary              ;
; PLL_Locked     ; 1000111 ; Unsigned Binary              ;
; PLL_Unlocked   ; 1000001 ; Unsigned Binary              ;
; top            ; 1111110 ; Unsigned Binary              ;
; upper_right    ; 1111101 ; Unsigned Binary              ;
; lower_right    ; 1111011 ; Unsigned Binary              ;
; bottom         ; 1110111 ; Unsigned Binary              ;
+----------------+---------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                               ;
+-------------------------------------------------------------------+-----------------------+----------+----------------------------------+
; File                                                              ; Location              ; Library  ; Checksum                         ;
+-------------------------------------------------------------------+-----------------------+----------+----------------------------------+
; issp/synthesis/issp.v                                             ; Project Directory     ; issp     ; d594894c7a603f0199afbe680837da76 ;
; issp/synthesis/submodules/altsource_probe_top.v                   ; Project Directory     ; issp     ; 739748184789eccf6c08b2e7021b7d19 ;
; jtag_pll/synthesis/jtag_pll.v                                     ; Project Directory     ; jtag_pll ; bbc001e31506cc48c9710639a9e1fe60 ;
; jtag_pll/synthesis/submodules/altera_avalon_packets_to_master.v   ; Project Directory     ; jtag_pll ; c32334249c92a2597671b99c7c3f3bd8 ;
; jtag_pll/synthesis/submodules/altera_avalon_sc_fifo.v             ; Project Directory     ; jtag_pll ; 7ca9ebf5ee0927cc581c8ed8ca74d204 ;
; jtag_pll/synthesis/submodules/altera_avalon_st_bytes_to_packets.v ; Project Directory     ; jtag_pll ; 7e36cf3a50f1cca2cbd36dce7f79c587 ;
; jtag_pll/synthesis/submodules/altera_avalon_st_clock_crosser.v    ; Project Directory     ; jtag_pll ; f9186c537d4047b7f7fa5fe921369556 ;
; jtag_pll/synthesis/submodules/altera_avalon_st_idle_inserter.v    ; Project Directory     ; jtag_pll ; 586002fc8908303dcea307fd560394aa ;
; jtag_pll/synthesis/submodules/altera_avalon_st_idle_remover.v     ; Project Directory     ; jtag_pll ; daa46bc6a2893f8fc588cbcf9fdb5fd2 ;
; jtag_pll/synthesis/submodules/altera_avalon_st_jtag_interface.v   ; Project Directory     ; jtag_pll ; d203c654dea1e3d20976253db8b0bd72 ;
; jtag_pll/synthesis/submodules/altera_avalon_st_packets_to_bytes.v ; Project Directory     ; jtag_pll ; 7b9eb0f8c0f27644392412937b53a4de ;
; jtag_pll/synthesis/submodules/altera_avalon_st_pipeline_base.v    ; Project Directory     ; jtag_pll ; 41f0134f6f2486572069b207ef9ca716 ;
; jtag_pll/synthesis/submodules/altera_jtag_dc_streaming.v          ; Project Directory     ; jtag_pll ; 045dc5009ae152cf5392ad63c6a870b0 ;
; jtag_pll/synthesis/submodules/altera_jtag_sld_node.v              ; Project Directory     ; jtag_pll ; 66ae52775037cd6b4b8e7dbd2ebc6fd8 ;
; jtag_pll/synthesis/submodules/altera_jtag_streaming.v             ; Project Directory     ; jtag_pll ; 9411dc28d763011be95a8d7a21b53514 ;
; jtag_pll/synthesis/submodules/altera_merlin_master_translator.sv  ; Project Directory     ; jtag_pll ; 78ac483125e61dd0a3db3ebcf6f9993e ;
; jtag_pll/synthesis/submodules/altera_merlin_slave_translator.sv   ; Project Directory     ; jtag_pll ; 59326befd824cc51d027acac30d667c3 ;
; jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v          ; Project Directory     ; jtag_pll ; a6c42efe20069cad5e179eb4226be949 ;
; jtag_pll/synthesis/submodules/altera_pll_reconfig_top.v           ; Project Directory     ; jtag_pll ; a67b0eddd0e4c566eb501dc52b4e10b9 ;
; jtag_pll/synthesis/submodules/altera_reset_controller.v           ; Project Directory     ; jtag_pll ; 1e445edb5509137b37a3323d14181c13 ;
; jtag_pll/synthesis/submodules/altera_reset_synchronizer.v         ; Project Directory     ; jtag_pll ; 9f84ee1014ebb1a5ad6f4554a8bb00d9 ;
; jtag_pll/synthesis/submodules/altera_std_synchronizer.v           ; Project Directory     ; jtag_pll ; 0c55a029f6bbdf0c169b88caebf5044a ;
; jtag_pll/synthesis/submodules/altera_std_synchronizer_nocut.v     ; Project Directory     ; jtag_pll ; 874fd701bc619bf9803894bb292e8a4a ;
; jtag_pll/synthesis/submodules/jtag_pll_master_0.v                 ; Project Directory     ; jtag_pll ; f975d353831d8c75f4504de1cc2e4eef ;
; jtag_pll/synthesis/submodules/jtag_pll_master_0_b2p_adapter.sv    ; Project Directory     ; jtag_pll ; 277f8916b8fd1496666a1c1c38a210d6 ;
; jtag_pll/synthesis/submodules/jtag_pll_master_0_p2b_adapter.sv    ; Project Directory     ; jtag_pll ; f67a8add571d8c2386cbe52d894e7b5a ;
; jtag_pll/synthesis/submodules/jtag_pll_master_0_timing_adt.sv     ; Project Directory     ; jtag_pll ; c4c55b08155b8814a48f58481457b58a ;
; jtag_pll/synthesis/submodules/jtag_pll_mm_interconnect_0.v        ; Project Directory     ; jtag_pll ; b7859c71e85eafaeeb38be56f6ba500c ;
; jtag_pll/synthesis/submodules/jtag_pll_pll_0.v                    ; Project Directory     ; jtag_pll ; 0516768084dde270f9a27b0aabca7c47 ;
; pll.v                                                             ; Project Directory     ; pll      ; 17da15dc7b745829baa6a0f1cf817863 ;
; pll/pll_0002.v                                                    ; Project Directory     ; pll      ; 476bdeb0f0f7fd65473adbb46e655626 ;
; ../source/params.vh                                               ; Project Directory     ; work     ; 6e1d66132853ebd685ff6cbb54739b7b ;
; libraries/megafunctions/altera_cyclonev_pll.v                     ; Quartus Prime Install ; work     ; 32e1d474c521045bbde3503354a41a77 ;
; libraries/megafunctions/altera_pll.v                              ; Quartus Prime Install ; work     ; 1260cb150cc90d07be22ffc52d9b1b9b ;
; libraries/megafunctions/altera_pll_dps_lcell_comb.v               ; Quartus Prime Install ; work     ; 712c9c6f2db436d42588e189686444c7 ;
; libraries/megafunctions/altsource_probe.v                         ; Quartus Prime Install ; work     ; 94e5de73f5dd1b8992d299cb6ecca47d ;
; libraries/megafunctions/altsource_probe_body.vhd                  ; Quartus Prime Install ; work     ; 94730d4e9f9c8e596bf7ef3474d40619 ;
; libraries/megafunctions/sld_jtag_endpoint_adapter.vhd             ; Quartus Prime Install ; work     ; 38a9c2bd0188ce436dec828ed3014b62 ;
; libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv         ; Quartus Prime Install ; work     ; 5c888fd693c6d8dd940c5fb354eeafd0 ;
; libraries/megafunctions/sld_rom_sr.vhd                            ; Quartus Prime Install ; work     ; c3aeeeea3e4778b9e80090f02217d53e ;
; libraries/megafunctions/sld_virtual_jtag_basic.v                  ; Quartus Prime Install ; work     ; da969c1d3ba8ad9e511f5d4f159193a5 ;
; ../source/counter.v                                               ; Project Directory     ; work     ; de5d74091f7793e3fcc28b1b5e638b9c ;
; ../source/display.v                                               ; Project Directory     ; work     ; 24127dd759f0adc8d6761943d53a71b1 ;
; ../source/Final_3002.v                                            ; Project Directory     ; work     ; f5cffd34b10745dbec9c8795da5528f7 ;
+-------------------------------------------------------------------+-----------------------+----------+----------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                ;
+-------------------------------------------------+-----------------------------+----------------+
; Parameter Name                                  ; Value                       ; Type           ;
+-------------------------------------------------+-----------------------------+----------------+
; lpm_type                                        ; sld_signaltap               ; String         ;
; sld_node_info                                   ; 805334528                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0             ; String         ;
; SLD_IP_VERSION                                  ; 6                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                           ; Signed Integer ;
; sld_data_bits                                   ; 2                           ; Untyped        ;
; sld_trigger_bits                                ; 2                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                           ; Untyped        ;
; sld_sample_depth                                ; 128                         ; Untyped        ;
; sld_segment_size                                ; 128                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                        ; Untyped        ;
; sld_state_bits                                  ; 11                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                           ; Signed Integer ;
; sld_trigger_level                               ; 1                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                           ; Untyped        ;
; sld_ram_pipeline                                ; 0                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                        ; String         ;
; sld_inversion_mask_length                       ; 27                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd   ; String         ;
; sld_state_flow_use_generated                    ; 0                           ; Untyped        ;
; sld_current_resource_width                      ; 1                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 2                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                     ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datac ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
; datad ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
; datae ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
; dataf ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1" ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                   ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataa ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; datab ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                              ;
; datac ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                              ;
; datad ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                              ;
; datae ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                              ;
; dataf ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                              ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" ;
+---------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                            ;
+---------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; avmm_ser_shift_load ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.       ;
+---------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                        ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; mif_start_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; mif_base_addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0" ;
+-----------------+-------+----------+-------------------------------------------+
; Port            ; Type  ; Severity ; Details                                   ;
+-----------------+-------+----------+-------------------------------------------+
; mgmt_byteenable ; Input ; Info     ; Stuck at GND                              ;
+-----------------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk            ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk         ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                              ;
+----------------+--------+----------+----------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+-------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                               ;
+-------------------+--------+----------+-------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                ;
+-------------------+--------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                             ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                        ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                 ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                  ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                            ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                       ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                   ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_pll:U3|jtag_pll_master_0:master_0" ;
+--------------------+--------+----------+---------------------------+
; Port               ; Type   ; Severity ; Details                   ;
+--------------------+--------+----------+---------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected    ;
+--------------------+--------+----------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "issp:U0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                                                       ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "issp:U0|altsource_probe_top:in_system_sources_probes_0"                                                                                           ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; probe      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 2                   ; 2                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Processing started: Fri Dec 11 15:54:14 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_3002 -c Final_3002
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/sjfre/documents/fpgadesign/final/final_3002_restored/source/final_3002.v
    Info (12023): Found entity 1: Final_3002 File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/source/Final_3002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/sjfre/documents/fpgadesign/final/final_3002_restored/source/display.v
    Info (12023): Found entity 1: display File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/source/display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file issp/synthesis/issp.v
    Info (12023): Found entity 1: issp File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/issp/synthesis/issp.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file issp/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/issp/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/jtag_pll.v
    Info (12023): Found entity 1: jtag_pll File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/jtag_pll.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/jtag_pll_mm_interconnect_0.v
    Info (12023): Found entity 1: jtag_pll_mm_interconnect_0 File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 6 design units, including 6 entities, in source file jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 16
    Info (12023): Found entity 2: self_reset File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 1691
    Info (12023): Found entity 3: dprio_mux File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 1739
    Info (12023): Found entity 4: fpll_dprio_init File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 1789
    Info (12023): Found entity 5: dyn_phase_shift File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 1884
    Info (12023): Found entity 6: generic_lcell_comb File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 2112
Warning (12090): Entity "altera_std_synchronizer" obtained from "jtag_pll/synthesis/submodules/altera_std_synchronizer.v" instead of from Quartus Prime megafunction library File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_std_synchronizer.v
    Info (12023): Found entity 1: altera_std_synchronizer File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/jtag_pll_pll_0.v
    Info (12023): Found entity 1: jtag_pll_pll_0 File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/jtag_pll_master_0.v
    Info (12023): Found entity 1: jtag_pll_master_0 File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/jtag_pll_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: jtag_pll_master_0_p2b_adapter File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/jtag_pll_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: jtag_pll_master_0_b2p_adapter File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file jtag_pll/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/jtag_pll_master_0_timing_adt.sv
    Info (12023): Found entity 1: jtag_pll_master_0_timing_adt File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file jtag_pll/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file jtag_pll/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /users/sjfre/documents/fpgadesign/final/final_3002_restored/source/tb.v
    Info (12023): Found entity 1: tb File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/source/tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/sjfre/documents/fpgadesign/final/final_3002_restored/source/counter.v
    Info (12023): Found entity 1: counter File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/source/counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/pll/pll_0002.v Line: 2
Info (12127): Elaborating entity "Final_3002" for the top level hierarchy
Info (12128): Elaborating entity "issp" for hierarchy "issp:U0" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/source/Final_3002.v Line: 19
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "issp:U0|altsource_probe_top:in_system_sources_probes_0" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/issp/synthesis/issp.v Line: 21
Info (12128): Elaborating entity "altsource_probe" for hierarchy "issp:U0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "issp:U0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "issp:U0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/issp/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "2"
    Info (12134): Parameter "source_initial_value" = "3"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "issp:U0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "issp:U0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "issp:U0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "issp:U0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "issp:U0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 776
Info (12128): Elaborating entity "pll" for hierarchy "pll:U1" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/source/Final_3002.v Line: 33
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:U1|pll_0002:pll_inst" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:U1|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:U1|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:U1|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "25"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "counter" for hierarchy "counter:U2" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/source/Final_3002.v Line: 35
Info (12128): Elaborating entity "jtag_pll" for hierarchy "jtag_pll:U3" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/source/Final_3002.v Line: 52
Info (12128): Elaborating entity "jtag_pll_master_0" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/jtag_pll.v Line: 47
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "jtag_pll_master_0_timing_adt" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|jtag_pll_master_0_timing_adt:timing_adt" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at jtag_pll_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_sc_fifo:fifo" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_packets_to_master:transacto" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "jtag_pll_master_0_b2p_adapter" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|jtag_pll_master_0_b2p_adapter:b2p_adapter" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at jtag_pll_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at jtag_pll_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "jtag_pll_master_0_p2b_adapter" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|jtag_pll_master_0_p2b_adapter:p2b_adapter" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "jtag_pll:U3|jtag_pll_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "jtag_pll_pll_0" for hierarchy "jtag_pll:U3|jtag_pll_pll_0:pll_0" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/jtag_pll.v Line: 56
Info (12128): Elaborating entity "altera_pll" for hierarchy "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_pll_0.v Line: 239
Warning (10034): Output port "lvds_clk" at altera_pll.v(320) has no driver File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "loaden" at altera_pll.v(321) has no driver File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 321
Warning (10034): Output port "extclk_out" at altera_pll.v(322) has no driver File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 322
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_pll_0.v Line: 239
Info (12133): Instantiated megafunction "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_pll_0.v Line: 239
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "15.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "75"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "3"
    Info (12134): Parameter "m_cnt_lo_div" = "3"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "15"
    Info (12134): Parameter "c_cnt_lo_div0" = "5"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "false"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "2"
    Info (12134): Parameter "pll_cp_current" = "30"
    Info (12134): Parameter "pll_bwctrl" = "2000"
    Info (12134): Parameter "pll_output_clk_frequency" = "300.0 MHz"
    Info (12134): Parameter "pll_fractional_division" = "1"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12131): Elaborated megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12128): Elaborating entity "dprio_init" for hierarchy "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12131): Elaborated megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12131): Elaborated megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12131): Elaborated megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12131): Elaborated megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12131): Elaborated megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12131): Elaborated megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(632) has no driver File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 632
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(637) has no driver File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 637
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(641) has no driver File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(642) has no driver File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 642
Info (12131): Elaborated megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12131): Elaborated megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "jtag_pll:U3|jtag_pll_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/jtag_pll.v Line: 80
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_top.v Line: 420
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object "dps_start_assert" assigned a value but never read File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 208
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 1510
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 1526
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 1577
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 2060
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 2071
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 2082
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 2093
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 2104
Info (12128): Elaborating entity "self_reset" for hierarchy "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 1581
Info (12128): Elaborating entity "dprio_mux" for hierarchy "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 1619
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "jtag_pll:U3|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v Line: 1638
Info (12128): Elaborating entity "jtag_pll_mm_interconnect_0" for hierarchy "jtag_pll:U3|jtag_pll_mm_interconnect_0:mm_interconnect_0" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/jtag_pll.v Line: 100
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "jtag_pll:U3|jtag_pll_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_mm_interconnect_0.v Line: 99
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "jtag_pll:U3|jtag_pll_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/synthesis/submodules/jtag_pll_mm_interconnect_0.v Line: 163
Info (12128): Elaborating entity "display" for hierarchy "display:U5" File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/source/Final_3002.v Line: 56
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a884.tdf
    Info (12023): Found entity 1: altsyncram_a884 File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/altsyncram_a884.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.12.11.15:54:35 Progress: Loading sldf1aba5fb/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf1aba5fb/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/ip/sldf1aba5fb/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/db/ip/sldf1aba5fb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (12206): 0 design partitions require synthesis
Info (12208): 3 design partitions do not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/Final_3002.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4944 megabytes
    Info: Processing ended: Fri Dec 11 15:54:46 2020
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:58


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/Final_3002.map.smsg.


