// Seed: 1313359255
module module_0 (
    id_1
);
  input wire id_1;
  uwire id_2;
  wor id_3, id_4;
  supply1 id_5 = 1;
  wire id_6, id_7;
  wire id_8;
  wire id_9;
  assign id_2 = id_9 <= -1'h0;
  supply0 id_10, id_11;
  assign id_3  = -1;
  assign id_10 = id_1 - -1;
  if (id_4) wire id_12, id_13;
  else wire id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  id_7(
      1'b0
  );
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11, id_12;
  wire id_13, id_14;
  module_0 modCall_1 (id_8);
  assign id_2 = id_2;
endmodule
