// Seed: 421184582
module module_0 (
    input id_0,
    input logic id_1
    , id_4,
    input id_2,
    output logic id_3
);
  logic id_5;
  logic id_6;
  assign id_6 = 1'b0 ? id_2 : id_4;
endmodule
