<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1699402173" />
    <testcase name="testbench" classname="testbench" file="/home/neelvora/Projects/Verilog/verilog/testbench.py" lineno="41" time="146.02124071121216" sim_time_ns="25998.001" ratio_time="178.04259759315795" />
  </testsuite>
</testsuites>
