<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="bitwise_delay_2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="bitwise_delay_2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="bitwise_delay_2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="bitwise_delay_2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bitwise_delay_2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="bitwise_delay_2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="bitwise_delay_2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="bitwise_delay_2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="bitwise_delay_2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="bitwise_delay_2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="bitwise_delay_2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bitwise_delay_2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="bitwise_delay_2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="bitwise_delay_2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="bitwise_delay_2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="bitwise_delay_2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="bitwise_delay_2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="bitwise_delay_2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="bitwise_delay_2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="bitwise_delay_2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bitwise_delay_2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="bitwise_delay_2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bitwise_delay_2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bitwise_delay_2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bitwise_delay_2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="bitwise_delay_2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bitwise_delay_2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bitwise_delay_2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="bitwise_delay_2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="bitwise_delay_2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bitwise_delay_2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bitwise_delay_2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="bitwise_delay_2_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bitwise_delay_2_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bitwise_delay_2_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="bitwise_delay_2_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bitwise_delay_2_tb_par.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="bitwise_delay_2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bitwise_delay_2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/bitwise_delay_2_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/bitwise_delay_2_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/bitwise_delay_2_timesim.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1322217471" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1322217471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322217471" xil_pn:in_ck="-164691197745632959" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1322217471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bitwise_delay_2.vhd"/>
      <outfile xil_pn:name="bitwise_delay_2_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1322217471" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4753983667744589582" xil_pn:start_ts="1322217471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322217471" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6565248572541736032" xil_pn:start_ts="1322217471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322217471" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7191012183172436640" xil_pn:start_ts="1322217471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322217471" xil_pn:in_ck="-164691197745632959" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1322217471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bitwise_delay_2.vhd"/>
      <outfile xil_pn:name="bitwise_delay_2_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1322217473" xil_pn:in_ck="-164691197745632959" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-901416283005662309" xil_pn:start_ts="1322217471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bitwise_delay_2_tb_beh.prj"/>
      <outfile xil_pn:name="bitwise_delay_2_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1322217474" xil_pn:in_ck="-6830062110712319302" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4845232704812152008" xil_pn:start_ts="1322217473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bitwise_delay_2_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1322217214" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1322217214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322217214" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8541954672318194326" xil_pn:start_ts="1322217214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322217214" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7191012183172436640" xil_pn:start_ts="1322217214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322217214" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1322217214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322217214" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1245418896586204612" xil_pn:start_ts="1322217214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322217214" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="9113450265161349581" xil_pn:start_ts="1322217214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322217214" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1305621102344229866" xil_pn:start_ts="1322217214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1324483410" xil_pn:in_ck="-3384884044387144378" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="-6669200570208151365" xil_pn:start_ts="1324483400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="bitwise_delay_2.cmd_log"/>
      <outfile xil_pn:name="bitwise_delay_2.lso"/>
      <outfile xil_pn:name="bitwise_delay_2.ngc"/>
      <outfile xil_pn:name="bitwise_delay_2.ngr"/>
      <outfile xil_pn:name="bitwise_delay_2.prj"/>
      <outfile xil_pn:name="bitwise_delay_2.stx"/>
      <outfile xil_pn:name="bitwise_delay_2.syr"/>
      <outfile xil_pn:name="bitwise_delay_2.xst"/>
      <outfile xil_pn:name="bitwise_delay_2_envsettings.html"/>
      <outfile xil_pn:name="bitwise_delay_2_summary.html"/>
      <outfile xil_pn:name="bitwise_delay_2_tb_beh.prj"/>
      <outfile xil_pn:name="bitwise_delay_2_tb_par.prj"/>
      <outfile xil_pn:name="bitwise_delay_2_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1322217536" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-326475611277000975" xil_pn:start_ts="1322217536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322217866" xil_pn:in_ck="-3384884044387153124" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8213550850127180237" xil_pn:start_ts="1322217861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="bitwise_delay_2.bld"/>
      <outfile xil_pn:name="bitwise_delay_2.cmd_log"/>
      <outfile xil_pn:name="bitwise_delay_2.ngd"/>
      <outfile xil_pn:name="bitwise_delay_2_ngdbuild.xrpt"/>
      <outfile xil_pn:name="xlnx_auto_0_xdb"/>
    </transform>
    <transform xil_pn:end_ts="1322217988" xil_pn:in_ck="-3384884044387153123" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="-6814263360184535938" xil_pn:start_ts="1322217965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="bitwise_delay_2.pcf"/>
      <outfile xil_pn:name="bitwise_delay_2_map.map"/>
      <outfile xil_pn:name="bitwise_delay_2_map.mrp"/>
      <outfile xil_pn:name="bitwise_delay_2_map.ncd"/>
      <outfile xil_pn:name="bitwise_delay_2_map.ngm"/>
      <outfile xil_pn:name="bitwise_delay_2_map.xrpt"/>
      <outfile xil_pn:name="bitwise_delay_2_summary.xml"/>
      <outfile xil_pn:name="bitwise_delay_2_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1322218027" xil_pn:in_ck="-9092921634698190666" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="3827441349880383221" xil_pn:start_ts="1322217988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="bitwise_delay_2.ncd"/>
      <outfile xil_pn:name="bitwise_delay_2.pad"/>
      <outfile xil_pn:name="bitwise_delay_2.par"/>
      <outfile xil_pn:name="bitwise_delay_2.ptwx"/>
      <outfile xil_pn:name="bitwise_delay_2.unroutes"/>
      <outfile xil_pn:name="bitwise_delay_2.xpi"/>
      <outfile xil_pn:name="bitwise_delay_2_pad.csv"/>
      <outfile xil_pn:name="bitwise_delay_2_pad.txt"/>
      <outfile xil_pn:name="bitwise_delay_2_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1322218037" xil_pn:in_ck="-3384884044387153255" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-7623153752778434869" xil_pn:start_ts="1322218027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/bitwise_delay_2_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/bitwise_delay_2_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/bitwise_delay_2_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1322218080" xil_pn:in_ck="-3951935447042944076" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1322218080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="bitwise_delay_2_tb.vhd"/>
      <outfile xil_pn:name="netgen/par/bitwise_delay_2_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/bitwise_delay_2_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1322218081" xil_pn:in_ck="-3242482654006365062" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-8127490051779009349" xil_pn:start_ts="1322218080">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1322218027" xil_pn:in_ck="-3384884044387153255" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1322218015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="bitwise_delay_2.twr"/>
      <outfile xil_pn:name="bitwise_delay_2.twx"/>
    </transform>
  </transforms>

</generated_project>
