$date
	Sun Oct 30 00:33:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_tb $end
$var wire 7 ! q [6:0] $end
$var reg 1 " clk $end
$var reg 7 # d [6:0] $end
$var reg 1 $ en $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 7 & d [6:0] $end
$var wire 1 $ en $end
$var wire 1 % reset $end
$var reg 7 ' q [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1 &
1%
0$
b1 #
0"
b0 !
$end
#10000
1"
#20000
b111 #
b111 &
1$
0%
0"
#30000
b111 !
b111 '
1"
#40000
0"
