
---------- Begin Simulation Statistics ----------
final_tick                               115095533000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 390899                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669824                       # Number of bytes of host memory used
host_op_rate                                   427768                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   255.82                       # Real time elapsed on the host
host_tick_rate                              449907436                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431834                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.115096                       # Number of seconds simulated
sim_ticks                                115095533000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431834                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.150955                       # CPI: cycles per instruction
system.cpu.discardedOps                        729872                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         4068274                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.868843                       # IPC: instructions per cycle
system.cpu.numCycles                        115095533                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954902     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646335     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534649     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431834                       # Class of committed instruction
system.cpu.tickCycles                       111027259                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46604                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2522                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       125270                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          431                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       251486                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            431                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20634762                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16527284                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            153919                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8837520                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8746890                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.974486                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050592                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433995                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300036                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133959                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1205                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35580163                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35580163                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35583446                       # number of overall hits
system.cpu.dcache.overall_hits::total        35583446                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       156979                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         156979                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       157069                       # number of overall misses
system.cpu.dcache.overall_misses::total        157069                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8330704000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8330704000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8330704000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8330704000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35737142                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35737142                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35740515                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35740515                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004393                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004393                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004395                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004395                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53068.907306                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53068.907306                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53038.499004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53038.499004                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72424                       # number of writebacks
system.cpu.dcache.writebacks::total             72424                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32046                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32046                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32046                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32046                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       124933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       124933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       125017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       125017                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6470652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6470652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6474000000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6474000000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003496                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003496                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003498                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003498                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51792.977036                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51792.977036                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51784.957246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51784.957246                       # average overall mshr miss latency
system.cpu.dcache.replacements                 124508                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21396553                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21396553                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        85994                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         85994                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2360451000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2360451000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21482547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21482547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27449.019699                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27449.019699                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8873                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8873                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        77121                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        77121                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1942438000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1942438000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25186.888137                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25186.888137                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14183610                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14183610                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5970253000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5970253000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004980                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004980                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84105.839262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84105.839262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        23173                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        23173                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4528214000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4528214000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 94708.734209                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94708.734209                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3283                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3283                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           90                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           90                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.026682                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.026682                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           84                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           84                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3348000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3348000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.024904                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024904                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 39857.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 39857.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       134000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       134000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 44666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 44666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000034                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 42666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 115095533000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.080103                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35886625                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            125020                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            287.047072                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.080103                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          225                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36043697                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36043697                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115095533000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115095533000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115095533000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49922363                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17208395                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10039468                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28668124                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28668124                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28668124                       # number of overall hits
system.cpu.icache.overall_hits::total        28668124                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1200                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1200                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1200                       # number of overall misses
system.cpu.icache.overall_misses::total          1200                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70059000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70059000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70059000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70059000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28669324                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28669324                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28669324                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28669324                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58382.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58382.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58382.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58382.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          758                       # number of writebacks
system.cpu.icache.writebacks::total               758                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1200                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1200                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1200                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1200                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67659000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67659000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67659000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67659000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56382.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56382.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56382.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56382.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                    758                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28668124                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28668124                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1200                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1200                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70059000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70059000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28669324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28669324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58382.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58382.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67659000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67659000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56382.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56382.500000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 115095533000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.578660                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28669324                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1200                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          23891.103333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.578660                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.431229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.431229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.431641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28670524                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28670524                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115095533000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115095533000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115095533000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 115095533000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431834                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  690                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                85624                       # number of demand (read+write) hits
system.l2.demand_hits::total                    86314                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 690                       # number of overall hits
system.l2.overall_hits::.cpu.data               85624                       # number of overall hits
system.l2.overall_hits::total                   86314                       # number of overall hits
system.l2.demand_misses::.cpu.inst                510                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39396                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39906                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               510                       # number of overall misses
system.l2.overall_misses::.cpu.data             39396                       # number of overall misses
system.l2.overall_misses::total                 39906                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49552000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4223406000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4272958000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49552000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4223406000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4272958000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           125020                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               126220                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          125020                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              126220                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.425000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.315118                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.316162                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.425000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.315118                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.316162                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97160.784314                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107203.929333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107075.577607                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97160.784314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107203.929333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107075.577607                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6571                       # number of writebacks
system.l2.writebacks::total                      6571                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39900                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39900                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39292000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3435178000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3474470000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39292000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3435178000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3474470000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.424167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.315078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.316115                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.424167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.315078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.316115                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77194.499018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87207.179305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87079.448622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77194.499018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87207.179305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87079.448622                       # average overall mshr miss latency
system.l2.replacements                           7133                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72424                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72424                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          755                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              755                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          755                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          755                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              9000                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9000                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4161173000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4161173000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.811763                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.811763                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107213.567969                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107213.567969                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3384933000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3384933000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.811763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.811763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87213.567969                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87213.567969                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            690                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                690                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49552000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49552000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.425000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.425000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97160.784314                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97160.784314                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          509                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          509                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39292000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39292000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.424167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.424167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77194.499018                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77194.499018                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         76624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             76624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          584                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             584                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     62233000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     62233000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        77208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         77208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106563.356164                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106563.356164                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          579                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          579                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     50245000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     50245000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86778.929188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86778.929188                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 115095533000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26240.425581                       # Cycle average of tags in use
system.l2.tags.total_refs                      248956                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39901                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.239342                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.029584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       261.120761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25979.275237                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.792825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.800794                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1920                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30637                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    537829                       # Number of tag accesses
system.l2.tags.data_accesses                   537829                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115095533000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.050624262500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          363                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          363                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              115911                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6177                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39900                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6571                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39900                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6571                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39900                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6571                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.865014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.297433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1640.157999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          361     99.45%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           363                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.016529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.015614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.181315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.28%      0.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              354     97.52%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      2.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           363                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2553600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               420544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     22.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  115095505000                       # Total gap between requests
system.mem_ctrls.avgGap                    2476716.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2520832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       418560                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 283034.442353205814                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 21902083.723787959665                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3636631.145363391377                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          509                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39391                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6571                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13169250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1412355500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1518247316500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25872.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35854.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 231052703.77                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2521024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2553600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       420544                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       420544                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          509                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39391                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39900                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6571                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6571                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       283034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     21903752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         22186786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       283034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       283034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      3653869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         3653869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      3653869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       283034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     21903752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        25840655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39897                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6540                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2521                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2559                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          425                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               677456000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             199485000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1425524750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16980.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35730.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               22031                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5548                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            55.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        18857                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   157.598770                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   119.605217                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   156.042151                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         7700     40.83%     40.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7924     42.02%     82.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1397      7.41%     90.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1005      5.33%     95.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          467      2.48%     98.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           38      0.20%     98.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           48      0.25%     98.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           56      0.30%     98.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          222      1.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        18857                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2553408                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             418560                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               22.185118                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                3.636631                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.20                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               59.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 115095533000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        67394460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        35817210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141636180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      16766640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9084993840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22036192590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  25639891200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   57022692120                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   495.437926                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  66454383250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3843060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44798089750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        67251660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        35745105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      143228400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17372160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9084993840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21788821140                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  25848204000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   56985616305                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   495.115795                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  66997659000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3843060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44254814000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 115095533000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1088                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6571                       # Transaction distribution
system.membus.trans_dist::CleanEvict              133                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1088                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86504                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86504                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2974144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2974144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39900                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39900    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39900                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 115095533000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            72888000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          213567000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             78408                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78995                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          758                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           52646                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47812                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1200                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        77208                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3158                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       374548                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                377706                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       125312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12636416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12761728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7133                       # Total snoops (count)
system.tol2bus.snoopTraffic                    420544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           133353                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.022174                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.147250                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 130396     97.78%     97.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2957      2.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             133353                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 115095533000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          397850000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3600999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         375064995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
