
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.283607                       # Number of seconds simulated
sim_ticks                                283606780000                       # Number of ticks simulated
final_tick                               283606780000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  47254                       # Simulator instruction rate (inst/s)
host_op_rate                                    76108                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               42617919                       # Simulator tick rate (ticks/s)
host_mem_usage                                4773564                       # Number of bytes of host memory used
host_seconds                                  6654.64                       # Real time elapsed on the host
sim_insts                                   314459130                       # Number of instructions simulated
sim_ops                                     506473761                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 283606780000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          203264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        50492672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           50695936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       203264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        203264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     22943552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22943552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           788948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              792124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        358493                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             358493                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             716711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          178037605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             178754316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        716711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           716711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        80899166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             80899166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        80899166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            716711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         178037605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            259653482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      792125                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     358493                       # Number of write requests accepted
system.mem_ctrls.readBursts                    792125                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   358493                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               50679744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22941952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                50696000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22943552                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    254                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             48577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             48509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             48887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             48992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             49258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             50234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            50720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            50413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22789                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  283606764500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                792125                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               358493                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  684950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       281679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.358042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.946229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.077281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       153285     54.42%     54.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        41411     14.70%     69.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24280      8.62%     77.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9602      3.41%     81.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7561      2.68%     83.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6167      2.19%     86.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5993      2.13%     88.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5236      1.86%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        28144      9.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       281679                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.288301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.975829                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    459.911574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        21807     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21814                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.432933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.413005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.829348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16917     77.55%     77.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              590      2.70%     80.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4096     18.78%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              190      0.87%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21814                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  16666444000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             31514025250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3959355000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21046.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39796.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       178.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        80.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    178.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.99                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   595355                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  273294                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     246482.12                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                989268420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                525789660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2796959340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              926273340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         14796228720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          10511890980                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            615837120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     49682459700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     14731916160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      27969419880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           123552002190                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            435.645446                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         258938425000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    794473000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6272660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 111620242750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  38364225250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   17601222000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 108953957000                       # Time in different power states
system.mem_ctrls_1.actEnergy               1021991040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                543178350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2856992460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              944929620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         14933908080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          10828434210                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            619437600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     50165164200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     14828940480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      27465439800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           124213307760                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            437.977215                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         258237402500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    795359000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6330816000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 109607845250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  38617094750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   18243087750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 110012577250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 283606780000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               135428973                       # Number of BP lookups
system.cpu.branchPred.condPredicted         135428973                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           9076083                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             97330549                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 7341894                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              89665                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        97330549                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           64564911                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         32765638                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2995687                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 283606780000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    57314590                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    30650870                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        231629                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        523379                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 283606780000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 283606780000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    88842448                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1980                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                  2293                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    283606780000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        567213561                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           93194881                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      809092767                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   135428973                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           71906805                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     464724000                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                18157190                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          2                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1608                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         11900                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          218                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  88840660                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1807081                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          567011218                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.321548                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.282274                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                341594391     60.24%     60.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 18286510      3.23%     63.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 25694972      4.53%     68.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6905872      1.22%     69.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 22808394      4.02%     73.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 12398699      2.19%     75.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  8820175      1.56%     76.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 24215950      4.27%     81.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                106286255     18.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            567011218                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.238762                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.426434                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 67462432                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             319311493                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 127260495                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              43898203                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                9078595                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1189183222                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                9078595                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 85796366                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               185840709                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         128130                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 148923031                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             137244387                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1142076706                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                162426                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents              104449983                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                9160455                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               24348762                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          1590151599                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2863078787                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1719634351                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1868086                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             721100312                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                869051287                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               3765                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3917                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 218131378                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            115978373                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            48980731                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           6503369                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2431543                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1069552541                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12688                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 871438941                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          44807104                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       563091467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined   1068643842                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           9648                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     567011218                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.536899                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.954496                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           259286459     45.73%     45.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            99053449     17.47%     63.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            66994660     11.82%     75.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            42657288      7.52%     82.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            35812983      6.32%     88.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            28076775      4.95%     93.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            22441804      3.96%     97.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             9364723      1.65%     99.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3323077      0.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       567011218                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1948357     70.35%     70.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     70.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     70.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2104      0.08%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     70.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 497606     17.97%     88.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 45138      1.63%     90.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            229610      8.29%     98.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            46669      1.69%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          12117947      1.39%      1.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             678390877     77.85%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2755899      0.32%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1186256      0.14%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              280162      0.03%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  30      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            143737716     16.49%     96.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            30490271      3.50%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1655516      0.19%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         824267      0.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              871438941                       # Type of FU issued
system.cpu.iq.rate                           1.536351                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2769484                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003178                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2351295627                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1629401893                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    765330644                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             6170061                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            3255799                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1857855                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              858984762                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 3105716                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 916246045                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads          1442331                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads            0                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     58758762                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          996                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     26430678                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         96909                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                9078595                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               141942784                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              19215270                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1069565229                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            667405                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             115978373                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             48980731                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6685                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                1649557                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              16823442                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            996                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3650273                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      6396479                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             10046752                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             767301816                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              57314242                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          18507661                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     87964024                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 66061114                       # Number of branches executed
system.cpu.iew.exec_stores                   30649782                       # Number of stores executed
system.cpu.iew.exec_rate                     1.352756                       # Inst execution rate
system.cpu.iew.wb_sent                      767208682                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     767188499                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 587853375                       # num instructions producing a value
system.cpu.iew.wb_consumers                 973095694                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.352557                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.604106                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       563111173                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3040                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           9077606                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                988                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts            0                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    490206215                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.033185                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.735326                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    278631824     56.84%     56.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    103161386     21.04%     77.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     37591679      7.67%     85.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     28361384      5.79%     91.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      9364369      1.91%     93.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     17608780      3.59%     96.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2372440      0.48%     97.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1605975      0.33%     97.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11508378      2.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    490206215                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            314459130                       # Number of instructions committed
system.cpu.commit.committedOps              506473761                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       79769664                       # Number of memory references committed
system.cpu.commit.loads                      57219611                       # Number of loads committed
system.cpu.commit.membars                         498                       # Number of memory barriers committed
system.cpu.commit.branches                   49075175                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1769471                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 501359459                       # Number of committed integer instructions.
system.cpu.commit.function_calls              4100197                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4906595      0.97%      0.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        418231844     82.58%     83.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2239028      0.44%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          1152945      0.23%     84.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         173685      0.03%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        56492121     11.15%     95.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21743504      4.29%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       727490      0.14%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       806549      0.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         506473761                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11508378                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1548282771                       # The number of ROB reads
system.cpu.rob.rob_writes                  2216291687                       # The number of ROB writes
system.cpu.timesIdled                            1799                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          202343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   314459130                       # Number of Instructions Simulated
system.cpu.committedOps                     506473761                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.803775                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.803775                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.554393                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.554393                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                973866878                       # number of integer regfile reads
system.cpu.int_regfile_writes               663243880                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1323506                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1034755                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 363976215                       # number of cc regfile reads
system.cpu.cc_regfile_writes                374189777                       # number of cc regfile writes
system.cpu.misc_regfile_reads               251282771                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 283606780000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2222251                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.941954                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            74180891                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2222251                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.380969                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.941954                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          724                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         158882399                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        158882399                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 283606780000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     52554858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        52554858                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21924767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21924767                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      74479625                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         74479625                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     74479625                       # number of overall hits
system.cpu.dcache.overall_hits::total        74479625                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3224382                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3224382                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       625555                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       625555                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3849937                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3849937                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3849937                       # number of overall misses
system.cpu.dcache.overall_misses::total       3849937                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 179201604500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 179201604500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  30445136751                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  30445136751                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 209646741251                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 209646741251                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 209646741251                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 209646741251                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     55779240                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     55779240                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     22550322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     22550322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     78329562                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     78329562                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     78329562                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     78329562                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.057806                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057806                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.027740                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027740                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.049150                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049150                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.049150                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049150                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55577.039104                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55577.039104                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48669.000729                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48669.000729                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54454.590101                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54454.590101                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54454.590101                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54454.590101                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       907201                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             15546                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.355911                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1697721                       # number of writebacks
system.cpu.dcache.writebacks::total           1697721                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1610231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1610231                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        16419                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16419                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1626650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1626650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1626650                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1626650                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1614151                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1614151                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       609136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       609136                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2223287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2223287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2223287                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2223287                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  61738669000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  61738669000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  28372796251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28372796251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  90111465251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  90111465251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  90111465251                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  90111465251                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.028938                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028938                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.027012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.028384                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028384                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.028384                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028384                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 38248.385064                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38248.385064                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 46578.754582                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46578.754582                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 40530.739059                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40530.739059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 40530.739059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40530.739059                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 283606780000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 283606780000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 283606780000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             15971                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.096876                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            86763919                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             15971                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5432.591510                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   508.096876                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.992377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         177697809                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        177697809                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 283606780000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     88822681                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        88822681                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      88822681                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         88822681                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     88822681                       # number of overall hits
system.cpu.icache.overall_hits::total        88822681                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        17976                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17976                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        17976                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17976                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        17976                       # number of overall misses
system.cpu.icache.overall_misses::total         17976                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    562808998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    562808998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    562808998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    562808998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    562808998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    562808998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     88840657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     88840657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     88840657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     88840657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     88840657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     88840657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000202                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000202                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000202                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000202                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000202                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000202                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 31308.911771                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31308.911771                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 31308.911771                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31308.911771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 31308.911771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31308.911771                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2967                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                47                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.127660                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        15971                       # number of writebacks
system.cpu.icache.writebacks::total             15971                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1479                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1479                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1479                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1479                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1479                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1479                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        16497                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16497                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        16497                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16497                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        16497                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16497                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    484257499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    484257499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    484257499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    484257499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    484257499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    484257499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000186                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000186                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000186                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000186                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 29354.276475                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29354.276475                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 29354.276475                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29354.276475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 29354.276475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29354.276475                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 283606780000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 283606780000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 283606780000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    761308                       # number of replacements
system.l2.tags.tagsinuse                 28410.764962                       # Cycle average of tags in use
system.l2.tags.total_refs                     2490241                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    761308                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.271003                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       51.853940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        435.387757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      27923.523266                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.013287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.852158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.867028                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          205                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          547                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1683                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27589                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2744                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36617940                       # Number of tag accesses
system.l2.tags.data_accesses                 36617940                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 283606780000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1697721                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1697721                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        15971                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15971                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             361529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                361529                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           13306                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13306                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1072798                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1072798                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 13306                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1434327                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1447633                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                13306                       # number of overall hits
system.l2.overall_hits::cpu.data              1434327                       # number of overall hits
system.l2.overall_hits::total                 1447633                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           262864                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              262864                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3179                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3179                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       526084                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          526084                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                3179                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              788948                       # number of demand (read+write) misses
system.l2.demand_misses::total                 792127                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3179                       # number of overall misses
system.l2.overall_misses::cpu.data             788948                       # number of overall misses
system.l2.overall_misses::total                792127                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  24945188500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24945188500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    319534500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    319534500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  46694103500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  46694103500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     319534500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   71639292000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      71958826500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    319534500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  71639292000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     71958826500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1697721                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1697721                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        15971                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15971                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         624393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            624393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        16485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          16485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1598882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1598882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             16485                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2223275                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2239760                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            16485                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2223275                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2239760                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.420991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.420991                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.192842                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.192842                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.329032                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.329032                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.192842                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.354858                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.353666                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.192842                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.354858                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.353666                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 94897.698049                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94897.698049                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 100514.155395                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100514.155395                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88757.885623                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88757.885623                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 100514.155395                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 90803.566268                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90842.537245                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 100514.155395                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 90803.566268                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90842.537245                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               358493                       # number of writebacks
system.l2.writebacks::total                    358493                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       262864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         262864                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3178                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3178                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       526084                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       526084                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         788948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            792126                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        788948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           792126                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  22316548500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22316548500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    287662000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    287662000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  41433263500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41433263500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    287662000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  63749812000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  64037474000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    287662000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  63749812000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  64037474000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.420991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.420991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.192781                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.192781                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.329032                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.329032                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.192781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.354858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.353666                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.192781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.354858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.353666                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 84897.698049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84897.698049                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 90516.677155                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90516.677155                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78757.885623                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78757.885623                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 90516.677155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 80803.566268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80842.535152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 90516.677155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 80803.566268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80842.535152                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1551212                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       759088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 283606780000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             529260                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       358493                       # Transaction distribution
system.membus.trans_dist::CleanEvict           400594                       # Transaction distribution
system.membus.trans_dist::ReadExReq            262864                       # Transaction distribution
system.membus.trans_dist::ReadExResp           262864                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        529261                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2343336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2343336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2343336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     73639488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     73639488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73639488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            792125                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  792125    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              792125                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3131794000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4216169250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4478006                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2238225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          272                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2245                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2245                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 283606780000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1615377                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2056214                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15971                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          927345                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           624393                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          624393                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         16497                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1598882                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        48951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6668825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6717776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2077056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    250943744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              253020800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          761320                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22944320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3001092                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000840                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028965                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2998572     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2520      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3001092                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3952695499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          24746492                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3334920996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
