# RISC-V-SIngle-Cycle
## Reference Material:
《COD》(RISC-V version)
[RISCV_CARD.pdf (sfu.ca)](https://www.cs.sfu.ca/~ashriram/Courses/CS295/assets/notebooks/RISCV/RISCV_CARD.pdf)
[Online RISC-V Assembler (lucasteske.dev)](https://riscvasm.lucasteske.dev/#)
[merledu/SIngle-Cycle-RISC-V-In-Verilog(github.com)](https://github.com/merledu/SIngle-Cycle-RISC-V-In-Verilog)

## Environment(with profile below):
WSL2-Ubuntu22.04
VS Code
Core VS  Code Extensions:
WSL、Code Runner、TerosHDL
Icarus Verilog
GTKWave

## Contained Files:
1. WSL-Verilog.code-profile
My VS Code workspace profile
2. ROM.txt
Binary RISC-V Instructions that will be read into InstructionMemory.v verilog module
3. arch_tb.v
4. PC.v
5. InstructionMemory.v
6. PC4Add.v
7. ShiftLeft1.v
8. PCAdd.v
9. BranchJudge.v
10. Control.v
11. Registers.v
12. ImmGen.v
13. ALUControl.v
14. ALU.v
15. DataMemory.v