#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001bdb4cf9f70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001bdb4cfa100 .scope module, "ALU_tb" "ALU_tb" 3 3;
 .timescale -9 -12;
v000001bdb4cfa330_0 .var "A_t", 7 0;
v000001bdb4d60d10_0 .net "CY_t", 0 0, v000001bdb4cfa290_0;  1 drivers
v000001bdb4d60db0_0 .var "OP_t", 2 0;
v000001bdb4d60e50_0 .net "OUT_t", 7 0, v000001bdb4ca1930_0;  1 drivers
v000001bdb4d60ef0_0 .var "R_t", 7 0;
S_000001bdb4ca1570 .scope module, "uut" "ALU" 3 10, 4 3 0, S_000001bdb4cfa100;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "IN_A";
    .port_info 1 /INPUT 8 "IN_R";
    .port_info 2 /INPUT 3 "IN_OP";
    .port_info 3 /OUTPUT 8 "OUT_A";
    .port_info 4 /OUTPUT 1 "OUT_CY";
enum000001bdb4d00b80 .enum4 (3)
   "ADD" 3'b000,
   "SUB" 3'b001,
   "OR" 3'b010,
   "AND" 3'b011,
   "XOR" 3'b100,
   "NOT" 3'b101,
   "LD" 3'b110
 ;
v000001bdb4ca1c60_0 .net "IN_A", 7 0, v000001bdb4cfa330_0;  1 drivers
v000001bdb4cacce0_0 .net "IN_OP", 2 0, v000001bdb4d60db0_0;  1 drivers
v000001bdb4ca1890_0 .net "IN_R", 7 0, v000001bdb4d60ef0_0;  1 drivers
v000001bdb4ca1930_0 .var "OUT_A", 7 0;
v000001bdb4cfa290_0 .var "OUT_CY", 0 0;
E_000001bdb4d067e0 .event anyedge, v000001bdb4cacce0_0, v000001bdb4ca1c60_0, v000001bdb4ca1890_0;
S_000001bdb4ca1700 .scope begin, "ALU" "ALU" 4 21, 4 21 0, S_000001bdb4ca1570;
 .timescale -9 -12;
    .scope S_000001bdb4ca1570;
T_0 ;
Ewait_0 .event/or E_000001bdb4d067e0, E_0x0;
    %wait Ewait_0;
    %fork t_1, S_000001bdb4ca1700;
    %jmp t_0;
    .scope S_000001bdb4ca1700;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdb4cfa290_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bdb4ca1930_0, 0, 8;
    %load/vec4 v000001bdb4cacce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdb4cfa290_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bdb4ca1930_0, 0, 8;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v000001bdb4ca1c60_0;
    %pad/u 9;
    %load/vec4 v000001bdb4ca1890_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v000001bdb4ca1930_0, 0, 8;
    %store/vec4 v000001bdb4cfa290_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v000001bdb4ca1c60_0;
    %pad/u 9;
    %load/vec4 v000001bdb4ca1890_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v000001bdb4ca1930_0, 0, 8;
    %store/vec4 v000001bdb4cfa290_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdb4cfa290_0, 0, 1;
    %load/vec4 v000001bdb4ca1c60_0;
    %load/vec4 v000001bdb4ca1890_0;
    %or;
    %store/vec4 v000001bdb4ca1930_0, 0, 8;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdb4cfa290_0, 0, 1;
    %load/vec4 v000001bdb4ca1c60_0;
    %load/vec4 v000001bdb4ca1890_0;
    %and;
    %store/vec4 v000001bdb4ca1930_0, 0, 8;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdb4cfa290_0, 0, 1;
    %load/vec4 v000001bdb4ca1c60_0;
    %load/vec4 v000001bdb4ca1890_0;
    %xor;
    %store/vec4 v000001bdb4ca1930_0, 0, 8;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdb4cfa290_0, 0, 1;
    %load/vec4 v000001bdb4ca1c60_0;
    %inv;
    %store/vec4 v000001bdb4ca1930_0, 0, 8;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v000001bdb4ca1890_0;
    %store/vec4 v000001bdb4ca1930_0, 0, 8;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %end;
    .scope S_000001bdb4ca1570;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001bdb4cfa100;
T_1 ;
    %vpi_call/w 3 19 "$display", "ALU Testbench..." {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bdb4cfa330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bdb4d60ef0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001bdb4d60db0_0, 0, 3;
    %delay 5000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001bdb4cfa330_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001bdb4d60ef0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001bdb4d60db0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 26 "$display", "ADD: %d + %d = %d, CY = %b", v000001bdb4cfa330_0, v000001bdb4d60ef0_0, v000001bdb4d60e50_0, v000001bdb4d60d10_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bdb4cfa330_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001bdb4d60ef0_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001bdb4d60db0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 30 "$display", "SUB: %d - %d = %d, CY = %b", v000001bdb4cfa330_0, v000001bdb4d60ef0_0, v000001bdb4d60e50_0, v000001bdb4d60d10_0 {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001bdb4cfa330_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000001bdb4d60ef0_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001bdb4d60db0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 34 "$display", "OR: %b | %b = %b, CY = %b", v000001bdb4cfa330_0, v000001bdb4d60ef0_0, v000001bdb4d60e50_0, v000001bdb4d60d10_0 {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001bdb4cfa330_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000001bdb4d60ef0_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001bdb4d60db0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 38 "$display", "AND: %b & %b = %b, CY = %b", v000001bdb4cfa330_0, v000001bdb4d60ef0_0, v000001bdb4d60e50_0, v000001bdb4d60d10_0 {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001bdb4cfa330_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000001bdb4d60ef0_0, 0, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001bdb4d60db0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 42 "$display", "XOR: %b ^ %b = %b, CY = %b", v000001bdb4cfa330_0, v000001bdb4d60ef0_0, v000001bdb4d60e50_0, v000001bdb4d60d10_0 {0 0 0};
    %pushi/vec4 60, 0, 8;
    %store/vec4 v000001bdb4cfa330_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000001bdb4d60ef0_0, 0, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001bdb4d60db0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 46 "$display", "NOT: %b = ~%b, CY = %b", v000001bdb4cfa330_0, v000001bdb4d60e50_0, v000001bdb4d60d10_0 {0 0 0};
    %pushi/vec4 240, 0, 8;
    %store/vec4 v000001bdb4cfa330_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001bdb4d60ef0_0, 0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001bdb4d60db0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 50 "$display", "LD: %b = %b, CY = %b", v000001bdb4d60ef0_0, v000001bdb4d60e50_0, v000001bdb4d60d10_0 {0 0 0};
    %vpi_call/w 3 52 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001bdb4cfa100;
T_2 ;
    %vpi_call/w 3 56 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call/w 3 57 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "./verif/ALU_tb.sv";
    "./src/ALU.sv";
