.model test_1202_image_convolution_16x16
.inputs net5_1 net35_1 net15_1 net16_1 net4_1 net14_1 net39_1 net38_1 net24_1 net48_1 vcc gnd
.outputs net40_1 net44_1 net45_1 net47_1 net52_1 net54_1

# tgates for logic
.subckt tgate in[0]=vcc in[1]=gnd out=tg4logic_1

.subckt tgate in[0]=vcc in[1]=gnd out=tg4logic_2

.subckt tgate in[0]=vcc in[1]=gnd out=tg4logic_3

# D Flip Flop
.names net26_1 tg4logic_1 tg4logic_2 tg4logic_3 internal_1_1
1--- 1

.subckt latch_custom D[0]=internal_1_1 clk[0]=net25_1 reset[0]=vcc_dig Q[0]=net37_1

# D Flip Flop
.names net49_1 tg4logic_1 tg4logic_2 tg4logic_3 internal_2_1
1--- 1

.subckt latch_custom D[0]=internal_2_1 clk[0]=net46_1 reset[0]=vcc_dig Q[0]=net50_1

# D Flip Flop
.names net32_1 tg4logic_1 tg4logic_2 tg4logic_3 internal_3_1
1--- 1

.subckt latch_custom D[0]=internal_3_1 clk[0]=net7_1 reset[0]=vcc_dig Q[0]=net20_1

# gnd_dig
.subckt tgate in[0]=vcc in[1]=gnd out=gnd_dig

# vdd_dig
.subckt tgate in[0]=vcc in[1]=vcc out=vcc_dig

# LOOKUP Table-> OR_D_1
.names net32_1 net35_1 tg4logic_1 tg4logic_2 net28_1
01-- 1
10-- 1
11-- 1

# LOOKUP Table-> OR_clk_1
.names net5_1 net48_1 tg4logic_1 tg4logic_2 net7_1
01-- 1
10-- 1
11-- 1

# LOOKUP Table-> OR_clk_2
.names net42_1 net34_1 tg4logic_1 tg4logic_2 net40_1
10-- 1
01-- 1
11-- 1

# LOOKUP Table-> OR_D_2
.names net31_1 net11_1 tg4logic_1 tg4logic_2 net47_1
01-- 1
10-- 1
11-- 1

# LOOKUP Table-> Pass
.names net35_1 tg4logic_1 tg4logic_2 tg4logic_3 net31_1
1--- 1

# LOOKUP Table-> Pass
.names net5_1 tg4logic_1 tg4logic_2 tg4logic_3 net34_1
1--- 1

# TGATE
.subckt tgate in[0]=vcc in[1]=net37_1 out=net32_1

# TGATE
.subckt tgate in[0]=vcc in[1]=net50_1 out=net11_1

# Shift register 1input 16outputs
.subckt in2in_x1 in[0]=fbout_4_1 in[1]=net4_1 in[2]=net4_internal out[0]=fbout_4_1

.subckt sftreg2 in[0]=net7_1 in[1]=gnd_dig in[2]=net28_1 out[0]=net4_internal out[1]=net8_1 out[2]=net1_1 out[3]=net26_1 out[4]=net21_1 out[5]=net21_2 out[6]=net21_3 out[7]=net21_4 out[8]=net21_5 out[9]=net21_6 out[10]=net21_7 out[11]=net21_8 out[12]=net21_9 out[13]=net21_10 out[14]=net21_11 out[15]=net21_12 out[16]=net21_13 out[17]=net21_14 out[18]=net21_15 out[19]=net21_16 #sftreg2_fg =0

# Shift register 1input 16outputs
.subckt in2in_x1 in[0]=fbout_5_1 in[1]=net6_1 in[2]=net6_internal out[0]=fbout_5_1

.subckt sftreg2 in[0]=net40_1 in[1]=gnd_dig in[2]=net47_1 out[0]=net6_internal out[1]=net51_1 out[2]=net27_1 out[3]=net49_1 out[4]=net23_1 out[5]=net23_2 out[6]=net23_3 out[7]=net23_4 out[8]=net23_5 out[9]=net23_6 out[10]=net23_7 out[11]=net23_8 out[12]=net23_9 out[13]=net23_10 out[14]=net23_11 out[15]=net23_12 out[16]=net23_13 out[17]=net23_14 out[18]=net23_15 out[19]=net23_16 #sftreg2_fg =0

# VMM 16x16 with shift register
.subckt vmm8x4_in in[0]=net21_1 in[1]=net21_2 in[2]=net21_3 in[3]=net21_4 in[4]=net21_5 in[5]=net21_6 in[6]=net21_7 in[7]=net21_8 in[8]=net21_internal_1 in[9]=net21_internal_2 in[10]=net21_internal_3 in[11]=net21_internal_4 in[12]=net21_1_fbout out[0]=net21_1_fbout #vmm8x4_in_target =5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08

.subckt vmm8x4_in in[0]=net21_9 in[1]=net21_10 in[2]=net21_11 in[3]=net21_12 in[4]=net21_13 in[5]=net21_14 in[6]=net21_15 in[7]=net21_16 in[8]=net21_internal_1 in[9]=net21_internal_2 in[10]=net21_internal_3 in[11]=net21_internal_4 in[12]=net21_2_fbout out[0]=net21_2_fbout #vmm8x4_in_target =5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08

.subckt vmm8x4_in in[0]=net21_1 in[1]=net21_2 in[2]=net21_3 in[3]=net21_4 in[4]=net21_5 in[5]=net21_6 in[6]=net21_7 in[7]=net21_8 in[8]=net21_internal_5 in[9]=net21_internal_6 in[10]=net21_internal_7 in[11]=net21_internal_8 in[12]=net21_3_fbout out[0]=net21_3_fbout #vmm8x4_in_target =5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08

.subckt vmm8x4_in in[0]=net21_9 in[1]=net21_10 in[2]=net21_11 in[3]=net21_12 in[4]=net21_13 in[5]=net21_14 in[6]=net21_15 in[7]=net21_16 in[8]=net21_internal_5 in[9]=net21_internal_6 in[10]=net21_internal_7 in[11]=net21_internal_8 in[12]=net21_4_fbout out[0]=net21_4_fbout #vmm8x4_in_target =5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08

.subckt vmm8x4_in in[0]=net21_1 in[1]=net21_2 in[2]=net21_3 in[3]=net21_4 in[4]=net21_5 in[5]=net21_6 in[6]=net21_7 in[7]=net21_8 in[8]=net21_internal_9 in[9]=net21_internal_10 in[10]=net21_internal_11 in[11]=net21_internal_12 in[12]=net21_5_fbout out[0]=net21_5_fbout #vmm8x4_in_target =5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08

.subckt vmm8x4_in in[0]=net21_9 in[1]=net21_10 in[2]=net21_11 in[3]=net21_12 in[4]=net21_13 in[5]=net21_14 in[6]=net21_15 in[7]=net21_16 in[8]=net21_internal_9 in[9]=net21_internal_10 in[10]=net21_internal_11 in[11]=net21_internal_12 in[12]=net21_6_fbout out[0]=net21_6_fbout #vmm8x4_in_target =5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08

.subckt vmm8x4_in in[0]=net21_1 in[1]=net21_2 in[2]=net21_3 in[3]=net21_4 in[4]=net21_5 in[5]=net21_6 in[6]=net21_7 in[7]=net21_8 in[8]=net21_internal_13 in[9]=net21_internal_14 in[10]=net21_internal_15 in[11]=net21_internal_16 in[12]=net21_7_fbout out[0]=net21_7_fbout #vmm8x4_in_target =5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08

.subckt vmm8x4_in in[0]=net21_9 in[1]=net21_10 in[2]=net21_11 in[3]=net21_12 in[4]=net21_13 in[5]=net21_14 in[6]=net21_15 in[7]=net21_16 in[8]=net21_internal_13 in[9]=net21_internal_14 in[10]=net21_internal_15 in[11]=net21_internal_16 in[12]=net21_8_fbout out[0]=net21_8_fbout #vmm8x4_in_target =5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08,5.00e-08

.subckt sftreg2 in[0]=net43_1 in[1]=gnd_dig in[2]=net31_1 out[0]=net6_1 out[1]=net44_1 out[2]=net3_1 out[3]=net45_1 out[4]=net21_internal_1 out[5]=net21_internal_2 out[6]=net21_internal_3 out[7]=net21_internal_4 out[8]=net21_internal_5 out[9]=net21_internal_6 out[10]=net21_internal_7 out[11]=net21_internal_8 out[12]=net21_internal_9 out[13]=net21_internal_10 out[14]=net21_internal_11 out[15]=net21_internal_12 out[16]=net21_internal_13 out[17]=net21_internal_14 out[18]=net21_internal_15 out[19]=net21_internal_16 #sftreg2_fg =0

# LOOKUP Table-> OR_clk_3
.names net11_1 net34_1 tg4logic_1 tg4logic_2 net43_1
10-- 1
01-- 1
11-- 1

# TGATE
.subckt tgate in[0]=vcc in[1]=net20_1 out=net42_1

# Input 2 Input x1
.subckt in2in_x1 in[0]=fbout_6_1 in[1]=net30_1 in[2]=net6_1 out[0]=fbout_6_1

# NFET
.subckt nfet in[0]=net14_1 in[1]=gnd out[0]=net30_1

# TGATE
.subckt tgate in[0]=net38_1 in[1]=net39_1 out=net53_1

# Input 2 Input x1
.subckt in2in_x1 in[0]=fbout_7_1 in[1]=net53_1 in[2]=net30_1 out[0]=fbout_7_1

# LOOKUP Table-> Delay
.names net8_1 tg4logic_1 tg4logic_2 tg4logic_3 net25_1
1--- 1

# LOOKUP Table-> INV_1
.names net51_1 tg4logic_1 tg4logic_2 tg4logic_3 net46_1
0--- 1

# Shift register 16inputs 1output
.subckt sftreg in[0]=net22_1 in[1]=net22_2 in[2]=net22_3 in[3]=net22_4 in[4]=net22_5 in[5]=net22_6 in[6]=net22_7 in[7]=net22_8 in[8]=net22_9 in[9]=net22_10 in[10]=net22_11 in[11]=net22_12 in[12]=net22_13 in[13]=net22_14 in[14]=net22_15 in[15]=net22_16 in[16]=net15_1 in[17]=gnd_dig in[18]=net16_1 out[0]=net52_1 out[1]=net17_1 out[2]=net18_1 out[3]=net19_1 #sftreg_fg =0

# INTEGRATOR
.subckt integrator in[0]=net39_1 in[1]=net23_1 in[2]=net24_1 out[0]=net22_1 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net39_1 in[1]=net23_2 in[2]=net24_1 out[0]=net22_2 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net39_1 in[1]=net23_3 in[2]=net24_1 out[0]=net22_3 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net39_1 in[1]=net23_4 in[2]=net24_1 out[0]=net22_4 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net39_1 in[1]=net23_5 in[2]=net24_1 out[0]=net22_5 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net39_1 in[1]=net23_6 in[2]=net24_1 out[0]=net22_6 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net39_1 in[1]=net23_7 in[2]=net24_1 out[0]=net22_7 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net39_1 in[1]=net23_8 in[2]=net24_1 out[0]=net22_8 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net39_1 in[1]=net23_9 in[2]=net24_1 out[0]=net22_9 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net39_1 in[1]=net23_10 in[2]=net24_1 out[0]=net22_10 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net39_1 in[1]=net23_11 in[2]=net24_1 out[0]=net22_11 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net39_1 in[1]=net23_12 in[2]=net24_1 out[0]=net22_12 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net39_1 in[1]=net23_13 in[2]=net24_1 out[0]=net22_13 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net39_1 in[1]=net23_14 in[2]=net24_1 out[0]=net22_14 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net39_1 in[1]=net23_15 in[2]=net24_1 out[0]=net22_15 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

.subckt integrator in[0]=net39_1 in[1]=net23_16 in[2]=net24_1 out[0]=net22_16 #integrator_fg =0&cap_3x =0&cap_2x =0&integrator_ota0 =1.00e-06&integrator_ota1 =2.00e-06

# ota
.subckt ota_buf in[0]=net53_1 out[0]=net54_1 #ota_biasfb =0.000002000000

.end
