// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 20.3 (Release Build #158)
// 
// Legal Notice: Copyright 2020 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE7000009_41_B0_stall_region
// SystemVerilog created on Thu Nov 18 14:43:43 2021


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE7000009_41_B0_stall_region (
    input wire [511:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata,
    input wire [0:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack,
    input wire [0:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest,
    input wire [0:0] in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid,
    output wire [32:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write,
    output wire [511:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata,
    output wire [63:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable,
    output wire [4:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount,
    input wire [63:0] in_arg0,
    input wire [63:0] in_arg4,
    input wire [0:0] in_flush,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [63:0] in_acl_global_id_0,
    input wire [31:0] in_acl_hw_wg_id,
    input wire [0:0] in_valid_in,
    input wire [511:0] in_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata,
    input wire [0:0] in_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack,
    input wire [0:0] in_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid,
    output wire [32:0] out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address,
    output wire [0:0] out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable,
    output wire [0:0] out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read,
    output wire [0:0] out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write,
    output wire [511:0] out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata,
    output wire [63:0] out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable,
    output wire [4:0] out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount,
    output wire [63:0] out_acl_global_id_0,
    output wire [31:0] out_acl_hw_wg_id,
    output wire [63:0] out_memcoalesce_extrValue_0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0,
    output wire [63:0] out_memcoalesce_extrValue_1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_410,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_411,
    output wire [0:0] out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_412,
    output wire [0:0] out_valid_out,
    input wire [63:0] in_arg3_0_tpl,
    input wire [63:0] in_arg7_0_tpl,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_o_valid;
    wire [32:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address;
    wire [4:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read;
    wire [0:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write;
    wire [511:0] i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_out_valid_out;
    wire [9:0] i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_vt_const_9_q;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_vt_select_63_b;
    wire [2:0] i_memcoalesce_bitcast_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_vt_const_2_q;
    wire [63:0] i_memcoalesce_bitcast_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_vt_join_q;
    wire [60:0] i_memcoalesce_bitcast_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_vt_select_63_b;
    wire [0:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4110_q;
    wire [63:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4112_vt_join_q;
    wire [60:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4112_vt_select_63_b;
    wire [0:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_q;
    wire [0:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q;
    wire [1:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_413_vt_const_1_q;
    wire [63:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_413_vt_join_q;
    wire [61:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_413_vt_select_63_b;
    wire [63:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_vt_join_q;
    wire [60:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_vt_select_63_b;
    wire [63:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_418_vt_join_q;
    wire [61:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_418_vt_select_63_b;
    wire [0:0] ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_stall_out;
    wire [0:0] ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_valid_out;
    wire [63:0] ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl;
    wire [31:0] ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl;
    wire [31:0] c_i32_121_recast_x_q;
    wire [32:0] i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address;
    wire [4:0] i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write;
    wire [511:0] i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_o_readdata_0_tpl;
    wire [63:0] i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_o_readdata_1_tpl;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_out_buffer_out_0_tpl;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_out_buffer_out_0_tpl;
    wire [64:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a;
    wire [64:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b;
    logic [64:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o;
    wire [64:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q;
    wire [61:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b;
    wire [63:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q;
    wire [63:0] i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a;
    wire [64:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b;
    logic [64:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o;
    wire [64:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q;
    wire [127:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_extender_x_q;
    wire [58:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_multconst_x_q;
    wire [63:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b;
    wire [63:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a;
    wire [64:0] dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b;
    logic [64:0] dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o;
    wire [64:0] dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q;
    wire [61:0] dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b;
    wire [63:0] dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q;
    wire [63:0] dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a;
    wire [64:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b;
    logic [64:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o;
    wire [64:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q;
    wire [127:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_extender_x_q;
    wire [63:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b;
    wire [63:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b;
    wire [35:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_0_q;
    wire [35:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_0_qint;
    wire [58:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_join_1_q;
    wire [40:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_2_q;
    wire [40:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_2_qint;
    wire [27:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_3_q;
    wire [27:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_3_qint;
    wire [68:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_join_4_q;
    wire [69:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_a;
    wire [69:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_b;
    logic [69:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_o;
    wire [69:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_q;
    wire [9:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_b;
    wire [53:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs4_in;
    wire [17:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs4_b;
    wire [35:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs7_in;
    wire [17:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs7_b;
    wire [17:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs10_in;
    wire [17:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs10_b;
    wire [35:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_0_q;
    wire [35:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_0_qint;
    wire [58:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_join_1_q;
    wire [40:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_2_q;
    wire [40:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_2_qint;
    wire [27:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_3_q;
    wire [27:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_3_qint;
    wire [68:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_join_4_q;
    wire [69:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_a;
    wire [69:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_b;
    logic [69:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_o;
    wire [69:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_q;
    wire [10:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift0_q;
    wire [10:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift0_qint;
    wire [11:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_a;
    wire [11:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_b;
    logic [11:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_o;
    wire [11:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_q;
    wire [14:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift2_q;
    wire [14:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift2_qint;
    wire [18:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift0_q;
    wire [18:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift0_qint;
    wire [19:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_a;
    wire [19:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_b;
    logic [19:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_o;
    wire [19:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_q;
    wire [22:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift2_q;
    wire [22:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift2_qint;
    wire [18:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift0_q;
    wire [18:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift0_qint;
    wire [19:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_a;
    wire [19:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_b;
    logic [19:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_o;
    wire [19:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_q;
    wire [22:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift2_q;
    wire [22:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift2_qint;
    wire [18:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift0_q;
    wire [18:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift0_qint;
    wire [19:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_a;
    wire [19:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_b;
    logic [19:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_o;
    wire [19:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_q;
    wire [22:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift2_q;
    wire [22:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift2_qint;
    wire [10:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift0_q;
    wire [10:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift0_qint;
    wire [11:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_a;
    wire [11:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_b;
    logic [11:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_o;
    wire [11:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_q;
    wire [14:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift2_q;
    wire [14:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift2_qint;
    wire [18:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift0_q;
    wire [18:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift0_qint;
    wire [19:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_a;
    wire [19:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_b;
    logic [19:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_o;
    wire [19:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_q;
    wire [22:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift2_q;
    wire [22:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift2_qint;
    wire [18:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift0_q;
    wire [18:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift0_qint;
    wire [19:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_a;
    wire [19:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_b;
    logic [19:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_o;
    wire [19:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_q;
    wire [22:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift2_q;
    wire [22:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift2_qint;
    wire [18:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift0_q;
    wire [18:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift0_qint;
    wire [19:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_a;
    wire [19:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_b;
    logic [19:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_o;
    wire [19:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_q;
    wire [22:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift2_q;
    wire [22:0] dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift2_qint;
    wire [9:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_merged_bit_select_b;
    wire [17:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_merged_bit_select_c;
    wire [17:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_merged_bit_select_d;
    wire [17:0] dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_merged_bit_select_e;
    reg [63:0] redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_q;
    reg [63:0] redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_q;
    wire [0:0] redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_valid_in;
    wire redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_stall_in;
    wire redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_data_in;
    wire [0:0] redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_valid_out;
    wire redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_stall_out;
    wire redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_data_out;
    reg [63:0] redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_q;
    reg [63:0] redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_q;
    reg [63:0] redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_q;
    wire [0:0] redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_valid_in;
    wire redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_stall_in;
    wire redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_data_in;
    wire [0:0] redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_valid_out;
    wire redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_stall_out;
    wire redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_data_out;
    wire [31:0] bubble_join_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_b;
    wire [95:0] bubble_join_stall_entry_q;
    wire [63:0] bubble_select_stall_entry_b;
    wire [31:0] bubble_select_stall_entry_c;
    wire [95:0] bubble_join_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_q;
    wire [63:0] bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_b;
    wire [31:0] bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_c;
    wire [127:0] bubble_join_i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_q;
    wire [63:0] bubble_select_i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_b;
    wire [63:0] bubble_select_i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_c;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_b;
    wire [63:0] bubble_join_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_q;
    wire [63:0] bubble_select_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_b;
    wire [31:0] bubble_join_redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_q;
    wire [31:0] bubble_select_redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_b;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_V1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_and0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_and1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_V0;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireValid;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireStall;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_StallValid;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg0;
    reg [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg0;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed0;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg1;
    reg [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg1;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed1;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg2;
    reg [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg2;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed2;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg3;
    reg [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg3;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed3;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg4;
    reg [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg4;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed4;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg5;
    reg [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg5;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed5;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_or0;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_or1;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_or2;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_or3;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_or4;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_backStall;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V0;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V1;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V2;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V3;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V4;
    wire [0:0] SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V5;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_and0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_and1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_V0;
    reg [0:0] SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_0;
    reg [0:0] SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_1;
    wire [0:0] SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_s_tv_1;
    wire [0:0] SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_or0;
    wire [0:0] SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_V0;
    wire [0:0] SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_V1;
    reg [0:0] SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_V0;
    wire [0:0] SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_wireValid;
    wire [0:0] SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_wireStall;
    wire [0:0] SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_StallValid;
    wire [0:0] SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_toReg0;
    reg [0:0] SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_fromReg0;
    wire [0:0] SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_consumed0;
    wire [0:0] SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_toReg1;
    reg [0:0] SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_fromReg1;
    wire [0:0] SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_consumed1;
    wire [0:0] SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_or0;
    wire [0:0] SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_backStall;
    wire [0:0] SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_V0;
    wire [0:0] SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_V1;
    reg [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_R_v_0;
    wire [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_v_s_0;
    wire [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_s_tv_0;
    wire [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_backEN;
    wire [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_backStall;
    wire [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_V0;
    reg [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_R_v_0;
    wire [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_v_s_0;
    wire [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_s_tv_0;
    wire [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_backEN;
    wire [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_backStall;
    wire [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_V0;
    reg [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_R_v_0;
    wire [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_v_s_0;
    wire [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_s_tv_0;
    wire [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_backEN;
    wire [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_backStall;
    wire [0:0] SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_V0;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_and0;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_and1;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_and2;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_and3;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_backStall;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_V0;
    wire [0:0] bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_valid_in;
    wire bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_stall_in;
    wire bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_stall_in_bitsignaltemp;
    wire [31:0] bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_data_in;
    wire [0:0] bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_valid_out;
    wire bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_stall_out;
    wire bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_stall_out_bitsignaltemp;
    wire [31:0] bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_data_out;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_valid_in;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_stall_in;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_valid_out;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_stall_out;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_valid_in;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_stall_in;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_valid_out;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_stall_out;
    wire bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;


    // SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2(STALLENABLE,337)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_V0 = SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_backStall = i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_wireValid = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_valid_out;

    // bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg(STALLFIFO,366)
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_valid_in = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V2;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_stall_in = SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_backStall;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_valid_in[0];
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_stall_in[0];
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_valid_out[0] = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_stall_out[0] = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(211),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg (
        .valid_in(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1(STALLENABLE,335)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_V0 = SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_backStall = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_wireValid = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_valid_out;

    // bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg(STALLFIFO,365)
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_valid_in = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V1;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_stall_in = SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_backStall;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_valid_in[0];
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_stall_in[0];
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_valid_out[0] = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_stall_out[0] = bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(211),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg (
        .valid_in(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x(STALLENABLE,243)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_V0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_backStall = SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_backStall | ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_wireValid = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_out_valid_out;

    // i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x(BLACKBOX,66)@1
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70000632cles2_eult_e79_410 thei_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_backStall),
        .in_valid_in(SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V0),
        .in_buffer_in_0_tpl(in_arg7_0_tpl),
        .out_stall_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_out_valid_out),
        .out_buffer_out_0_tpl(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_out_buffer_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_stall_entry(BITJOIN,185)
    assign bubble_join_stall_entry_q = {in_acl_hw_wg_id, in_acl_global_id_0};

    // bubble_select_stall_entry(BITSELECT,186)
    assign bubble_select_stall_entry_b = $unsigned(bubble_join_stall_entry_q[63:0]);
    assign bubble_select_stall_entry_c = $unsigned(bubble_join_stall_entry_q[95:64]);

    // SE_stall_entry(STALLENABLE,234)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x(BLACKBOX,59)@0
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1
    // out out_data_out_0_tpl@1
    // out out_data_out_1_tpl@1
    k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE700000_E79_41_B0_merge_reg theZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x (
        .in_stall_in(SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .in_data_in_0_tpl(bubble_select_stall_entry_b),
        .in_data_in_1_tpl(bubble_select_stall_entry_c),
        .out_stall_out(ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_stall_out),
        .out_valid_out(ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_valid_out),
        .out_data_out_0_tpl(ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl),
        .out_data_out_1_tpl(ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x(STALLENABLE,237)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg0 <= '0;
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg1 <= '0;
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg2 <= '0;
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg3 <= '0;
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg4 <= '0;
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg5 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg0 <= SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg0;
            // Successor 1
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg1 <= SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg1;
            // Successor 2
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg2 <= SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg2;
            // Successor 3
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg3 <= SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg3;
            // Successor 4
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg4 <= SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg4;
            // Successor 5
            SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg5 <= SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg5;
        end
    end
    // Input Stall processing
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed0 = (~ (i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_out_stall_out) & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg0;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed1 = (~ (bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_reg_stall_out) & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg1;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed2 = (~ (bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_reg_stall_out) & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg2;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed3 = (~ (redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_stall_out) & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg3;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed4 = (~ (redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_stall_out) & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg4;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed5 = (~ (SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_backStall) & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg5;
    // Consuming
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_StallValid = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_backStall & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireValid;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg0 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed0;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg1 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed1;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg2 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed2;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg3 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed3;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg4 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed4;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_toReg5 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed5;
    // Backward Stall generation
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_or0 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed0;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_or1 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed1 & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_or0;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_or2 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed2 & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_or1;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_or3 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed3 & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_or2;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_or4 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed4 & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_or3;
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireStall = ~ (SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_consumed5 & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_or4);
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_backStall = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V0 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg0);
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V1 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg1);
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V2 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg2);
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V3 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg3);
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V4 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg4);
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V5 = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_fromReg5);
    // Computing multiple Valid(s)
    assign SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_wireValid = ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_valid_out;

    // SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0(STALLENABLE,301)
    // Valid signal propagation
    assign SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_V0 = SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_0;
    assign SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_V1 = SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_1;
    // Stall signal propagation
    assign SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_s_tv_0 = SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_backStall & SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_0;
    assign SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_s_tv_1 = i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_out_stall_out & SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_1;
    // Backward Enable generation
    assign SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_or0 = SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_s_tv_0;
    assign SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_backEN = ~ (SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_s_tv_1 | SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_v_s_0 = SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_backEN & SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V5;
    // Backward Stall generation
    assign SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_backStall = ~ (SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_0 <= 1'b0;
            SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_0 <= SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_0 & SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_0 <= SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_v_s_0;
            end

            if (SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_1 <= SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_1 & SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_s_tv_1;
            end
            else
            begin
                SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_1 <= SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0(STALLENABLE,302)
    // Valid signal propagation
    assign SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_V0 = SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_s_tv_0 = SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_backStall & SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_backEN = ~ (SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_v_s_0 = SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_backEN & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_V0;
    // Backward Stall generation
    assign SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_backStall = ~ (SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_0 <= SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_0 & SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_R_v_0 <= SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416(BLACKBOX,12)@2
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70000332cles2_eult_e79_410 thei_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416 (
        .in_buffer_in(in_arg4),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_backStall),
        .in_valid_in(SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_V1),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416(STALLENABLE,218)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_V0 = SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_backStall = i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_o_stall | ~ (SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_and0 = i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_out_valid_out;
    assign SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_and1 = SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_V0 & SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_and0;
    assign SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_wireValid = SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_V0 & SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_and1;

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_multconst_x(CONSTANT,82)
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_multconst_x_q = $unsigned(59'b00000000000000000000000000000000000000000000000000000000000);

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift0(BITSHIFT,149)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift0_qint = { dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_b, 1'b0 };
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift0_q = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift0_qint[10:0];

    // bubble_join_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x(BITJOIN,189)
    assign bubble_join_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_q = {ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl, ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl};

    // bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x(BITSELECT,190)
    assign bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_b = $unsigned(bubble_join_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_q[63:0]);
    assign bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_c = $unsigned(bubble_join_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_q[95:64]);

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1(BITSELECT,120)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_b = bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_b[63:54];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1(ADD,150)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_a = {2'b00, dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_b};
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_b = {1'b0, dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift0_q};
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_o = $unsigned(dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_a) + $unsigned(dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_b);
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_q = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_o[11:0];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift2(BITSHIFT,151)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift2_qint = { dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_q, 3'b000 };
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift2_q = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift2_qint[14:0];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_3(BITSHIFT,134)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_3_qint = { dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift2_q, 13'b0000000000000 };
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_3_q = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_3_qint[27:0];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift0(BITSHIFT,155)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift0_qint = { dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs7_b, 1'b0 };
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift0_q = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift0_qint[18:0];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs7(BITSELECT,126)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs7_in = bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_b[35:0];
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs7_b = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs7_in[35:18];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1(ADD,156)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_a = {2'b00, dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs7_b};
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_b = {1'b0, dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift0_q};
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_o = $unsigned(dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_a) + $unsigned(dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_b);
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_q = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_o[19:0];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift2(BITSHIFT,157)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift2_qint = { dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_q, 3'b000 };
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift2_q = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift2_qint[22:0];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_2(BITSHIFT,133)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_2_qint = { dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift2_q, 18'b000000000000000000 };
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_2_q = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_2_qint[40:0];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_join_4(BITJOIN,135)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_join_4_q = {dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_3_q, dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_2_q};

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift0(BITSHIFT,152)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift0_qint = { dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs4_b, 1'b0 };
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift0_q = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift0_qint[18:0];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs4(BITSELECT,123)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs4_in = bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_b[53:0];
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs4_b = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs4_in[53:36];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1(ADD,153)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_a = {2'b00, dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs4_b};
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_b = {1'b0, dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift0_q};
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_o = $unsigned(dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_a) + $unsigned(dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_b);
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_q = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_o[19:0];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift2(BITSHIFT,154)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift2_qint = { dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_q, 3'b000 };
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift2_q = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift2_qint[22:0];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_0(BITSHIFT,131)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_0_qint = { dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift2_q, 13'b0000000000000 };
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_0_q = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_0_qint[35:0];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift0(BITSHIFT,158)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift0_qint = { dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs10_b, 1'b0 };
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift0_q = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift0_qint[18:0];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs10(BITSELECT,129)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs10_in = bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_b[17:0];
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs10_b = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs10_in[17:0];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1(ADD,159)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_a = {2'b00, dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs10_b};
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_b = {1'b0, dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift0_q};
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_o = $unsigned(dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_a) + $unsigned(dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_b);
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_q = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_o[19:0];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift2(BITSHIFT,160)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift2_qint = { dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_q, 3'b000 };
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift2_q = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift2_qint[22:0];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_join_1(BITJOIN,132)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_join_1_q = {dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_0_q, dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift2_q};

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0(ADD,136)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_a = {11'b00000000000, dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_join_1_q};
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_b = {1'b0, dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_join_4_q};
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_o = $unsigned(dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_a) + $unsigned(dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_b);
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_q = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_o[69:0];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_extender_x(BITJOIN,97)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_extender_x_q = {dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_multconst_x_q, dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_q[68:0]};

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x(BITSELECT,99)@1
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_extender_x_q[63:0];

    // redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0(REG,167)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_q <= $unsigned(dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b);
        end
    end

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift0(BITSHIFT,137)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift0_qint = { dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_merged_bit_select_b, 1'b0 };
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift0_q = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift0_qint[10:0];

    // bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x(BITJOIN,203)
    assign bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_q = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_out_buffer_out_0_tpl;

    // bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x(BITSELECT,204)
    assign bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_q[63:0]);

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_merged_bit_select(BITSELECT,161)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_merged_bit_select_b = bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_b[63:54];
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_merged_bit_select_c = bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_b[53:36];
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_merged_bit_select_d = bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_b[35:18];
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_merged_bit_select_e = bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg7_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_414_aunroll_x_b[17:0];

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1(ADD,138)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_a = {2'b00, dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_merged_bit_select_b};
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_b = {1'b0, dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift0_q};
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_o = $unsigned(dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_a) + $unsigned(dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_b);
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_q = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_o[11:0];

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift2(BITSHIFT,139)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift2_qint = { dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_add_1_q, 3'b000 };
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift2_q = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift2_qint[14:0];

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_3(BITSHIFT,116)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_3_qint = { dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im0_shift2_q, 13'b0000000000000 };
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_3_q = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_3_qint[27:0];

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift0(BITSHIFT,143)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift0_qint = { dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_merged_bit_select_d, 1'b0 };
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift0_q = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift0_qint[18:0];

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1(ADD,144)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_a = {2'b00, dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_merged_bit_select_d};
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_b = {1'b0, dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift0_q};
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_o = $unsigned(dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_a) + $unsigned(dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_b);
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_q = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_o[19:0];

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift2(BITSHIFT,145)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift2_qint = { dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_add_1_q, 3'b000 };
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift2_q = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift2_qint[22:0];

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_2(BITSHIFT,115)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_2_qint = { dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im6_shift2_q, 18'b000000000000000000 };
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_2_q = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_2_qint[40:0];

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_join_4(BITJOIN,117)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_join_4_q = {dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_3_q, dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_2_q};

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift0(BITSHIFT,140)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift0_qint = { dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_merged_bit_select_c, 1'b0 };
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift0_q = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift0_qint[18:0];

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1(ADD,141)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_a = {2'b00, dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_merged_bit_select_c};
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_b = {1'b0, dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift0_q};
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_o = $unsigned(dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_a) + $unsigned(dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_b);
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_q = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_o[19:0];

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift2(BITSHIFT,142)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift2_qint = { dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_add_1_q, 3'b000 };
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift2_q = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift2_qint[22:0];

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_0(BITSHIFT,113)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_0_qint = { dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im3_shift2_q, 13'b0000000000000 };
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_0_q = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_0_qint[35:0];

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift0(BITSHIFT,146)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift0_qint = { dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_merged_bit_select_e, 1'b0 };
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift0_q = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift0_qint[18:0];

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1(ADD,147)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_a = {2'b00, dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_bs1_merged_bit_select_e};
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_b = {1'b0, dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift0_q};
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_o = $unsigned(dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_a) + $unsigned(dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_b);
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_q = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_o[19:0];

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift2(BITSHIFT,148)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift2_qint = { dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_add_1_q, 3'b000 };
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift2_q = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift2_qint[22:0];

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_join_1(BITJOIN,114)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_join_1_q = {dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_align_0_q, dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_im9_shift2_q};

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0(ADD,118)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_a = {11'b00000000000, dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_join_1_q};
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_b = {1'b0, dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_join_4_q};
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_o = $unsigned(dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_a) + $unsigned(dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_b);
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_q = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_o[69:0];

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_extender_x(BITJOIN,81)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_extender_x_q = {dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_multconst_x_q, dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_x_sums_result_add_0_0_q[68:0]};

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x(BITSELECT,83)@1
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_mult_extender_x_q[63:0];

    // redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0(REG,168)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_q <= $unsigned(dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b);
        end
    end

    // bubble_join_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416(BITJOIN,182)
    assign bubble_join_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_q = i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416(BITSELECT,183)
    assign bubble_select_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_q[63:0]);

    // i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_vt_select_63(BITSELECT,15)@2
    assign i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_vt_select_63_b = bubble_select_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_b[63:10];

    // i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_vt_const_9(CONSTANT,9)
    assign i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_vt_const_9_q = $unsigned(10'b0000000000);

    // i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_vt_join(BITJOIN,14)@2
    assign i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_vt_join_q = {i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_vt_const_9_q};

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x(ADD,75)@2
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_vt_join_q};
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b = {1'b0, redist1_dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_q};
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o = $unsigned(dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a) + $unsigned(dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b);
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o[64:0];

    // dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x(BITSELECT,84)@2
    assign dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q[63:0];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_vt_select_63(BITSELECT,30)@2
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_vt_select_63_b = dupName_0_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_vt_join(BITJOIN,29)@2
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_vt_join_q = {i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_vt_select_63_b, i_memcoalesce_bitcast_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_vt_const_2_q};

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x(ADD,91)@2
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a = {1'b0, i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_417_vt_join_q};
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b = {1'b0, redist0_dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_trunc_sel_x_b_1_0_q};
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o = $unsigned(dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a) + $unsigned(dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b);
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o[64:0];

    // dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x(BITSELECT,100)@2
    assign dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q[63:0];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4112_vt_select_63(BITSELECT,22)@2
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4112_vt_select_63_b = dupName_2_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4112_vt_join(BITJOIN,21)@2
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4112_vt_join_q = {i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4112_vt_select_63_b, i_memcoalesce_bitcast_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_vt_const_2_q};

    // i_memcoalesce_bitcast_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_vt_select_63(BITSELECT,18)@2
    assign i_memcoalesce_bitcast_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_vt_select_63_b = i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4112_vt_join_q[63:3];

    // i_memcoalesce_bitcast_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_vt_const_2(CONSTANT,16)
    assign i_memcoalesce_bitcast_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_vt_const_2_q = $unsigned(3'b000);

    // i_memcoalesce_bitcast_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_vt_join(BITJOIN,17)@2
    assign i_memcoalesce_bitcast_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_vt_join_q = {i_memcoalesce_bitcast_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_vt_select_63_b, i_memcoalesce_bitcast_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_vt_const_2_q};

    // i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x(BLACKBOX,64)@2
    // in in_i_stall@20000000
    // out out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address@20000000
    // out out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount@20000000
    // out out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable@20000000
    // out out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable@20000000
    // out out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read@20000000
    // out out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write@20000000
    // out out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@214
    // out out_o_readdata_0_tpl@214
    // out out_o_readdata_1_tpl@214
    k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70000432cles2_eult_e79_410 thei_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x (
        .in_flush(in_flush),
        .in_i_address(i_memcoalesce_bitcast_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4113_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_sync_buffer_p1024s_class_ztsst6vectoriisaiiee_std_vectors_arg4_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_V0),
        .in_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata(in_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata),
        .in_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid(in_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid),
        .in_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest(in_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest),
        .in_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack(in_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack),
        .out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address(i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address),
        .out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount(i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount),
        .out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable(i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable),
        .out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable(i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable),
        .out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read(i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read),
        .out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write(i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write),
        .out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata(i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_o_valid),
        .out_o_readdata_0_tpl(i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_o_readdata_0_tpl),
        .out_o_readdata_1_tpl(i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_o_readdata_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo(STALLFIFO,173)
    assign redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_valid_in = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V4;
    assign redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_stall_in = SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_backStall;
    assign redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_data_in = bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_c;
    assign redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_valid_in_bitsignaltemp = redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_valid_in[0];
    assign redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_stall_in_bitsignaltemp = redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_stall_in[0];
    assign redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_valid_out[0] = redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_valid_out_bitsignaltemp;
    assign redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_stall_out[0] = redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(214),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo (
        .valid_in(redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_valid_in_bitsignaltemp),
        .stall_in(redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_c),
        .valid_out(redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_valid_out_bitsignaltemp),
        .stall_out(redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_stall_out_bitsignaltemp),
        .data_out(redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419(BITJOIN,175)
    assign bubble_join_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_q = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_o_readdata;

    // bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg(STALLFIFO,364)
    assign bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_valid_in = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_V1;
    assign bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_backStall;
    assign bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_data_in = bubble_join_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_q;
    assign bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_valid_out[0] = bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_stall_out[0] = bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(1),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(1),
        .DATA_WIDTH(32),
        .IMPL("zl_reg")
    ) thebubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg (
        .valid_in(bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_q),
        .valid_out(bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data(STALLENABLE,311)
    // Valid signal propagation
    assign SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_V0 = SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_backStall = in_stall_in | ~ (SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_and0 = bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_valid_out;
    assign SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_and1 = redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_valid_out & SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_and0;
    assign SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_and2 = i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_o_valid & SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_and1;
    assign SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_and3 = SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_V0 & SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_and2;
    assign SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_wireValid = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_V0 & SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_and3;

    // SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2(STALLENABLE,307)
    // Valid signal propagation
    assign SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_V0 = SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_R_v_0;
    // Stall signal propagation
    assign SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_backStall & SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_R_v_0;
    // Backward Enable generation
    assign SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_backEN = ~ (SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_v_s_0 = SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_backEN & SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_V0;
    // Backward Stall generation
    assign SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_backStall = ~ (SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_backEN == 1'b0)
            begin
                SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_R_v_0 <= SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_R_v_0 & SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_s_tv_0;
            end
            else
            begin
                SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_R_v_0 <= SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_v_s_0;
            end

        end
    end

    // SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1(STALLENABLE,306)
    // Valid signal propagation
    assign SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_V0 = SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_R_v_0;
    // Stall signal propagation
    assign SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_s_tv_0 = SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_backStall & SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_R_v_0;
    // Backward Enable generation
    assign SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_backEN = ~ (SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_v_s_0 = SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_backEN & SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_V0;
    // Backward Stall generation
    assign SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_backStall = ~ (SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_backEN == 1'b0)
            begin
                SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_R_v_0 <= SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_R_v_0 & SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_s_tv_0;
            end
            else
            begin
                SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_R_v_0 <= SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_v_s_0;
            end

        end
    end

    // SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0(STALLENABLE,305)
    // Valid signal propagation
    assign SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_V0 = SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_R_v_0;
    // Stall signal propagation
    assign SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_s_tv_0 = SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_backStall & SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_R_v_0;
    // Backward Enable generation
    assign SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_backEN = ~ (SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_v_s_0 = SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_backEN & SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_V0;
    // Backward Stall generation
    assign SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_backStall = ~ (SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_backEN == 1'b0)
            begin
                SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_R_v_0 <= SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_R_v_0 & SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_s_tv_0;
            end
            else
            begin
                SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_R_v_0 <= SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_v_s_0;
            end

        end
    end

    // redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo(STALLFIFO,169)
    assign redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_valid_in = SE_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_V3;
    assign redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_stall_in = SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_backStall;
    assign redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_data_in = bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_b;
    assign redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_valid_in_bitsignaltemp = redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_valid_in[0];
    assign redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_stall_in_bitsignaltemp = redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_stall_in[0];
    assign redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_valid_out[0] = redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_valid_out_bitsignaltemp;
    assign redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_stall_out[0] = redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(211),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo (
        .valid_in(redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_valid_in_bitsignaltemp),
        .stall_in(redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_b),
        .valid_out(redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_valid_out_bitsignaltemp),
        .stall_out(redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_stall_out_bitsignaltemp),
        .data_out(redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo(STALLENABLE,304)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_fromReg0 <= '0;
            SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_fromReg0 <= SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_toReg0;
            // Successor 1
            SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_fromReg1 <= SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_consumed0 = (~ (SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_backStall) & SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_wireValid) | SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_fromReg0;
    assign SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_consumed1 = (~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_backStall) & SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_wireValid) | SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_fromReg1;
    // Consuming
    assign SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_StallValid = SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_backStall & SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_wireValid;
    assign SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_toReg0 = SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_StallValid & SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_consumed0;
    assign SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_toReg1 = SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_StallValid & SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_or0 = SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_consumed0;
    assign SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_wireStall = ~ (SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_consumed1 & SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_or0);
    assign SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_backStall = SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_V0 = SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_wireValid & ~ (SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_fromReg0);
    assign SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_V1 = SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_wireValid & ~ (SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_wireValid = redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_valid_out;

    // i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412(BLACKBOX,8)@211
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70000232cles2_eult_e79_410 thei_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412 (
        .in_buffer_in(in_arg0),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_2_V0),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x(BLACKBOX,65)@211
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70000532cles2_eult_e79_410 thei_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_1_V0),
        .in_buffer_in_0_tpl(in_arg3_0_tpl),
        .out_stall_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_out_valid_out),
        .out_buffer_out_0_tpl(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_out_buffer_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x(STALLENABLE,241)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_V0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_backStall = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_o_stall | ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_and0 = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_out_valid_out;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_and1 = i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_out_valid_out & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_and0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_wireValid = SE_out_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_V1 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_and1;

    // SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419(STALLENABLE,212)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_fromReg0 <= SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_fromReg1 <= SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_consumed0 = (~ (SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_backStall) & SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_fromReg0;
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_consumed1 = (~ (bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_stall_out) & SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_StallValid = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_backStall & SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_wireValid;
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_toReg0 = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_StallValid & SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_toReg1 = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_StallValid & SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_or0 = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_wireStall = ~ (SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_consumed1 & SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_or0);
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_backStall = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_V0 = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_fromReg0);
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_V1 = SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_wireValid = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_o_valid;

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // bubble_join_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo(BITJOIN,206)
    assign bubble_join_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_q = redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_data_out;

    // bubble_select_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo(BITSELECT,207)
    assign bubble_select_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_b = $unsigned(bubble_join_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_q[63:0]);

    // dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x(BITSELECT,87)@211
    assign dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b = bubble_select_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_b[61:0];

    // dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x(BITJOIN,88)@211
    assign dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q = {dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b, i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_413_vt_const_1_q};

    // bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x(BITJOIN,200)
    assign bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_q = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_out_buffer_out_0_tpl;

    // bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x(BITSELECT,201)
    assign bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_q[63:0]);

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x(BITSELECT,69)@211
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b = bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_b[61:0];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x(BITJOIN,70)@211
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q = {i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_narrow_x_b, i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_413_vt_const_1_q};

    // bubble_join_i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412(BITJOIN,179)
    assign bubble_join_i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q = i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412(BITSELECT,180)
    assign bubble_select_i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_q[63:0]);

    // i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_vt_select_63(BITSELECT,11)@211
    assign i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_vt_select_63_b = bubble_select_i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_b[63:10];

    // i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_vt_join(BITJOIN,10)@211
    assign i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_vt_join_q = {i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_vt_const_9_q};

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x(ADD,67)@211
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024i32_arg0_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_412_vt_join_q};
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b = {1'b0, i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q};
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o = $unsigned(i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a) + $unsigned(i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b);
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q = i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o[64:0];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x(BITSELECT,72)@211
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b = i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q[63:0];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_413_vt_select_63(BITSELECT,27)@211
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_413_vt_select_63_b = i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_413_vt_join(BITJOIN,26)@211
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_413_vt_join_q = {i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_413_vt_select_63_b, i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_413_vt_const_1_q};

    // dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x(ADD,85)@211
    assign dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a = {1'b0, i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_413_vt_join_q};
    assign dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b = {1'b0, dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_shift_join_x_q};
    assign dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o = $unsigned(dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_a) + $unsigned(dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_b);
    assign dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q = dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_o[64:0];

    // dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x(BITSELECT,90)@211
    assign dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b = dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_add_x_q[63:0];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_418_vt_select_63(BITSELECT,33)@211
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_418_vt_select_63_b = dupName_1_i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_413_vt_const_1(CONSTANT,25)
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_413_vt_const_1_q = $unsigned(2'b00);

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_418_vt_join(BITJOIN,32)@211
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_418_vt_join_q = {i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_418_vt_select_63_b, i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_413_vt_const_1_q};

    // i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419(BLACKBOX,7)@211
    // in in_i_stall@20000000
    // out out_o_readdata@214
    // out out_o_stall@20000000
    // out out_o_valid@214
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write@20000000
    // out out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata@20000000
    k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70000032cles2_eult_e79_410 thei_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419 (
        .in_flush(in_flush),
        .in_i_address(i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_418_vt_join_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg3_sync_buffer_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_410_aunroll_x_V0),
        .in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata(in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdata),
        .in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid(in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_readdatavalid),
        .in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest(in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_waitrequest),
        .in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack(in_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writeack),
        .out_o_readdata(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_o_valid),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write),
        .out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata(i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,6)
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount = i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_416_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount;

    // sync_out(GPOUT,57)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_ext_sig_sync_out_x(GPOUT,62)
    assign out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address = i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_address;
    assign out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable = i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_enable;
    assign out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read = i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_read;
    assign out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write = i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_write;
    assign out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata = i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_writedata;
    assign out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable = i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_byteenable;
    assign out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount = i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_memcoalesce_load_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_avm_burstcount;

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119(LOGICAL,24)@214
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q = i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4110_q | i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_q;

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117(LOGICAL,23)@214
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_q = $unsigned(bubble_select_i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_c == bubble_select_i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_b ? 1'b1 : 1'b0);

    // c_i32_121_recast_x(CONSTANT,60)
    assign c_i32_121_recast_x_q = $unsigned(32'b11111111111111111111111111111111);

    // bubble_select_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419(BITSELECT,176)
    assign bubble_select_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_b = $unsigned(bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_reg_data_out[31:0]);

    // i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4110(LOGICAL,19)@214
    assign i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4110_q = $unsigned(bubble_select_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_b == c_i32_121_recast_x_q ? 1'b1 : 1'b0);

    // bubble_join_i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x(BITJOIN,196)
    assign bubble_join_i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_q = {i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_o_readdata_1_tpl, i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_out_o_readdata_0_tpl};

    // bubble_select_i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x(BITSELECT,197)
    assign bubble_select_i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_b = $unsigned(bubble_join_i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_q[63:0]);
    assign bubble_select_i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_c = $unsigned(bubble_join_i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_q[127:64]);

    // bubble_join_redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo(BITJOIN,209)
    assign bubble_join_redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_q = redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_data_out;

    // bubble_select_redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo(BITSELECT,210)
    assign bubble_select_redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_b = $unsigned(bubble_join_redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_q[31:0]);

    // redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0(REG,170)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_backEN == 1'b1)
        begin
            redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_q <= $unsigned(bubble_select_redist2_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_210_fifo_b);
        end
    end

    // redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1(REG,171)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_backEN == 1'b1)
        begin
            redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_q <= $unsigned(redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_0_q);
        end
    end

    // redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2(REG,172)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_backEN == 1'b1)
        begin
            redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_q <= $unsigned(redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_1_q);
        end
    end

    // dupName_0_sync_out_x(GPOUT,63)@214
    assign out_acl_global_id_0 = redist3_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_0_tpl_213_2_q;
    assign out_acl_hw_wg_id = bubble_select_redist4_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_B0_merge_reg_aunroll_x_out_data_out_1_tpl_213_fifo_b;
    assign out_memcoalesce_extrValue_0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0 = bubble_select_i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_b;
    assign out_memcoalesce_extrValue_1_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_41_fpgaunique_0 = bubble_select_i_llvm_fpga_mem_memcoalesce_load_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_41_fpgaunique_0_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4114_aunroll_x_c;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_410 = i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4110_q;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_411 = i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4117_q;
    assign out_unnamed_k0_ZTSZZ3bfsvENKUlRN2cl4sycl7handlerEE70_32clES2_EUlT_E79_412 = i_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_4119_q;
    assign out_valid_out = SE_out_bubble_out_i_llvm_fpga_mem_unnamed_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_416_k0_ztszz3bfsvenkulrn2cl4sycl7handleree70_32cles2_eult_e79_419_data_V0;

endmodule
