Fitter report for fifo
Sat Jul 02 15:11:38 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Jul 02 15:11:38 2022       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; fifo                                        ;
; Top-level Entity Name              ; fifo                                        ;
; Family                             ; Cyclone IV GX                               ;
; Device                             ; EP4CGX22CF19C6                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 138 / 21,280 ( < 1 % )                      ;
;     Total combinational functions  ; 99 / 21,280 ( < 1 % )                       ;
;     Dedicated logic registers      ; 111 / 21,280 ( < 1 % )                      ;
; Total registers                    ; 111                                         ;
; Total pins                         ; 51 / 167 ( 31 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048 / 774,144 ( < 1 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 80 ( 0 % )                              ;
; Total GXB Receiver Channel PCS     ; 0 / 4 ( 0 % )                               ;
; Total GXB Receiver Channel PMA     ; 0 / 4 ( 0 % )                               ;
; Total GXB Transmitter Channel PCS  ; 0 / 4 ( 0 % )                               ;
; Total GXB Transmitter Channel PMA  ; 0 / 4 ( 0 % )                               ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; auto                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.43        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  14.3%      ;
+----------------------------+-------------+


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; wr_full     ; Incomplete set of assignments ;
; wr_empty    ; Incomplete set of assignments ;
; wr_usedw[0] ; Incomplete set of assignments ;
; wr_usedw[1] ; Incomplete set of assignments ;
; wr_usedw[2] ; Incomplete set of assignments ;
; wr_usedw[3] ; Incomplete set of assignments ;
; wr_usedw[4] ; Incomplete set of assignments ;
; wr_usedw[5] ; Incomplete set of assignments ;
; wr_usedw[6] ; Incomplete set of assignments ;
; wr_usedw[7] ; Incomplete set of assignments ;
; wr_usedw[8] ; Incomplete set of assignments ;
; wr_usedw[9] ; Incomplete set of assignments ;
; rd_full     ; Incomplete set of assignments ;
; rd_empty    ; Incomplete set of assignments ;
; rd_usedw[0] ; Incomplete set of assignments ;
; rd_usedw[1] ; Incomplete set of assignments ;
; rd_usedw[2] ; Incomplete set of assignments ;
; rd_usedw[3] ; Incomplete set of assignments ;
; rd_usedw[4] ; Incomplete set of assignments ;
; rd_usedw[5] ; Incomplete set of assignments ;
; rd_usedw[6] ; Incomplete set of assignments ;
; rd_usedw[7] ; Incomplete set of assignments ;
; rd_usedw[8] ; Incomplete set of assignments ;
; rd_data[0]  ; Incomplete set of assignments ;
; rd_data[1]  ; Incomplete set of assignments ;
; rd_data[2]  ; Incomplete set of assignments ;
; rd_data[3]  ; Incomplete set of assignments ;
; rd_data[4]  ; Incomplete set of assignments ;
; rd_data[5]  ; Incomplete set of assignments ;
; rd_data[6]  ; Incomplete set of assignments ;
; rd_data[7]  ; Incomplete set of assignments ;
; rd_data[8]  ; Incomplete set of assignments ;
; rd_data[9]  ; Incomplete set of assignments ;
; rd_data[10] ; Incomplete set of assignments ;
; rd_data[11] ; Incomplete set of assignments ;
; rd_data[12] ; Incomplete set of assignments ;
; rd_data[13] ; Incomplete set of assignments ;
; rd_data[14] ; Incomplete set of assignments ;
; rd_data[15] ; Incomplete set of assignments ;
; wr_clk      ; Incomplete set of assignments ;
; wr_req      ; Incomplete set of assignments ;
; rd_clk      ; Incomplete set of assignments ;
; rd_req      ; Incomplete set of assignments ;
; wr_data[0]  ; Incomplete set of assignments ;
; wr_data[1]  ; Incomplete set of assignments ;
; wr_data[2]  ; Incomplete set of assignments ;
; wr_data[3]  ; Incomplete set of assignments ;
; wr_data[4]  ; Incomplete set of assignments ;
; wr_data[5]  ; Incomplete set of assignments ;
; wr_data[6]  ; Incomplete set of assignments ;
; wr_data[7]  ; Incomplete set of assignments ;
+-------------+-------------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 332 ) ; 0.00 % ( 0 / 332 )         ; 0.00 % ( 0 / 332 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 332 ) ; 0.00 % ( 0 / 332 )         ; 0.00 % ( 0 / 332 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 322 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/code/workspace_FPGA/dcfifo/prj/output_files/fifo.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 138 / 21,280 ( < 1 % )    ;
;     -- Combinational with no register       ; 27                        ;
;     -- Register only                        ; 39                        ;
;     -- Combinational with a register        ; 72                        ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 39                        ;
;     -- 3 input functions                    ; 27                        ;
;     -- <=2 input functions                  ; 33                        ;
;     -- Register only                        ; 39                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 86                        ;
;     -- arithmetic mode                      ; 13                        ;
;                                             ;                           ;
; Total registers*                            ; 111 / 22,031 ( < 1 % )    ;
;     -- Dedicated logic registers            ; 111 / 21,280 ( < 1 % )    ;
;     -- I/O registers                        ; 0 / 751 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 16 / 1,330 ( 1 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 51 / 167 ( 31 % )         ;
;     -- Clock pins                           ; 1 / 6 ( 17 % )            ;
;     -- Dedicated input pins                 ; 0 / 16 ( 0 % )            ;
;                                             ;                           ;
; Global signals                              ; 2                         ;
; M9Ks                                        ; 1 / 84 ( 1 % )            ;
; Total block memory bits                     ; 2,048 / 774,144 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 774,144 ( 1 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global clocks                               ; 2 / 20 ( 10 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; GXB Receiver channel PCSs                   ; 0 / 4 ( 0 % )             ;
; GXB Receiver channel PMAs                   ; 0 / 4 ( 0 % )             ;
; GXB Transmitter channel PCSs                ; 0 / 4 ( 0 % )             ;
; GXB Transmitter channel PMAs                ; 0 / 4 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%              ;
; Peak interconnect usage (total/H/V)         ; 2% / 2% / 2%              ;
; Maximum fan-out                             ; 62                        ;
; Highest non-global fan-out                  ; 15                        ;
; Total fan-out                               ; 697                       ;
; Average fan-out                             ; 1.95                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 138 / 21280 ( < 1 % ) ; 0 / 21280 ( 0 % )              ;
;     -- Combinational with no register       ; 27                    ; 0                              ;
;     -- Register only                        ; 39                    ; 0                              ;
;     -- Combinational with a register        ; 72                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 39                    ; 0                              ;
;     -- 3 input functions                    ; 27                    ; 0                              ;
;     -- <=2 input functions                  ; 33                    ; 0                              ;
;     -- Register only                        ; 39                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 86                    ; 0                              ;
;     -- arithmetic mode                      ; 13                    ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 111                   ; 0                              ;
;     -- Dedicated logic registers            ; 111 / 21280 ( < 1 % ) ; 0 / 21280 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 16 / 1330 ( 1 % )     ; 0 / 1330 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 51                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )        ; 0 / 80 ( 0 % )                 ;
; Total memory bits                           ; 2048                  ; 0                              ;
; Total RAM block bits                        ; 9216                  ; 0                              ;
; M9K                                         ; 1 / 84 ( 1 % )        ; 0 / 84 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 695                   ; 5                              ;
;     -- Registered Connections               ; 300                   ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 12                    ; 0                              ;
;     -- Output Ports                         ; 39                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                    ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; rd_clk     ; M9    ; 3A       ; 27           ; 0            ; 21           ; 51                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; rd_req     ; C13   ; 7        ; 36           ; 41           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; wr_clk     ; M10   ; 3A       ; 27           ; 0            ; 14           ; 62                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; wr_data[0] ; D14   ; 7        ; 43           ; 41           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; wr_data[1] ; D18   ; 6        ; 52           ; 31           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; wr_data[2] ; C15   ; 7        ; 41           ; 41           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; wr_data[3] ; B13   ; 7        ; 31           ; 41           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; wr_data[4] ; B15   ; 7        ; 41           ; 41           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; wr_data[5] ; D17   ; 6        ; 52           ; 31           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; wr_data[6] ; D15   ; 7        ; 46           ; 41           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; wr_data[7] ; C16   ; 7        ; 48           ; 41           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; wr_req     ; A13   ; 7        ; 31           ; 41           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; rd_data[0]  ; E10   ; 7        ; 29           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_data[10] ; D13   ; 7        ; 41           ; 41           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_data[11] ; C8    ; 8        ; 14           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_data[12] ; G17   ; 6        ; 52           ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_data[13] ; A9    ; 8        ; 16           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_data[14] ; D10   ; 7        ; 29           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_data[15] ; D11   ; 7        ; 31           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_data[1]  ; H16   ; 6        ; 52           ; 28           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_data[2]  ; C12   ; 7        ; 36           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_data[3]  ; E16   ; 6        ; 52           ; 32           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_data[4]  ; G16   ; 6        ; 52           ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_data[5]  ; C10   ; 8        ; 25           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_data[6]  ; D12   ; 7        ; 31           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_data[7]  ; F16   ; 6        ; 52           ; 32           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_data[8]  ; E18   ; 6        ; 52           ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_data[9]  ; F18   ; 6        ; 52           ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_empty    ; A14   ; 7        ; 34           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_full     ; C14   ; 7        ; 43           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_usedw[0] ; D9    ; 8        ; 18           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_usedw[1] ; B9    ; 8        ; 21           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_usedw[2] ; B10   ; 8        ; 21           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_usedw[3] ; A11   ; 8        ; 23           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_usedw[4] ; A10   ; 8        ; 23           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_usedw[5] ; U13   ; 4        ; 29           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_usedw[6] ; C9    ; 8        ; 18           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_usedw[7] ; C18   ; 7        ; 50           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rd_usedw[8] ; V10   ; 3        ; 21           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wr_empty    ; F15   ; 6        ; 52           ; 32           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wr_full     ; C17   ; 7        ; 48           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wr_usedw[0] ; C11   ; 8        ; 25           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wr_usedw[1] ; A18   ; 7        ; 46           ; 41           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wr_usedw[2] ; A17   ; 7        ; 46           ; 41           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wr_usedw[3] ; A16   ; 7        ; 38           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wr_usedw[4] ; D16   ; 7        ; 46           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wr_usedw[5] ; A15   ; 7        ; 34           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wr_usedw[6] ; E12   ; 7        ; 41           ; 41           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wr_usedw[7] ; B16   ; 7        ; 38           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wr_usedw[8] ; E15   ; 6        ; 52           ; 32           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wr_usedw[9] ; N6    ; 3        ; 1            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                           ;
+----------+----------------------+--------------------------+------------------+---------------------------+
; Location ; Pin Name             ; Reserved As              ; User Signal Name ; Pin Type                  ;
+----------+----------------------+--------------------------+------------------+---------------------------+
; P4       ; MSEL2                ; -                        ; -                ; Dedicated Programming Pin ;
; R5       ; MSEL1                ; -                        ; -                ; Dedicated Programming Pin ;
; T5       ; MSEL0                ; -                        ; -                ; Dedicated Programming Pin ;
; U4       ; CONF_DONE            ; -                        ; -                ; Dedicated Programming Pin ;
; V4       ; nSTATUS              ; -                        ; -                ; Dedicated Programming Pin ;
; R6       ; DIFFIO_B1n, NCEO     ; Use as programming pin   ; ~ALTERA_NCEO~    ; Dual Purpose Pin          ;
; E18      ; DIFFIO_R4n, DEV_CLRn ; Use as regular IO        ; rd_data[8]       ; Dual Purpose Pin          ;
; A4       ; DATA0                ; As input tri-stated      ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; B4       ; ASDO                 ; As input tri-stated      ; ~ALTERA_ASDO~    ; Dual Purpose Pin          ;
; C5       ; NCSO                 ; As input tri-stated      ; ~ALTERA_NCSO~    ; Dual Purpose Pin          ;
; D5       ; DCLK                 ; As output driving ground ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; C4       ; nCONFIG              ; -                        ; -                ; Dedicated Programming Pin ;
; D3       ; nCE                  ; -                        ; -                ; Dedicated Programming Pin ;
+----------+----------------------+--------------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------+
; I/O Bank Usage                                                                ;
+----------+------------------+---------------+--------------+------------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+------------------+---------------+--------------+------------------+
; QL0      ; 0 / 16 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 3 / 26 ( 12 % )  ; 2.5V          ; --           ; --               ;
; 3A       ; 2 / 2 ( 100 % )  ; --            ; --           ; 2.5V             ;
; 4        ; 1 / 28 ( 4 % )   ; 2.5V          ; --           ; --               ;
; 5        ; 0 / 20 ( 0 % )   ; 2.5V          ; --           ; --               ;
; 6        ; 11 / 18 ( 61 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 25 / 28 ( 89 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 8        ; 10 / 23 ( 43 % ) ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % )  ; 2.5V          ; --           ; --               ;
+----------+------------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 168        ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 165        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 161        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 157        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 153        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 154        ; 8        ; rd_data[13]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 147        ; 8        ; rd_usedw[4]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 148        ; 8        ; rd_usedw[3]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 141        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 137        ; 7        ; wr_req                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 133        ; 7        ; rd_empty                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 134        ; 7        ; wr_usedw[5]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 129        ; 7        ; wr_usedw[3]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 121        ; 7        ; wr_usedw[2]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 122        ; 7        ; wr_usedw[1]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B1       ; 1          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 0          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ; 169        ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B5       ; 166        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 162        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 158        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B9       ; 149        ; 8        ; rd_usedw[1]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 150        ; 8        ; rd_usedw[2]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B12      ; 142        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 138        ; 7        ; wr_data[3]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 125        ; 7        ; wr_data[4]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 130        ; 7        ; wr_usedw[7]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B18      ; 116        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C4       ; 172        ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 170        ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 163        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 159        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 156        ; 8        ; rd_data[11]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 151        ; 8        ; rd_usedw[6]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 145        ; 8        ; rd_data[5]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 146        ; 8        ; wr_usedw[0]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 131        ; 7        ; rd_data[2]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 132        ; 7        ; rd_req                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 123        ; 7        ; rd_full                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 126        ; 7        ; wr_data[2]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 117        ; 7        ; wr_data[7]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 118        ; 7        ; wr_full                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ; 115        ; 7        ; rd_usedw[7]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D1       ; 3          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ; 2          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ; 173        ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 174        ; 9        ; #TDI                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 171        ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; D6       ; 164        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 160        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 155        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D9       ; 152        ; 8        ; rd_usedw[0]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 139        ; 7        ; rd_data[14]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 135        ; 7        ; rd_data[15]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 136        ; 7        ; rd_data[6]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 127        ; 7        ; rd_data[10]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 124        ; 7        ; wr_data[0]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 119        ; 7        ; wr_data[6]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 120        ; 7        ; wr_usedw[4]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D17      ; 110        ; 6        ; wr_data[5]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D18      ; 109        ; 6        ; wr_data[1]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ; 176        ; 9        ; #TMS                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ; 177        ; 9        ; #TDO                                             ; output ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 175        ; 9        ; #TCK                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 167        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E9       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 140        ; 7        ; rd_data[0]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 128        ; 7        ; wr_usedw[6]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E15      ; 113        ; 6        ; wr_usedw[8]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 111        ; 6        ; rd_data[3]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 107        ; 6        ; rd_data[8]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 5          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 4          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F9       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F11      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F15      ; 114        ; 6        ; wr_empty                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 112        ; 6        ; rd_data[7]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F17      ; 102        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 108        ; 6        ; rd_data[9]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 143        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 144        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 105        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G16      ; 104        ; 6        ; rd_data[4]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G17      ; 103        ; 6        ; rd_data[12]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G18      ; 101        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 7          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ; 6          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ; 106        ; 6        ; rd_data[1]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H18      ; 97         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J16      ; 100        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ; 99         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 98         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 92         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 91         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K17      ; 96         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K18      ; 95         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ; 86         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 85         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 93         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 31         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 47         ; 3A       ; rd_clk                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 48         ; 3A       ; wr_clk                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M16      ; 88         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 87         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M18      ; 94         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 21         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 22         ; 3        ; wr_usedw[9]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ; 32         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N8       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N9       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N12      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N13      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N14      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N15      ; 77         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 78         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 90         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 89         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P4       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P7       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P10      ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ; 61         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P13      ; 62         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P16      ; 79         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P18      ; 83         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R5       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R6       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 29         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 36         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 39         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 53         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 59         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 60         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 73         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 80         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R17      ; 82         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ; 84         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 25         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 30         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 35         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 40         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 43         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 54         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 55         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 63         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 64         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 71         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 72         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T18      ; 81         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ; 26         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 33         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 37         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 44         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ; 56         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 51         ; 4        ; rd_usedw[5]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U15      ; 65         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ; 66         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ; 69         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V5       ; 27         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 28         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 34         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 38         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 41         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 42         ; 3        ; rd_usedw[8]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V11      ; 49         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V12      ; 50         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ; 52         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 57         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 58         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 67         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 68         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 70         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                ; Library Name ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fifo                                                     ; 138 (1)     ; 111 (0)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 51   ; 0            ; 27 (1)       ; 39 (0)            ; 72 (0)           ; |fifo                                                                                                                                                                              ; work         ;
;    |dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|       ; 137 (0)     ; 111 (0)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 26 (0)       ; 39 (0)            ; 72 (0)           ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst                                                                                                                               ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 137 (0)     ; 111 (0)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 26 (0)       ; 39 (0)            ; 72 (0)           ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;          |dcfifo_5nl1:auto_generated|                     ; 137 (41)    ; 111 (25)                  ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 26 (11)      ; 39 (13)           ; 72 (8)           ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated                                                  ; work         ;
;             |a_gray2bin_nkb:rdptr_g_gray2bin|             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rdptr_g_gray2bin                  ; work         ;
;             |a_gray2bin_nkb:rs_dgwp_gray2bin|             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rs_dgwp_gray2bin                  ; work         ;
;             |a_gray2bin_nkb:wrptr_g_gray2bin|             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:wrptr_g_gray2bin                  ; work         ;
;             |a_gray2bin_nkb:ws_dgrp_gray2bin|             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:ws_dgrp_gray2bin                  ; work         ;
;             |a_graycounter_f9c:wrptr_g1p|                 ; 16 (16)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 11 (11)          ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p                      ; work         ;
;             |a_graycounter_kr6:rdptr_g1p|                 ; 17 (17)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 12 (12)          ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p                      ; work         ;
;             |alt_synch_pipe_26d:rs_dgwp|                  ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 7 (0)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp                       ; work         ;
;                |dffpipe_6v8:dffpipe13|                    ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 7 (7)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13 ; work         ;
;             |alt_synch_pipe_76d:ws_dgrp|                  ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 3 (0)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp                       ; work         ;
;                |dffpipe_7v8:dffpipe16|                    ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 3 (3)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16 ; work         ;
;             |altsyncram_i211:fifo_ram|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram                         ; work         ;
;             |cmpr_8a6:rdempty_eq_comp|                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:rdempty_eq_comp                         ; work         ;
;             |cmpr_8a6:rdfull_eq_comp|                     ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:rdfull_eq_comp                          ; work         ;
;             |cmpr_8a6:wrempty_eq_comp|                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:wrempty_eq_comp                         ; work         ;
;             |cmpr_8a6:wrfull_eq_comp|                     ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:wrfull_eq_comp                          ; work         ;
;             |cntr_ipd:cntr_b|                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b                                  ; work         ;
;             |dffpipe_0v8:rs_brp|                          ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 6 (6)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp                               ; work         ;
;             |dffpipe_0v8:rs_bwp|                          ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp                               ; work         ;
;             |dffpipe_0v8:ws_brp|                          ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 6 (6)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp                               ; work         ;
;             |dffpipe_1v8:ws_bwp|                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp                               ; work         ;
;             |dffpipe_pu8:rdfull_reg|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:rdfull_reg                           ; work         ;
;             |dffpipe_pu8:wrfull_reg|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:wrfull_reg                           ; work         ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; wr_full     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wr_empty    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wr_usedw[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wr_usedw[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wr_usedw[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wr_usedw[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wr_usedw[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wr_usedw[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wr_usedw[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wr_usedw[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wr_usedw[8] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wr_usedw[9] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_full     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_empty    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_usedw[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_usedw[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_usedw[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_usedw[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_usedw[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_usedw[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_usedw[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_usedw[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_usedw[8] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_data[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_data[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_data[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_data[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_data[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_data[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_data[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_data[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_data[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_data[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_data[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_data[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_data[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_data[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_data[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rd_data[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wr_clk      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; wr_req      ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; rd_clk      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rd_req      ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; wr_data[0]  ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; wr_data[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wr_data[2]  ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; wr_data[3]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; wr_data[4]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; wr_data[5]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wr_data[6]  ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; wr_data[7]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                       ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; wr_clk                                                                                                                                                                    ;                   ;         ;
; wr_req                                                                                                                                                                    ;                   ;         ;
;      - dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|valid_wrreq~0                          ; 0                 ; 6       ;
;      - dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|_~0        ; 0                 ; 6       ;
;      - dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|_~0                                    ; 0                 ; 6       ;
; rd_clk                                                                                                                                                                    ;                   ;         ;
; rd_req                                                                                                                                                                    ;                   ;         ;
;      - dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|valid_rdreq~0                          ; 0                 ; 6       ;
;      - dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|_~1        ; 0                 ; 6       ;
; wr_data[0]                                                                                                                                                                ;                   ;         ;
;      - dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; wr_data[1]                                                                                                                                                                ;                   ;         ;
;      - dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; wr_data[2]                                                                                                                                                                ;                   ;         ;
;      - dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; wr_data[3]                                                                                                                                                                ;                   ;         ;
;      - dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; wr_data[4]                                                                                                                                                                ;                   ;         ;
;      - dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; wr_data[5]                                                                                                                                                                ;                   ;         ;
;      - dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; wr_data[6]                                                                                                                                                                ;                   ;         ;
;      - dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; wr_data[7]                                                                                                                                                                ;                   ;         ;
;      - dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                      ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|_~0           ; LCCOMB_X30_Y32_N24 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|valid_rdreq~0 ; LCCOMB_X32_Y33_N6  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|valid_wrreq~0 ; LCCOMB_X32_Y32_N14 ; 11      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rd_clk                                                                                                                                    ; PIN_M9             ; 51      ; Clock                      ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; wr_clk                                                                                                                                    ; PIN_M10            ; 62      ; Clock                      ; yes    ; Global Clock         ; GCLK17           ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                              ;
+--------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name   ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; rd_clk ; PIN_M9   ; 51      ; 7                                    ; Global Clock         ; GCLK19           ; --                        ;
; wr_clk ; PIN_M10  ; 62      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
+--------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                    ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|valid_rdreq~0                                               ; 15      ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|valid_wrreq~0                                               ; 12      ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; 8       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; 7       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; 7       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; 7       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|_~0                                                         ; 6       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; 6       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; 6       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; 6       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; 6       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; 6       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ; 6       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; 6       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[4]                                                  ; 6       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[8]                                                  ; 6       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; 6       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; 5       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; 5       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; 5       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]                                                  ; 5       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; 5       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ; 5       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:wrfull_eq_comp|aneb_result_wire[0]                 ; 5       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ; 5       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; 5       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; 5       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; 5       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|_~1                             ; 4       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|_~1                             ; 4       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ; 4       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rdptr_g_gray2bin|xor4                        ; 4       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rs_dgwp_gray2bin|xor4                        ; 4       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; 4       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; 4       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:ws_dgrp_gray2bin|xor4                        ; 4       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:wrptr_g_gray2bin|xor4                        ; 4       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; 4       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[2]                                                  ; 4       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; 4       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[2]                                                  ; 4       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; 4       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; 4       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; 4       ;
; wr_req~input                                                                                                                                                                            ; 3       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|_~2                             ; 3       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; 3       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; 3       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; 3       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:rdempty_eq_comp|aneb_result_wire[0]                ; 3       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]                                                  ; 3       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]                                                  ; 3       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; 3       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[5] ; 3       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; 3       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; 3       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[5] ; 3       ;
; ~QUARTUS_CREATED_GND~I                                                                                                                                                                  ; 2       ;
; rd_req~input                                                                                                                                                                            ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|_~2                             ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rdptr_g_gray2bin|xor1                        ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rs_dgwp_gray2bin|xor1                        ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:wrptr_g_gray2bin|xor6                        ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:ws_dgrp_gray2bin|xor1                        ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:wrptr_g_gray2bin|xor1                        ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                  ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:rdfull_eq_comp|aneb_result_wire[0]                 ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:rdfull_eq_comp|aneb_result_wire[0]~3               ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[0] ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[1] ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:rdfull_eq_comp|aneb_result_wire[0]~2               ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:rdfull_eq_comp|aneb_result_wire[0]~1               ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:wrfull_eq_comp|aneb_result_wire[0]~3               ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:wrfull_eq_comp|aneb_result_wire[0]~2               ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:wrfull_eq_comp|aneb_result_wire[0]~1               ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_comb_bita0~0                        ; 2       ;
; wr_data[7]~input                                                                                                                                                                        ; 1       ;
; wr_data[6]~input                                                                                                                                                                        ; 1       ;
; wr_data[5]~input                                                                                                                                                                        ; 1       ;
; wr_data[4]~input                                                                                                                                                                        ; 1       ;
; wr_data[3]~input                                                                                                                                                                        ; 1       ;
; wr_data[2]~input                                                                                                                                                                        ; 1       ;
; wr_data[1]~input                                                                                                                                                                        ; 1       ;
; wr_data[0]~input                                                                                                                                                                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0~_wirecell            ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0~0                          ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]~0                                                ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:rdfull_reg|dffe5a[0]~0                          ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]~0                                                ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:wrfull_reg|dffe5a[0]~0                          ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|_~7                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|_~6                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|_~8                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|_~7                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|_~5                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|_~6                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0]                                          ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1]                                          ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1~0                    ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|_~4                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2]                                          ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3]                                          ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3~0                    ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2~0                    ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4]                                          ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[5]                                          ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5~0                    ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4~0                    ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|_~3                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6]                                          ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7]                                          ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7~0                    ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6~0                    ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]~6                 ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|_~5                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]~5                 ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]~4                 ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|_~4                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]~3                 ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|_~3                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]~2                 ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]~1                 ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]~0                 ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|_~0                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|_~0                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rdptr_g_gray2bin|xor6                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rs_dgwp_gray2bin|xor6                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rdptr_g_gray2bin|xor5                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rs_dgwp_gray2bin|xor5                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rdptr_g_gray2bin|xor3                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rs_dgwp_gray2bin|xor3                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rdptr_g_gray2bin|xor2                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rs_dgwp_gray2bin|xor2                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rdptr_g_gray2bin|xor0                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rs_dgwp_gray2bin|xor0                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[0] ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[1] ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[2] ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[5] ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:ws_dgrp_gray2bin|xor6                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:ws_dgrp_gray2bin|xor5                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:wrptr_g_gray2bin|xor5                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:ws_dgrp_gray2bin|xor3                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:wrptr_g_gray2bin|xor3                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:ws_dgrp_gray2bin|xor2                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:wrptr_g_gray2bin|xor2                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:ws_dgrp_gray2bin|xor0                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:wrptr_g_gray2bin|xor0                        ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:rdfull_reg|dffe5a[0]                            ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[6]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[6]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[5]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[5]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[4]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[4]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[3]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[2]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[1]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[1]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[0]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[0]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:rdempty_eq_comp|aneb_result_wire[0]~0              ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:rdfull_eq_comp|aneb_result_wire[0]~0               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:wrfull_reg|dffe5a[0]                            ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[6]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[7]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[5]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[6]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[4]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[5]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[3]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[4]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[2]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[3]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[2]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[0]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[1]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[0]                               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:wrempty_eq_comp|aneb_result_wire[0]                ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:wrempty_eq_comp|aneb_result_wire[0]~0              ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:wrfull_eq_comp|aneb_result_wire[0]~0               ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_comb_bita0~COUT                     ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_comb_bita0                          ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10]                            ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11]                            ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12]                            ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13]                            ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14]                            ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15]                            ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]                             ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_1~12                                                     ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_1~11                                                     ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_1~10                                                     ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_1~9                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_1~8                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_1~7                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_1~6                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_1~5                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_1~4                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_1~3                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_1~2                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_1~1                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_1~0                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_2~12                                                     ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_2~11                                                     ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_2~10                                                     ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_2~9                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_2~8                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_2~7                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_2~6                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_2~5                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_2~4                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_2~3                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_2~2                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_2~1                                                      ; 1       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|op_2~0                                                      ; 1       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                            ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 8            ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048 ; 256                         ; 8                           ; 128                         ; 16                          ; 2048                ; 1    ; None ; M9K_X33_Y33_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+-----------------------------------+------------------------+
; Routing Resource Type             ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 222 / 88,936 ( < 1 % ) ;
; C16 interconnects                 ; 14 / 2,912 ( < 1 % )   ;
; C4 interconnects                  ; 115 / 54,912 ( < 1 % ) ;
; Direct links                      ; 60 / 88,936 ( < 1 % )  ;
; GXB block output buffers          ; 0 / 1,600 ( 0 % )      ;
; Global clocks                     ; 2 / 20 ( 10 % )        ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 73 / 29,440 ( < 1 % )  ;
; R24 interconnects                 ; 20 / 3,040 ( < 1 % )   ;
; R4 interconnects                  ; 161 / 76,160 ( < 1 % ) ;
+-----------------------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 8.63) ; Number of LABs  (Total = 16) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 4                            ;
; 2                                          ; 1                            ;
; 3                                          ; 1                            ;
; 4                                          ; 0                            ;
; 5                                          ; 0                            ;
; 6                                          ; 1                            ;
; 7                                          ; 0                            ;
; 8                                          ; 0                            ;
; 9                                          ; 2                            ;
; 10                                         ; 0                            ;
; 11                                         ; 0                            ;
; 12                                         ; 1                            ;
; 13                                         ; 1                            ;
; 14                                         ; 0                            ;
; 15                                         ; 0                            ;
; 16                                         ; 5                            ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.06) ; Number of LABs  (Total = 16) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 14                           ;
; 1 Clock enable                     ; 1                            ;
; 2 Clocks                           ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 15.19) ; Number of LABs  (Total = 16) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 3                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 2                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
; 31                                           ; 1                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.13) ; Number of LABs  (Total = 16) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 4                            ;
; 2                                               ; 1                            ;
; 3                                               ; 0                            ;
; 4                                               ; 1                            ;
; 5                                               ; 1                            ;
; 6                                               ; 1                            ;
; 7                                               ; 0                            ;
; 8                                               ; 3                            ;
; 9                                               ; 1                            ;
; 10                                              ; 0                            ;
; 11                                              ; 0                            ;
; 12                                              ; 0                            ;
; 13                                              ; 0                            ;
; 14                                              ; 0                            ;
; 15                                              ; 1                            ;
; 16                                              ; 0                            ;
; 17                                              ; 0                            ;
; 18                                              ; 1                            ;
; 19                                              ; 0                            ;
; 20                                              ; 1                            ;
; 21                                              ; 0                            ;
; 22                                              ; 0                            ;
; 23                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 9.50) ; Number of LABs  (Total = 16) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 4                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 2                            ;
; 6                                           ; 1                            ;
; 7                                           ; 1                            ;
; 8                                           ; 1                            ;
; 9                                           ; 1                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 1                            ;
; 16                                          ; 1                            ;
; 17                                          ; 1                            ;
; 18                                          ; 1                            ;
; 19                                          ; 2                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 51        ; 0            ; 0            ; 51        ; 51        ; 0            ; 39           ; 0            ; 0            ; 12           ; 0            ; 39           ; 12           ; 0            ; 0            ; 0            ; 39           ; 0            ; 0            ; 0            ; 0            ; 0            ; 51        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 51           ; 51           ; 51           ; 51           ; 51           ; 0         ; 51           ; 51           ; 0         ; 0         ; 51           ; 12           ; 51           ; 51           ; 39           ; 51           ; 12           ; 39           ; 51           ; 51           ; 51           ; 12           ; 51           ; 51           ; 51           ; 51           ; 51           ; 0         ; 51           ; 51           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; wr_full            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_empty           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_usedw[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_usedw[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_usedw[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_usedw[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_usedw[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_usedw[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_usedw[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_usedw[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_usedw[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_usedw[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_full            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_empty           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_usedw[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_usedw[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_usedw[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_usedw[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_usedw[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_usedw[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_usedw[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_usedw[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_usedw[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_data[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_data[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_data[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_data[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_data[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_data[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_data[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_data[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_data[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_data[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_data[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_data[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_data[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_data[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_data[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_data[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_clk             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_req             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_clk             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rd_req             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_data[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_data[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_data[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_data[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_data[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_data[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_data[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_data[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                    ; Destination Register                                                                                                                                                                  ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.099             ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.099             ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.099             ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.099             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 4 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119004): Automatically selected device EP4CGX22CF19C6 for design fifo
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX30CF19C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location R6
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A4
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B4
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location D5
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 51 pins of 51 total pins
    Info (169086): Pin wr_full not assigned to an exact location on the device
    Info (169086): Pin wr_empty not assigned to an exact location on the device
    Info (169086): Pin wr_usedw[0] not assigned to an exact location on the device
    Info (169086): Pin wr_usedw[1] not assigned to an exact location on the device
    Info (169086): Pin wr_usedw[2] not assigned to an exact location on the device
    Info (169086): Pin wr_usedw[3] not assigned to an exact location on the device
    Info (169086): Pin wr_usedw[4] not assigned to an exact location on the device
    Info (169086): Pin wr_usedw[5] not assigned to an exact location on the device
    Info (169086): Pin wr_usedw[6] not assigned to an exact location on the device
    Info (169086): Pin wr_usedw[7] not assigned to an exact location on the device
    Info (169086): Pin wr_usedw[8] not assigned to an exact location on the device
    Info (169086): Pin wr_usedw[9] not assigned to an exact location on the device
    Info (169086): Pin rd_full not assigned to an exact location on the device
    Info (169086): Pin rd_empty not assigned to an exact location on the device
    Info (169086): Pin rd_usedw[0] not assigned to an exact location on the device
    Info (169086): Pin rd_usedw[1] not assigned to an exact location on the device
    Info (169086): Pin rd_usedw[2] not assigned to an exact location on the device
    Info (169086): Pin rd_usedw[3] not assigned to an exact location on the device
    Info (169086): Pin rd_usedw[4] not assigned to an exact location on the device
    Info (169086): Pin rd_usedw[5] not assigned to an exact location on the device
    Info (169086): Pin rd_usedw[6] not assigned to an exact location on the device
    Info (169086): Pin rd_usedw[7] not assigned to an exact location on the device
    Info (169086): Pin rd_usedw[8] not assigned to an exact location on the device
    Info (169086): Pin rd_data[0] not assigned to an exact location on the device
    Info (169086): Pin rd_data[1] not assigned to an exact location on the device
    Info (169086): Pin rd_data[2] not assigned to an exact location on the device
    Info (169086): Pin rd_data[3] not assigned to an exact location on the device
    Info (169086): Pin rd_data[4] not assigned to an exact location on the device
    Info (169086): Pin rd_data[5] not assigned to an exact location on the device
    Info (169086): Pin rd_data[6] not assigned to an exact location on the device
    Info (169086): Pin rd_data[7] not assigned to an exact location on the device
    Info (169086): Pin rd_data[8] not assigned to an exact location on the device
    Info (169086): Pin rd_data[9] not assigned to an exact location on the device
    Info (169086): Pin rd_data[10] not assigned to an exact location on the device
    Info (169086): Pin rd_data[11] not assigned to an exact location on the device
    Info (169086): Pin rd_data[12] not assigned to an exact location on the device
    Info (169086): Pin rd_data[13] not assigned to an exact location on the device
    Info (169086): Pin rd_data[14] not assigned to an exact location on the device
    Info (169086): Pin rd_data[15] not assigned to an exact location on the device
    Info (169086): Pin wr_clk not assigned to an exact location on the device
    Info (169086): Pin wr_req not assigned to an exact location on the device
    Info (169086): Pin rd_clk not assigned to an exact location on the device
    Info (169086): Pin rd_req not assigned to an exact location on the device
    Info (169086): Pin wr_data[0] not assigned to an exact location on the device
    Info (169086): Pin wr_data[1] not assigned to an exact location on the device
    Info (169086): Pin wr_data[2] not assigned to an exact location on the device
    Info (169086): Pin wr_data[3] not assigned to an exact location on the device
    Info (169086): Pin wr_data[4] not assigned to an exact location on the device
    Info (169086): Pin wr_data[5] not assigned to an exact location on the device
    Info (169086): Pin wr_data[6] not assigned to an exact location on the device
    Info (169086): Pin wr_data[7] not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_5nl1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fifo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node wr_clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node rd_clk~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 49 (unused VREF, 2.5V VCCIO, 10 input, 39 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X26_Y31 to location X38_Y41
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.44 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin wr_clk uses I/O standard 2.5 V at M10
    Info (169178): Pin rd_clk uses I/O standard 2.5 V at M9
Info (144001): Generated suppressed messages file E:/code/workspace_FPGA/dcfifo/prj/output_files/fifo.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5480 megabytes
    Info: Processing ended: Sat Jul 02 15:11:38 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/code/workspace_FPGA/dcfifo/prj/output_files/fifo.fit.smsg.


