-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_pqt_2x2_w8a16/amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block5.vhd
-- Created: 2025-02-23 13:17:03
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block5
-- Source Path: model_pqt_2x2_w8a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 4/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block5 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block5;


ARCHITECTURE rtl OF amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block5 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"f912", X"0193", X"e855", X"0ff2", X"03e8", X"fefd", X"fbb5", X"0034", X"fc78", X"0877", X"f367", X"0b12", X"ea1e", X"ef82",
                                                        X"0cef", X"0321", X"0109", X"0209", X"ee46", X"f6dd", X"f9b1", X"e75c", X"fb8f", X"07a5", X"037a", X"0101", X"035c", X"da71",
                                                        X"e781", X"ff7e", X"ec2c", X"e756", X"09e7", X"edb0", X"fbd0", X"04cb", X"e773", X"0ccd", X"077c", X"020d", X"00d6", X"f984",
                                                        X"e860", X"fd0d", X"f40d", X"eda0", X"e34a", X"ff56", X"f6ff", X"005e", X"0236", X"f94f", X"05ef", X"01cf", X"ff2b", X"e866",
                                                        X"e337", X"001d", X"003f", X"0376", X"f8c3", X"f978", X"f452", X"e923", X"ff50", X"fbe9", X"00ec", X"f97f", X"fb21", X"ecec",
                                                        X"f9a4", X"fcfd", X"e70e", X"f1db", X"fa35", X"0150", X"f842", X"050c", X"ffcd", X"faca", X"e6ad", X"fbfd", X"f5a3", X"efb3",
                                                        X"f270", X"ffae", X"fdcd", X"fb99", X"f6f3", X"ffc7", X"ee1f", X"ea4b", X"fbbf", X"f2b6", X"f01a", X"f82d", X"fafb", X"f76f",
                                                        X"f88a", X"fa32", X"01da", X"0191", X"0401", X"0815", X"ff81", X"03c8", X"e8c1", X"0022", X"08a3", X"f990", X"e59e", X"eb3d",
                                                        X"061a", X"ef40", X"fc19", X"038a", X"00be", X"f5f4", X"f46d", X"0a9e", X"fa87", X"f6eb", X"fc1b", X"01a0", X"fb72", X"fece",
                                                        X"e4cc", X"f84e");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"f84e";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

