<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage_test_main_ex.info - gcc/config/i386/constraints.md</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">gcc/config/i386</a> - constraints.md<span style="font-size: 80%;"> (source / <a href="constraints.md.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage_test_main_ex.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">78</td>
            <td class="headerCovTableEntry">85</td>
            <td class="headerCovTableEntryHi">91.8 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-04-27 13:46:28</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">21</td>
            <td class="headerCovTableEntry">23</td>
            <td class="headerCovTableEntryHi">91.3 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
            | Branches:
            <span class="coverLegendCov">+</span> taken
            <span class="coverLegendNoCov">-</span> not taken
            <span class="coverLegendNoCov">#</span> not executed
</td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">70</td>
            <td class="headerCovTableEntry">106</td>
            <td class="headerCovTableEntryLo">66.0 %</td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : ;; Constraint definitions for IA-32 and x86-64.</a>
<a name="2"><span class="lineNum">       2 </span>                :            : ;; Copyright (C) 2006-2021 Free Software Foundation, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>                :            : ;;</a>
<a name="4"><span class="lineNum">       4 </span>                :            : ;; This file is part of GCC.</a>
<a name="5"><span class="lineNum">       5 </span>                :            : ;;</a>
<a name="6"><span class="lineNum">       6 </span>                :            : ;; GCC is free software; you can redistribute it and/or modify</a>
<a name="7"><span class="lineNum">       7 </span>                :            : ;; it under the terms of the GNU General Public License as published by</a>
<a name="8"><span class="lineNum">       8 </span>                :            : ;; the Free Software Foundation; either version 3, or (at your option)</a>
<a name="9"><span class="lineNum">       9 </span>                :            : ;; any later version.</a>
<a name="10"><span class="lineNum">      10 </span>                :            : ;;</a>
<a name="11"><span class="lineNum">      11 </span>                :            : ;; GCC is distributed in the hope that it will be useful,</a>
<a name="12"><span class="lineNum">      12 </span>                :            : ;; but WITHOUT ANY WARRANTY; without even the implied warranty of</a>
<a name="13"><span class="lineNum">      13 </span>                :            : ;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</a>
<a name="14"><span class="lineNum">      14 </span>                :            : ;; GNU General Public License for more details.</a>
<a name="15"><span class="lineNum">      15 </span>                :            : ;;</a>
<a name="16"><span class="lineNum">      16 </span>                :            : ;; You should have received a copy of the GNU General Public License</a>
<a name="17"><span class="lineNum">      17 </span>                :            : ;; along with GCC; see the file COPYING3.  If not see</a>
<a name="18"><span class="lineNum">      18 </span>                :            : ;; &lt;http://www.gnu.org/licenses/&gt;.</a>
<a name="19"><span class="lineNum">      19 </span>                :            : </a>
<a name="20"><span class="lineNum">      20 </span>                :            : ;;; Unused letters:</a>
<a name="21"><span class="lineNum">      21 </span>                :            : ;;;           H</a>
<a name="22"><span class="lineNum">      22 </span>                :            : ;;;           h j               z</a>
<a name="23"><span class="lineNum">      23 </span>                :            : </a>
<a name="24"><span class="lineNum">      24 </span>                :            : ;; Integer register constraints.</a>
<a name="25"><span class="lineNum">      25 </span>                :            : ;; It is not necessary to define 'r' here.</a>
<a name="26"><span class="lineNum">      26 </span>                :            : (define_register_constraint &quot;R&quot; &quot;LEGACY_REGS&quot;</a>
<a name="27"><span class="lineNum">      27 </span>                :            :  &quot;Legacy register---the eight integer registers available on all</a>
<a name="28"><span class="lineNum">      28 </span>                :            :   i386 processors (@code{a}, @code{b}, @code{c}, @code{d},</a>
<a name="29"><span class="lineNum">      29 </span>                :            :   @code{si}, @code{di}, @code{bp}, @code{sp}).&quot;)</a>
<a name="30"><span class="lineNum">      30 </span>                :            : </a>
<a name="31"><span class="lineNum">      31 </span>                :            : (define_register_constraint &quot;q&quot; &quot;TARGET_64BIT ? GENERAL_REGS : Q_REGS&quot;</a>
<a name="32"><span class="lineNum">      32 </span>                :            :  &quot;Any register accessible as @code{@var{r}l}.  In 32-bit mode, @code{a},</a>
<a name="33"><span class="lineNum">      33 </span>                :            :   @code{b}, @code{c}, and @code{d}; in 64-bit mode, any integer register.&quot;)</a>
<a name="34"><span class="lineNum">      34 </span>                :            : </a>
<a name="35"><span class="lineNum">      35 </span>                :            : (define_register_constraint &quot;Q&quot; &quot;Q_REGS&quot;</a>
<a name="36"><span class="lineNum">      36 </span>                :            :  &quot;Any register accessible as @code{@var{r}h}: @code{a}, @code{b},</a>
<a name="37"><span class="lineNum">      37 </span>                :            :   @code{c}, and @code{d}.&quot;)</a>
<a name="38"><span class="lineNum">      38 </span>                :            : </a>
<a name="39"><span class="lineNum">      39 </span>                :            : (define_register_constraint &quot;l&quot; &quot;INDEX_REGS&quot;</a>
<a name="40"><span class="lineNum">      40 </span>                :            :  &quot;@internal Any register that can be used as the index in a base+index</a>
<a name="41"><span class="lineNum">      41 </span>                :            :   memory access: that is, any general register except the stack pointer.&quot;)</a>
<a name="42"><span class="lineNum">      42 </span>                :            : </a>
<a name="43"><span class="lineNum">      43 </span>                :            : (define_register_constraint &quot;a&quot; &quot;AREG&quot;</a>
<a name="44"><span class="lineNum">      44 </span>                :            :  &quot;The @code{a} register.&quot;)</a>
<a name="45"><span class="lineNum">      45 </span>                :            : </a>
<a name="46"><span class="lineNum">      46 </span>                :            : (define_register_constraint &quot;b&quot; &quot;BREG&quot;</a>
<a name="47"><span class="lineNum">      47 </span>                :            :  &quot;The @code{b} register.&quot;)</a>
<a name="48"><span class="lineNum">      48 </span>                :            : </a>
<a name="49"><span class="lineNum">      49 </span>                :            : (define_register_constraint &quot;c&quot; &quot;CREG&quot;</a>
<a name="50"><span class="lineNum">      50 </span>                :            :  &quot;The @code{c} register.&quot;)</a>
<a name="51"><span class="lineNum">      51 </span>                :            : </a>
<a name="52"><span class="lineNum">      52 </span>                :            : (define_register_constraint &quot;d&quot; &quot;DREG&quot;</a>
<a name="53"><span class="lineNum">      53 </span>                :            :  &quot;The @code{d} register.&quot;)</a>
<a name="54"><span class="lineNum">      54 </span>                :            : </a>
<a name="55"><span class="lineNum">      55 </span>                :            : (define_register_constraint &quot;S&quot; &quot;SIREG&quot;</a>
<a name="56"><span class="lineNum">      56 </span>                :            :  &quot;The @code{si} register.&quot;)</a>
<a name="57"><span class="lineNum">      57 </span>                :            : </a>
<a name="58"><span class="lineNum">      58 </span>                :            : (define_register_constraint &quot;D&quot; &quot;DIREG&quot;</a>
<a name="59"><span class="lineNum">      59 </span>                :            :  &quot;The @code{di} register.&quot;)</a>
<a name="60"><span class="lineNum">      60 </span>                :            : </a>
<a name="61"><span class="lineNum">      61 </span>                :            : (define_register_constraint &quot;A&quot; &quot;AD_REGS&quot;</a>
<a name="62"><span class="lineNum">      62 </span>                :            :  &quot;The @code{a} and @code{d} registers, as a pair (for instructions</a>
<a name="63"><span class="lineNum">      63 </span>                :            :   that return half the result in one and half in the other).&quot;)</a>
<a name="64"><span class="lineNum">      64 </span>                :            : </a>
<a name="65"><span class="lineNum">      65 </span>                :            : (define_register_constraint &quot;U&quot; &quot;CLOBBERED_REGS&quot;</a>
<a name="66"><span class="lineNum">      66 </span>                :            :  &quot;The call-clobbered integer registers.&quot;)</a>
<a name="67"><span class="lineNum">      67 </span>                :            : </a>
<a name="68"><span class="lineNum">      68 </span>                :            : ;; Floating-point register constraints.</a>
<a name="69"><span class="lineNum">      69 </span>                :            : (define_register_constraint &quot;f&quot;</a>
<a name="70"><span class="lineNum">      70 </span>                :            :  &quot;TARGET_80387 || TARGET_FLOAT_RETURNS_IN_80387 ? FLOAT_REGS : NO_REGS&quot;</a>
<a name="71"><span class="lineNum">      71 </span>                :            :  &quot;Any 80387 floating-point (stack) register.&quot;)</a>
<a name="72"><span class="lineNum">      72 </span>                :            : </a>
<a name="73"><span class="lineNum">      73 </span>                :            : (define_register_constraint &quot;t&quot;</a>
<a name="74"><span class="lineNum">      74 </span>                :            :  &quot;TARGET_80387 || TARGET_FLOAT_RETURNS_IN_80387 ? FP_TOP_REG : NO_REGS&quot;</a>
<a name="75"><span class="lineNum">      75 </span>                :            :  &quot;Top of 80387 floating-point stack (@code{%st(0)}).&quot;)</a>
<a name="76"><span class="lineNum">      76 </span>                :            : </a>
<a name="77"><span class="lineNum">      77 </span>                :            : (define_register_constraint &quot;u&quot;</a>
<a name="78"><span class="lineNum">      78 </span>                :            :  &quot;TARGET_80387 || TARGET_FLOAT_RETURNS_IN_80387 ? FP_SECOND_REG : NO_REGS&quot;</a>
<a name="79"><span class="lineNum">      79 </span>                :            :  &quot;Second from top of 80387 floating-point stack (@code{%st(1)}).&quot;)</a>
<a name="80"><span class="lineNum">      80 </span>                :            : </a>
<a name="81"><span class="lineNum">      81 </span>                :            : (define_register_constraint &quot;Yk&quot; &quot;TARGET_AVX512F ? MASK_REGS : NO_REGS&quot;</a>
<a name="82"><span class="lineNum">      82 </span>                :            : &quot;@internal Any mask register that can be used as predicate, i.e. k1-k7.&quot;)</a>
<a name="83"><span class="lineNum">      83 </span>                :            : </a>
<a name="84"><span class="lineNum">      84 </span>                :            : (define_register_constraint &quot;k&quot; &quot;TARGET_AVX512F ? ALL_MASK_REGS : NO_REGS&quot;</a>
<a name="85"><span class="lineNum">      85 </span>                :            : &quot;@internal Any mask register.&quot;)</a>
<a name="86"><span class="lineNum">      86 </span>                :            : </a>
<a name="87"><span class="lineNum">      87 </span>                :            : ;; Vector registers (also used for plain floating point nowadays).</a>
<a name="88"><span class="lineNum">      88 </span>                :            : (define_register_constraint &quot;y&quot; &quot;TARGET_MMX ? MMX_REGS : NO_REGS&quot;</a>
<a name="89"><span class="lineNum">      89 </span>                :            :  &quot;Any MMX register.&quot;)</a>
<a name="90"><span class="lineNum">      90 </span>                :            : </a>
<a name="91"><span class="lineNum">      91 </span>                :            : (define_register_constraint &quot;x&quot; &quot;TARGET_SSE ? SSE_REGS : NO_REGS&quot;</a>
<a name="92"><span class="lineNum">      92 </span>                :            :  &quot;Any SSE register.&quot;)</a>
<a name="93"><span class="lineNum">      93 </span>                :            : </a>
<a name="94"><span class="lineNum">      94 </span>                :            : (define_register_constraint &quot;v&quot; &quot;TARGET_SSE ? ALL_SSE_REGS : NO_REGS&quot;</a>
<a name="95"><span class="lineNum">      95 </span>                :            :  &quot;Any EVEX encodable SSE register (@code{%xmm0-%xmm31}).&quot;)</a>
<a name="96"><span class="lineNum">      96 </span>                :            : </a>
<a name="97"><span class="lineNum">      97 </span>                :            : ;; We use the Y prefix to denote any number of conditional register sets:</a>
<a name="98"><span class="lineNum">      98 </span>                :            : ;;  z   First SSE register.</a>
<a name="99"><span class="lineNum">      99 </span>                :            : ;;  d   any EVEX encodable SSE register for AVX512DQ target or</a>
<a name="100"><span class="lineNum">     100 </span>                :            : ;;      any SSE register for SSE4_1 target.</a>
<a name="101"><span class="lineNum">     101 </span>                :            : ;;  p   Integer register when TARGET_PARTIAL_REG_STALL is disabled</a>
<a name="102"><span class="lineNum">     102 </span>                :            : ;;  a   Integer register when zero extensions with AND are disabled</a>
<a name="103"><span class="lineNum">     103 </span>                :            : ;;  b   Any register that can be used as the GOT base when calling</a>
<a name="104"><span class="lineNum">     104 </span>                :            : ;;      ___tls_get_addr: that is, any general register except EAX</a>
<a name="105"><span class="lineNum">     105 </span>                :            : ;;      and ESP, for -fno-plt if linker supports it.  Otherwise,</a>
<a name="106"><span class="lineNum">     106 </span>                :            : ;;      EBX.</a>
<a name="107"><span class="lineNum">     107 </span>                :            : ;;  f   x87 register when 80387 floating point arithmetic is enabled</a>
<a name="108"><span class="lineNum">     108 </span>                :            : ;;  r   SSE regs not requiring REX prefix when prefixes avoidance is enabled</a>
<a name="109"><span class="lineNum">     109 </span>                :            : ;;      and all SSE regs otherwise</a>
<a name="110"><span class="lineNum">     110 </span>                :            : ;;  v   any EVEX encodable SSE register for AVX512VL target,</a>
<a name="111"><span class="lineNum">     111 </span>                :            : ;;      otherwise any SSE register</a>
<a name="112"><span class="lineNum">     112 </span>                :            : ;;  w   any EVEX encodable SSE register for AVX512BW with TARGET_AVX512VL</a>
<a name="113"><span class="lineNum">     113 </span>                :            : ;;      target, otherwise any SSE register.</a>
<a name="114"><span class="lineNum">     114 </span>                :            : ;;  W   any EVEX encodable SSE register for AVX512BW target,</a>
<a name="115"><span class="lineNum">     115 </span>                :            : ;;      otherwise any SSE register.</a>
<a name="116"><span class="lineNum">     116 </span>                :            : </a>
<a name="117"><span class="lineNum">     117 </span>                :            : (define_register_constraint &quot;Yz&quot; &quot;TARGET_SSE ? SSE_FIRST_REG : NO_REGS&quot;</a>
<a name="118"><span class="lineNum">     118 </span>                :            :  &quot;First SSE register (@code{%xmm0}).&quot;)</a>
<a name="119"><span class="lineNum">     119 </span>                :            : </a>
<a name="120"><span class="lineNum">     120 </span>                :            : (define_register_constraint &quot;Yd&quot;</a>
<a name="121"><span class="lineNum">     121 </span>                :            :  &quot;TARGET_AVX512DQ ? ALL_SSE_REGS : TARGET_SSE4_1 ? SSE_REGS : NO_REGS&quot;</a>
<a name="122"><span class="lineNum">     122 </span>                :            :  &quot;@internal Any EVEX encodable SSE register (@code{%xmm0-%xmm31}) for AVX512DQ target or any SSE register for SSE4_1 target.&quot;)</a>
<a name="123"><span class="lineNum">     123 </span>                :            : </a>
<a name="124"><span class="lineNum">     124 </span>                :            : (define_register_constraint &quot;Yp&quot;</a>
<a name="125"><span class="lineNum">     125 </span>                :            :  &quot;TARGET_PARTIAL_REG_STALL ? NO_REGS : GENERAL_REGS&quot;</a>
<a name="126"><span class="lineNum">     126 </span>                :            :  &quot;@internal Any integer register when TARGET_PARTIAL_REG_STALL is disabled.&quot;)</a>
<a name="127"><span class="lineNum">     127 </span>                :            : </a>
<a name="128"><span class="lineNum">     128 </span>                :            : (define_register_constraint &quot;Ya&quot;</a>
<a name="129"><span class="lineNum">     129 </span>                :            :  &quot;TARGET_ZERO_EXTEND_WITH_AND &amp;&amp; optimize_function_for_speed_p (cfun)</a>
<a name="130"><span class="lineNum">     130 </span>                :            :   ? NO_REGS : GENERAL_REGS&quot;</a>
<a name="131"><span class="lineNum">     131 </span>                :            :  &quot;@internal Any integer register when zero extensions with AND are disabled.&quot;)</a>
<a name="132"><span class="lineNum">     132 </span>                :            : </a>
<a name="133"><span class="lineNum">     133 </span>                :            : (define_register_constraint &quot;Yb&quot;</a>
<a name="134"><span class="lineNum">     134 </span>                :            :  &quot;(!flag_plt &amp;&amp; HAVE_AS_IX86_TLS_GET_ADDR_GOT) ? TLS_GOTBASE_REGS : BREG&quot;</a>
<a name="135"><span class="lineNum">     135 </span>                :            :  &quot;@internal Any register that can be used as the GOT base when calling</a>
<a name="136"><span class="lineNum">     136 </span>                :            :   ___tls_get_addr: that is, any general register except @code{a} and</a>
<a name="137"><span class="lineNum">     137 </span>                :            :   @code{sp} registers, for -fno-plt if linker supports it.  Otherwise,</a>
<a name="138"><span class="lineNum">     138 </span>                :            :   @code{b} register.&quot;)</a>
<a name="139"><span class="lineNum">     139 </span>                :            : </a>
<a name="140"><span class="lineNum">     140 </span>                :            : (define_register_constraint &quot;Yf&quot;</a>
<a name="141"><span class="lineNum">     141 </span>                :            :  &quot;(ix86_fpmath &amp; FPMATH_387) ? FLOAT_REGS : NO_REGS&quot;</a>
<a name="142"><span class="lineNum">     142 </span>                :            :  &quot;@internal Any x87 register when 80387 FP arithmetic is enabled.&quot;)</a>
<a name="143"><span class="lineNum">     143 </span>                :            : </a>
<a name="144"><span class="lineNum">     144 </span>                :            : (define_register_constraint &quot;Yr&quot;</a>
<a name="145"><span class="lineNum">     145 </span>                :            :  &quot;TARGET_SSE ? (TARGET_AVOID_4BYTE_PREFIXES ? NO_REX_SSE_REGS : ALL_SSE_REGS) : NO_REGS&quot;</a>
<a name="146"><span class="lineNum">     146 </span>                :            :  &quot;@internal Lower SSE register when avoiding REX prefix and all SSE registers otherwise.&quot;)</a>
<a name="147"><span class="lineNum">     147 </span>                :            : </a>
<a name="148"><span class="lineNum">     148 </span>                :            : (define_register_constraint &quot;Yv&quot;</a>
<a name="149"><span class="lineNum">     149 </span>                :            :  &quot;TARGET_AVX512VL ? ALL_SSE_REGS : TARGET_SSE ? SSE_REGS : NO_REGS&quot;</a>
<a name="150"><span class="lineNum">     150 </span>                :            :  &quot;@internal For AVX512VL, any EVEX encodable SSE register (@code{%xmm0-%xmm31}), otherwise any SSE register.&quot;)</a>
<a name="151"><span class="lineNum">     151 </span>                :            : </a>
<a name="152"><span class="lineNum">     152 </span>                :            : (define_register_constraint &quot;Yw&quot;</a>
<a name="153"><span class="lineNum">     153 </span>                :            :  &quot;TARGET_AVX512BW &amp;&amp; TARGET_AVX512VL ? ALL_SSE_REGS : TARGET_SSE ? SSE_REGS : NO_REGS&quot;</a>
<a name="154"><span class="lineNum">     154 </span>                :            :  &quot;@internal Any EVEX encodable SSE register (@code{%xmm0-%xmm31}) for AVX512BW with TARGET_AVX512VL target, otherwise any SSE register.&quot;)</a>
<a name="155"><span class="lineNum">     155 </span>                :            : </a>
<a name="156"><span class="lineNum">     156 </span>                :            : (define_register_constraint &quot;YW&quot;</a>
<a name="157"><span class="lineNum">     157 </span>                :            :  &quot;TARGET_AVX512BW ? ALL_SSE_REGS : TARGET_SSE ? SSE_REGS : NO_REGS&quot;</a>
<a name="158"><span class="lineNum">     158 </span>                :            :  &quot;@internal Any EVEX encodable SSE register (@code{%xmm0-%xmm31}) for AVX512BW target, otherwise any SSE register.&quot;)</a>
<a name="159"><span class="lineNum">     159 </span>                :            : </a>
<a name="160"><span class="lineNum">     160 </span>                :            : ;; We use the B prefix to denote any number of internal operands:</a>
<a name="161"><span class="lineNum">     161 </span>                :            : ;;  f  FLAGS_REG</a>
<a name="162"><span class="lineNum">     162 </span>                :            : ;;  g  GOT memory operand.</a>
<a name="163"><span class="lineNum">     163 </span>                :            : ;;  m  Vector memory operand</a>
<a name="164"><span class="lineNum">     164 </span>                :            : ;;  c  Constant memory operand</a>
<a name="165"><span class="lineNum">     165 </span>                :            : ;;  n  Memory operand without REX prefix</a>
<a name="166"><span class="lineNum">     166 </span>                :            : ;;  s  Sibcall memory operand, not valid for TARGET_X32</a>
<a name="167"><span class="lineNum">     167 </span>                :            : ;;  w  Call memory operand, not valid for TARGET_X32</a>
<a name="168"><span class="lineNum">     168 </span>                :            : ;;  z  Constant call address operand.</a>
<a name="169"><span class="lineNum">     169 </span>                :            : ;;  C  SSE constant operand.</a>
<a name="170"><span class="lineNum">     170 </span>                :            : </a>
<a name="171"><span class="lineNum">     171 </span>                :            : (define_constraint &quot;Bf&quot;</a>
<a name="172"><span class="lineNum">     172 </span>                :            :   &quot;@internal Flags register operand.&quot;</a>
<a name="173"><span class="lineNum">     173 </span>                :            :   (match_operand 0 &quot;flags_reg_operand&quot;))</a>
<a name="174"><span class="lineNum">     174 </span>                :            : </a>
<a name="175"><span class="lineNum">     175 </span>                :            : (define_constraint &quot;Bg&quot;</a>
<a name="176"><span class="lineNum">     176 </span>                :            :   &quot;@internal GOT memory operand.&quot;</a>
<a name="177"><span class="lineNum">     177 </span>                :            :   (match_operand 0 &quot;GOT_memory_operand&quot;))</a>
<a name="178"><span class="lineNum">     178 </span>                :            : </a>
<a name="179"><span class="lineNum">     179 </span>                :            : (define_special_memory_constraint &quot;Bm&quot;</a>
<a name="180"><span class="lineNum">     180 </span>                :            :   &quot;@internal Vector memory operand.&quot;</a>
<a name="181"><span class="lineNum">     181 </span>                :            :   (match_operand 0 &quot;vector_memory_operand&quot;))</a>
<a name="182"><span class="lineNum">     182 </span>                :            : </a>
<a name="183"><span class="lineNum">     183 </span>                :            : (define_special_memory_constraint &quot;Bc&quot;</a>
<a name="184"><span class="lineNum">     184 </span>                :            :   &quot;@internal Constant memory operand.&quot;</a>
<a name="185"><span class="lineNum">     185 </span>                :            :   (and (match_operand 0 &quot;memory_operand&quot;)</a>
<a name="186"><span class="lineNum">     186 </span>                :<span class="lineCov">       3459 :        (match_test &quot;constant_address_p (XEXP (op, 0))&quot;)))</span></a>
<a name="187"><span class="lineNum">     187 </span>                :            : </a>
<a name="188"><span class="lineNum">     188 </span>                :            : (define_special_memory_constraint &quot;Bn&quot;</a>
<a name="189"><span class="lineNum">     189 </span>                :<span class="lineCov">        283 :   &quot;@internal Memory operand without REX prefix.&quot;</span></a>
<a name="190"><span class="lineNum">     190 </span>                :            :   (match_operand 0 &quot;norex_memory_operand&quot;))</a>
<a name="191"><span class="lineNum">     191 </span>                :<span class="lineCov">        283 : </span></a>
<a name="192"><span class="lineNum">     192 </span>                :<span class="lineCov">        283 : (define_special_memory_constraint &quot;Br&quot;</span></a>
<a name="193"><span class="lineNum">     193 </span>                :            :   &quot;@internal bcst memory operand.&quot;</a>
<a name="194"><span class="lineNum">     194 </span>                :            :   (match_operand 0 &quot;bcst_mem_operand&quot;))</a>
<a name="195"><span class="lineNum">     195 </span>                :<span class="lineCov">         60 : </span></a>
<a name="196"><span class="lineNum">     196 </span>                :            : (define_constraint &quot;Bs&quot;</a>
<a name="197"><span class="lineNum">     197 </span>                :<span class="lineCov">         60 :   &quot;@internal Sibcall memory operand.&quot;</span></a>
<a name="198"><span class="lineNum">     198 </span>                :<span class="lineCov">         60 :   (ior (and (not (match_test &quot;TARGET_INDIRECT_BRANCH_REGISTER&quot;))</span></a>
<a name="199"><span class="lineNum">     199 </span>  [<span class="branchCov" title="Branch 0 was taken 84116 times"> + </span><span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 74422 times"> + </span><span class="branchCov" title="Branch 3 was taken 9694 times"> + </span>]:<span class="lineCov">     158538 :             (not (match_test &quot;TARGET_X32&quot;))</span></a>
<a name="200"><span class="lineNum">     200 </span>                :            :             (match_operand 0 &quot;sibcall_memory_operand&quot;))</a>
<a name="201"><span class="lineNum">     201 </span>  [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 74422 times"> + </span><span class="branchNoCov" title="Branch 2 was not taken"> - </span><span class="branchNoCov" title="Branch 3 was not taken"> - </span> :<span class="lineCov">     158538 :        (and (match_test &quot;TARGET_X32 &amp;&amp; Pmode == DImode&quot;)</span></a>
<span class="lineNum">         </span>   <span class="branchNoCov" title="Branch 4 was not taken"> - </span><span class="branchNoCov" title="Branch 5 was not taken"> - </span><span class="branchNoCov" title="Branch 6 was not taken"> - </span><span class="branchNoCov" title="Branch 7 was not taken"> - </span>]
<a name="202"><span class="lineNum">     202 </span>                :            :             (match_operand 0 &quot;GOT_memory_operand&quot;))))</a>
<a name="203"><span class="lineNum">     203 </span>        [<span class="branchCov" title="Branch 0 was taken 84116 times"> + </span><span class="branchNoCov" title="Branch 1 was not taken"> - </span>]:<span class="lineCov">      84116 : </span></a>
<a name="204"><span class="lineNum">     204 </span>        [<span class="branchCov" title="Branch 0 was taken 84116 times"> + </span><span class="branchNoCov" title="Branch 1 was not taken"> - </span>]:<span class="lineCov">      84116 : (define_constraint &quot;Bw&quot;</span></a>
<a name="205"><span class="lineNum">     205 </span>                :            :   &quot;@internal Call memory operand.&quot;</a>
<a name="206"><span class="lineNum">     206 </span>                :<span class="lineCov">    3728720 :   (ior (and (not (match_test &quot;TARGET_INDIRECT_BRANCH_REGISTER&quot;))</span></a>
<a name="207"><span class="lineNum">     207 </span>  [<span class="branchCov" title="Branch 0 was taken 1242910 times"> + </span><span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 1242910 times"> + </span><span class="branchNoCov" title="Branch 3 was not taken"> - </span> :<span class="lineCov">    2445390 :             (not (match_test &quot;TARGET_X32&quot;))</span></a>
<span class="lineNum">         </span>   <span class="branchCov" title="Branch 4 was taken 1242910 times"> + </span><span class="branchNoCov" title="Branch 5 was not taken"> - </span><span class="branchCov" title="Branch 6 was taken 1202490 times"> + </span><span class="branchCov" title="Branch 7 was taken 40421 times"> + </span>]
<a name="208"><span class="lineNum">     208 </span>                :            :             (match_operand 0 &quot;memory_operand&quot;))</a>
<a name="209"><span class="lineNum">     209 </span>  [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 1202490 times"> + </span><span class="branchNoCov" title="Branch 2 was not taken"> - </span><span class="branchNoCov" title="Branch 3 was not taken"> - </span> :<span class="lineCov">    2445390 :        (and (match_test &quot;TARGET_X32 &amp;&amp; Pmode == DImode&quot;)</span></a>
<span class="lineNum">         </span>   <span class="branchNoCov" title="Branch 4 was not taken"> - </span><span class="branchNoCov" title="Branch 5 was not taken"> - </span><span class="branchNoCov" title="Branch 6 was not taken"> - </span><span class="branchNoCov" title="Branch 7 was not taken"> - </span>]
<a name="210"><span class="lineNum">     210 </span>                :            :             (match_operand 0 &quot;GOT_memory_operand&quot;))))</a>
<a name="211"><span class="lineNum">     211 </span>                :            : </a>
<a name="212"><span class="lineNum">     212 </span>                :<span class="lineCov">    1315960 : (define_constraint &quot;Bz&quot;</span></a>
<a name="213"><span class="lineNum">     213 </span>                :            :   &quot;@internal Constant call address operand.&quot;</a>
<a name="214"><span class="lineNum">     214 </span>                :<span class="lineCov">    1315960 :   (match_operand 0 &quot;constant_call_address_operand&quot;))</span></a>
<a name="215"><span class="lineNum">     215 </span>                :<span class="lineCov">    1315960 : </span></a>
<a name="216"><span class="lineNum">     216 </span>                :            : (define_constraint &quot;BC&quot;</a>
<a name="217"><span class="lineNum">     217 </span>                :            :   &quot;@internal SSE constant -1 operand.&quot;</a>
<a name="218"><span class="lineNum">     218 </span>                :<span class="lineCov">    3738780 :   (and (match_test &quot;TARGET_SSE&quot;)</span></a>
<a name="219"><span class="lineNum">     219 </span>  [<span class="branchCov" title="Branch 0 was taken 3738780 times"> + </span><span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 2564 times"> + </span><span class="branchCov" title="Branch 3 was taken 3736220 times"> + </span>]:<span class="lineCov">    7477570 :        (ior (match_test &quot;op == constm1_rtx&quot;)</span></a>
<a name="220"><span class="lineNum">     220 </span>        [<span class="branchCov" title="Branch 0 was taken 3738780 times"> + </span><span class="branchNoCov" title="Branch 1 was not taken"> - </span>]:<span class="lineCov">    3738780 :             (match_operand 0 &quot;vector_all_ones_operand&quot;))))</span></a>
<a name="221"><span class="lineNum">     221 </span>                :            : </a>
<a name="222"><span class="lineNum">     222 </span>                :<span class="lineCov">     178991 : ;; Integer constant constraints.</span></a>
<a name="223"><span class="lineNum">     223 </span>                :            : (define_constraint &quot;I&quot;</a>
<a name="224"><span class="lineNum">     224 </span>                :<span class="lineCov">     178991 :   &quot;Integer constant in the range 0 @dots{} 31, for 32-bit shifts.&quot;</span></a>
<a name="225"><span class="lineNum">     225 </span>        [<span class="branchCov" title="Branch 0 was taken 156106 times"> + </span><span class="branchCov" title="Branch 1 was taken 22885 times"> + </span>]:<span class="lineCov">     178991 :   (and (match_code &quot;const_int&quot;)</span></a>
<a name="226"><span class="lineNum">     226 </span>                :<span class="lineCov">     420956 :        (match_test &quot;IN_RANGE (ival, 0, 31)&quot;)))</span></a>
<a name="227"><span class="lineNum">     227 </span>  [<span class="branchCov" title="Branch 0 was taken 156106 times"> + </span><span class="branchCov" title="Branch 1 was taken 22885 times"> + </span><span class="branchCov" title="Branch 2 was taken 156106 times"> + </span><span class="branchNoCov" title="Branch 3 was not taken"> - </span>]:<span class="lineCov">     178991 : </span></a>
<a name="228"><span class="lineNum">     228 </span>                :<span class="lineCov">     136094 : (define_constraint &quot;J&quot;</span></a>
<a name="229"><span class="lineNum">     229 </span>                :<span class="lineCov">     352764 :   &quot;Integer constant in the range 0 @dots{} 63, for 64-bit shifts.&quot;</span></a>
<a name="230"><span class="lineNum">     230 </span>                :            :   (and (match_code &quot;const_int&quot;)</a>
<a name="231"><span class="lineNum">     231 </span>                :<span class="lineCov">     488858 :        (match_test &quot;IN_RANGE (ival, 0, 63)&quot;)))</span></a>
<a name="232"><span class="lineNum">     232 </span>        [<span class="branchCov" title="Branch 0 was taken 308689 times"> + </span><span class="branchCov" title="Branch 1 was taken 44075 times"> + </span>]:<span class="lineCov">     352764 : </span></a>
<a name="233"><span class="lineNum">     233 </span>                :<span class="lineCov">     308689 : (define_constraint &quot;K&quot;</span></a>
<a name="234"><span class="lineNum">     234 </span>  [<span class="branchCov" title="Branch 0 was taken 308689 times"> + </span><span class="branchCov" title="Branch 1 was taken 44075 times"> + </span><span class="branchCov" title="Branch 2 was taken 308689 times"> + </span><span class="branchNoCov" title="Branch 3 was not taken"> - </span>]:<span class="lineCov">    3574864 :   &quot;Signed 8-bit integer constant.&quot;</span></a>
<a name="235"><span class="lineNum">     235 </span>                :            :   (and (match_code &quot;const_int&quot;)</a>
<a name="236"><span class="lineNum">     236 </span>                :<span class="lineCov">    3359866 :        (match_test &quot;IN_RANGE (ival, -128, 127)&quot;)))</span></a>
<a name="237"><span class="lineNum">     237 </span>        [<span class="branchCov" title="Branch 0 was taken 3248045 times"> + </span><span class="branchCov" title="Branch 1 was taken 83907 times"> + </span>]:<span class="lineCov">    3331950 : </span></a>
<a name="238"><span class="lineNum">     238 </span>                :<span class="lineCov">    3248045 : (define_constraint &quot;L&quot;</span></a>
<a name="239"><span class="lineNum">     239 </span>  [<span class="branchCov" title="Branch 0 was taken 3248045 times"> + </span><span class="branchCov" title="Branch 1 was taken 83907 times"> + </span><span class="branchCov" title="Branch 2 was taken 2365173 times"> + </span><span class="branchCov" title="Branch 3 was taken 882869 times"> + </span>]:<span class="lineCov">    3346205 :   &quot;@code{0xFF}, @code{0xFFFF} or @code{0xFFFFFFFF}</span></a>
<a name="240"><span class="lineNum">     240 </span>                :            :    for AND as a zero-extending move.&quot;</a>
<a name="241"><span class="lineNum">     241 </span>                :<span class="lineCov">      14255 :   (and (match_code &quot;const_int&quot;)</span></a>
<a name="242"><span class="lineNum">     242 </span>  [<span class="branchCov" title="Branch 0 was taken 102892 times"> + </span><span class="branchCov" title="Branch 1 was taken 64 times"> + </span><span class="branchCov" title="Branch 2 was taken 14216 times"> + </span><span class="branchCov" title="Branch 3 was taken 16 times"> + </span> :<span class="lineCov">     117188 :        (match_test &quot;ival == 0xff || ival == 0xffff</span></a>
<span class="lineNum">         </span>         <span class="branchNoCov" title="Branch 4 was not taken"> - </span><span class="branchNoCov" title="Branch 5 was not taken"> - </span>]
<a name="243"><span class="lineNum">     243 </span>  [<span class="branchCov" title="Branch 0 was taken 88705 times"> + </span><span class="branchCov" title="Branch 1 was taken 14223 times"> + </span><span class="branchCov" title="Branch 2 was taken 2 times"> + </span><span class="branchCov" title="Branch 3 was taken 88635 times"> + </span> :<span class="lineCov">     220139 :                     || ival == (HOST_WIDE_INT) 0xffffffff&quot;)))</span></a>
<span class="lineNum">         </span>         <span class="branchNoCov" title="Branch 4 was not taken"> - </span><span class="branchNoCov" title="Branch 5 was not taken"> - </span>]
<a name="244"><span class="lineNum">     244 </span>  [<span class="branchCov" title="Branch 0 was taken 14255 times"> + </span><span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 14232 times"> + </span><span class="branchCov" title="Branch 3 was taken 23 times"> + </span>]:<span class="lineCov">      28487 : </span></a>
<a name="245"><span class="lineNum">     245 </span>                :<span class="lineCov">      67679 : (define_constraint &quot;M&quot;</span></a>
<a name="246"><span class="lineNum">     246 </span>                :<span class="lineCov">       3695 :   &quot;0, 1, 2, or 3 (shifts for the @code{lea} instruction).&quot;</span></a>
<a name="247"><span class="lineNum">     247 </span>                :            :   (and (match_code &quot;const_int&quot;)</a>
<a name="248"><span class="lineNum">     248 </span>                :<span class="lineCov">      71374 :        (match_test &quot;IN_RANGE (ival, 0, 3)&quot;)))</span></a>
<a name="249"><span class="lineNum">     249 </span>        [<span class="branchCov" title="Branch 0 was taken 3691 times"> + </span><span class="branchCov" title="Branch 1 was taken 4 times"> + </span>]:<span class="lineCov">       3695 : </span></a>
<a name="250"><span class="lineNum">     250 </span>                :<span class="lineCov">       3691 : (define_constraint &quot;N&quot;</span></a>
<a name="251"><span class="lineNum">     251 </span>  [<span class="branchCov" title="Branch 0 was taken 3691 times"> + </span><span class="branchCov" title="Branch 1 was taken 4 times"> + </span><span class="branchCov" title="Branch 2 was taken 3691 times"> + </span><span class="branchNoCov" title="Branch 3 was not taken"> - </span>]:<span class="lineCov">       3695 :   &quot;Unsigned 8-bit integer constant (for @code{in} and @code{out}</span></a>
<a name="252"><span class="lineNum">     252 </span>                :            :    instructions).&quot;</a>
<a name="253"><span class="lineNum">     253 </span>                :<span class="lineCov">       5978 :   (and (match_code &quot;const_int&quot;)</span></a>
<a name="254"><span class="lineNum">     254 </span>        [<span class="branchCov" title="Branch 0 was taken 5230 times"> + </span><span class="branchCov" title="Branch 1 was taken 748 times"> + </span>]:<span class="lineCov">      13791 :        (match_test &quot;IN_RANGE (ival, 0, 255)&quot;)))</span></a>
<a name="255"><span class="lineNum">     255 </span>                :<span class="lineCov">       5230 : </span></a>
<a name="256"><span class="lineNum">     256 </span>  [<span class="branchCov" title="Branch 0 was taken 5230 times"> + </span><span class="branchCov" title="Branch 1 was taken 748 times"> + </span><span class="branchCov" title="Branch 2 was taken 5230 times"> + </span><span class="branchNoCov" title="Branch 3 was not taken"> - </span>]:<span class="lineCov">       5978 : (define_constraint &quot;O&quot;</span></a>
<a name="257"><span class="lineNum">     257 </span>                :<span class="lineCov">        306 :   &quot;@internal Integer constant in the range 0 @dots{} 127, for 128-bit shifts.&quot;</span></a>
<a name="258"><span class="lineNum">     258 </span>                :            :   (and (match_code &quot;const_int&quot;)</a>
<a name="259"><span class="lineNum">     259 </span>                :<span class="lineCov">        549 :        (match_test &quot;IN_RANGE (ival, 0, 127)&quot;)))</span></a>
<a name="260"><span class="lineNum">     260 </span>        [<span class="branchCov" title="Branch 0 was taken 147 times"> + </span><span class="branchCov" title="Branch 1 was taken 159 times"> + </span>]:<span class="lineCov">        306 : </span></a>
<a name="261"><span class="lineNum">     261 </span>                :<span class="lineCov">        147 : ;; Floating-point constant constraints.</span></a>
<a name="262"><span class="lineNum">     262 </span>  [<span class="branchCov" title="Branch 0 was taken 147 times"> + </span><span class="branchCov" title="Branch 1 was taken 159 times"> + </span><span class="branchCov" title="Branch 2 was taken 147 times"> + </span><span class="branchNoCov" title="Branch 3 was not taken"> - </span>]:<span class="lineCov">        306 : ;; We allow constants even if TARGET_80387 isn't set, because the</span></a>
<a name="263"><span class="lineNum">     263 </span>                :<span class="lineNoCov">          0 : ;; stack register converter may need to load 0.0 into the function</span></a>
<a name="264"><span class="lineNum">     264 </span>  [<span class="branchCov" title="Branch 0 was taken 11169 times"> + </span><span class="branchCov" title="Branch 1 was taken 2334560 times"> + </span><span class="branchCov" title="Branch 2 was taken 10620 times"> + </span><span class="branchCov" title="Branch 3 was taken 549 times"> + </span>]:<span class="lineCov">    2356900 : ;; value register (top of stack).</span></a>
<a name="265"><span class="lineNum">     265 </span>                :            : (define_constraint &quot;G&quot;</a>
<a name="266"><span class="lineNum">     266 </span>                :            :   &quot;Standard 80387 floating point constant.&quot;</a>
<a name="267"><span class="lineNum">     267 </span>                :            :   (and (match_code &quot;const_double&quot;)</a>
<a name="268"><span class="lineNum">     268 </span>                :<span class="lineCov">    2356900 :        (match_test &quot;standard_80387_constant_p (op) &gt; 0&quot;)))</span></a>
<a name="269"><span class="lineNum">     269 </span>                :            : </a>
<a name="270"><span class="lineNum">     270 </span>                :            : ;; This can theoretically be any mode's CONST0_RTX.</a>
<a name="271"><span class="lineNum">     271 </span>                :<span class="lineCov">   23596500 : (define_constraint &quot;C&quot;</span></a>
<a name="272"><span class="lineNum">     272 </span>                :            :   &quot;Constant zero operand.&quot;</a>
<a name="273"><span class="lineNum">     273 </span>  [<span class="branchCov" title="Branch 0 was taken 23448800 times"> + </span><span class="branchCov" title="Branch 1 was taken 147635 times"> + </span><span class="branchCov" title="Branch 2 was taken 65312 times"> + </span><span class="branchCov" title="Branch 3 was taken 23383500 times"> + </span>]:<span class="lineCov">   23596500 :   (ior (match_test &quot;op == const0_rtx&quot;)</span></a>
<a name="274"><span class="lineNum">     274 </span>                :            :        (match_operand 0 &quot;const0_operand&quot;)))</a>
<a name="275"><span class="lineNum">     275 </span>                :            : </a>
<a name="276"><span class="lineNum">     276 </span>                :<span class="lineCov">   22386200 : ;; Constant-or-symbol-reference constraints.</span></a>
<a name="277"><span class="lineNum">     277 </span>                :            : </a>
<a name="278"><span class="lineNum">     278 </span>                :<span class="lineCov">   22386200 : (define_constraint &quot;e&quot;</span></a>
<a name="279"><span class="lineNum">     279 </span>                :<span class="lineCov">   22386200 :   &quot;32-bit signed integer constant, or a symbolic reference known</span></a>
<a name="280"><span class="lineNum">     280 </span>                :            :    to fit that range (for immediate operands in sign-extending x86-64</a>
<a name="281"><span class="lineNum">     281 </span>                :            :    instructions).&quot;</a>
<a name="282"><span class="lineNum">     282 </span>                :<span class="lineCov">        783 :   (match_operand 0 &quot;x86_64_immediate_operand&quot;))</span></a>
<a name="283"><span class="lineNum">     283 </span>                :            : </a>
<a name="284"><span class="lineNum">     284 </span>                :<span class="lineCov">        783 : ;; We use W prefix to denote any number of</span></a>
<a name="285"><span class="lineNum">     285 </span>        [<span class="branchCov" title="Branch 0 was taken 2 times"> + </span><span class="branchCov" title="Branch 1 was taken 781 times"> + </span>]:<span class="lineCov">        785 : ;; constant-or-symbol-reference constraints</span></a>
<a name="286"><span class="lineNum">     286 </span>                :            : </a>
<a name="287"><span class="lineNum">     287 </span>                :            : (define_constraint &quot;We&quot;</a>
<a name="288"><span class="lineNum">     288 </span>                :            :   &quot;32-bit signed integer constant, or a symbolic reference known</a>
<a name="289"><span class="lineNum">     289 </span>                :            :    to fit that range (for sign-extending conversion operations that</a>
<a name="290"><span class="lineNum">     290 </span>                :            :    require non-VOIDmode immediate operands).&quot;</a>
<a name="291"><span class="lineNum">     291 </span>                :            :   (and (match_operand 0 &quot;x86_64_immediate_operand&quot;)</a>
<a name="292"><span class="lineNum">     292 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 2 times"> + </span>]:<span class="lineCov">        785 :        (match_test &quot;GET_MODE (op) != VOIDmode&quot;)))</span></a>
<a name="293"><span class="lineNum">     293 </span>                :            : </a>
<a name="294"><span class="lineNum">     294 </span>                :            : (define_constraint &quot;Wz&quot;</a>
<a name="295"><span class="lineNum">     295 </span>                :<span class="lineCov">     136543 :   &quot;32-bit unsigned integer constant, or a symbolic reference known</span></a>
<a name="296"><span class="lineNum">     296 </span>                :            :    to fit that range (for zero-extending conversion operations that</a>
<a name="297"><span class="lineNum">     297 </span>                :<span class="lineCov">     136543 :    require non-VOIDmode immediate operands).&quot;</span></a>
<a name="298"><span class="lineNum">     298 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 136543 times"> + </span>]:<span class="lineCov">     136543 :   (and (match_operand 0 &quot;x86_64_zext_immediate_operand&quot;)</span></a>
<a name="299"><span class="lineNum">     299 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchNoCov" title="Branch 1 was not taken"> - </span>]:<span class="lineCov">     136543 :        (match_test &quot;GET_MODE (op) != VOIDmode&quot;)))</span></a>
<a name="300"><span class="lineNum">     300 </span>                :            : </a>
<a name="301"><span class="lineNum">     301 </span>                :            : (define_constraint &quot;Wd&quot;</a>
<a name="302"><span class="lineNum">     302 </span>                :<span class="lineCov">       1130 :   &quot;128-bit integer constant where both the high and low 64-bit word</span></a>
<a name="303"><span class="lineNum">     303 </span>                :            :    of it satisfies the e constraint.&quot;</a>
<a name="304"><span class="lineNum">     304 </span>                :<span class="lineCov">       1130 :   (match_operand 0 &quot;x86_64_hilo_int_operand&quot;))</span></a>
<a name="305"><span class="lineNum">     305 </span>                :<span class="lineCov">       1130 : </span></a>
<a name="306"><span class="lineNum">     306 </span>                :            : (define_constraint &quot;Wf&quot;</a>
<a name="307"><span class="lineNum">     307 </span>                :            :   &quot;32-bit signed integer constant zero extended from word size</a>
<a name="308"><span class="lineNum">     308 </span>                :<span class="lineNoCov">          0 :    to double word size.&quot;</span></a>
<a name="309"><span class="lineNum">     309 </span>                :            :   (match_operand 0 &quot;x86_64_dwzext_immediate_operand&quot;))</a>
<a name="310"><span class="lineNum">     310 </span>                :<span class="lineNoCov">          0 : </span></a>
<a name="311"><span class="lineNum">     311 </span>                :<span class="lineNoCov">          0 : (define_constraint &quot;Z&quot;</span></a>
<a name="312"><span class="lineNum">     312 </span>                :            :   &quot;32-bit unsigned integer constant, or a symbolic reference known</a>
<a name="313"><span class="lineNum">     313 </span>                :            :    to fit that range (for immediate operands in zero-extending x86-64</a>
<a name="314"><span class="lineNum">     314 </span>                :<span class="lineCov">   10344679 :    instructions).&quot;</span></a>
<a name="315"><span class="lineNum">     315 </span>                :            :   (match_operand 0 &quot;x86_64_zext_immediate_operand&quot;))</a>
<a name="316"><span class="lineNum">     316 </span>                :<span class="lineCov">   10344679 : </span></a>
<a name="317"><span class="lineNum">     317 </span>                :<span class="lineCov">   10344679 : ;; T prefix is used for different address constraints</span></a>
<a name="318"><span class="lineNum">     318 </span>                :            : ;;   v - VSIB address</a>
<a name="319"><span class="lineNum">     319 </span>                :            : ;;   s - address with no segment register</a>
<a name="320"><span class="lineNum">     320 </span>                :<span class="lineNoCov">          0 : ;;   i - address with no index and no rip</span></a>
<a name="321"><span class="lineNum">     321 </span>                :            : ;;   b - address with no base and no rip</a>
<a name="322"><span class="lineNum">     322 </span>                :<span class="lineNoCov">          0 : </span></a>
<a name="323"><span class="lineNum">     323 </span>                :<span class="lineNoCov">          0 : (define_address_constraint &quot;Tv&quot;</span></a>
<a name="324"><span class="lineNum">     324 </span>                :            :   &quot;VSIB address operand&quot;</a>
<a name="325"><span class="lineNum">     325 </span>                :            :   (match_operand 0 &quot;vsib_address_operand&quot;))</a>
<a name="326"><span class="lineNum">     326 </span>                :<span class="lineCov">     574538 : </span></a>
<a name="327"><span class="lineNum">     327 </span>                :            : (define_address_constraint &quot;Ts&quot;</a>
<a name="328"><span class="lineNum">     328 </span>                :<span class="lineCov">     574538 :   &quot;Address operand without segment register&quot;</span></a>
<a name="329"><span class="lineNum">     329 </span>                :<span class="lineCov">     574538 :   (match_operand 0 &quot;address_no_seg_operand&quot;))</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
