/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [5:0] celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [10:0] celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [12:0] celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[99] | ~(in_data[186]);
  assign celloutsig_1_9z = celloutsig_1_4z[0] | ~(celloutsig_1_1z);
  assign celloutsig_1_19z = { in_data[188:184], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_12z } / { 1'h1, celloutsig_1_14z[6:0], celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_12z = celloutsig_1_8z[11:0] === { celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_3z = { in_data[142], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } <= { in_data[180:177], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_11z = celloutsig_1_7z[3:1] <= in_data[152:150];
  assign celloutsig_1_13z = { celloutsig_1_8z[10:5], celloutsig_1_11z, celloutsig_1_7z } <= { celloutsig_1_7z[10:6], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_1_1z = { in_data[137:109], celloutsig_1_0z } && in_data[172:143];
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z } && { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_4z = - { in_data[115:114], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_5z = - in_data[160:156];
  assign celloutsig_0_1z = - in_data[25:13];
  assign celloutsig_1_15z = - celloutsig_1_7z[12:2];
  assign celloutsig_0_3z = { celloutsig_0_1z[8:2], celloutsig_0_2z } !== celloutsig_0_0z[10:3];
  assign celloutsig_1_2z = in_data[150] & in_data[114];
  assign celloutsig_0_2z = in_data[68] & celloutsig_0_0z[13];
  assign celloutsig_1_18z = { celloutsig_1_4z[3:2], celloutsig_1_3z } >> celloutsig_1_15z[4:2];
  assign celloutsig_1_8z = { in_data[135:133], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z } << { in_data[121:112], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_10z = celloutsig_1_8z[8:2] <<< in_data[190:184];
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 14'h0000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_0z = in_data[80:67];
  always_latch
    if (clkin_data[32]) celloutsig_0_4z = 6'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_4z = { celloutsig_0_1z[9:8], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_7z = 13'h0000;
    else if (clkin_data[0]) celloutsig_1_7z = { in_data[139:129], celloutsig_1_2z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_14z = 11'h000;
    else if (!clkin_data[0]) celloutsig_1_14z = { in_data[103], celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_11z };
  assign { out_data[130:128], out_data[110:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_4z };
endmodule
