# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile D:/Obsi/verilogg/dataflow/comparator/comparator.mpf
# Loading project comparator
vsim -debugDB comparator_3bit_dut
# vsim -debugDB comparator_3bit_dut 
# Start time: 12:38:24 on Feb 21,2023
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.comparator_3bit_dut(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# End time: 13:25:10 on Feb 21,2023, Elapsed time: 0:46:46
# Errors: 0, Warnings: 2
