m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/all/3rdyear/term1/High level Design/VHDL_Code/TEST_RAM/simulation/qsim
Etest_ram
Z1 w1693062127
Z2 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z3 DPx11 fiftyfivenm 21 fiftyfivenm_atom_pack 0 22 OTUTkBjTeYVegmIWhVi3N0
Z4 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z7 DPx11 fiftyfivenm 22 fiftyfivenm_components 0 22 C5K^h=:j[4HI?HO^UkN3:2
!i122 12
R0
Z8 8TEST_RAM.vho
Z9 FTEST_RAM.vho
l0
L35 1
VFiT`ml1al_N]42EkXjz143
!s100 nDe=^^Ee^M5KaCGXBX@LL0
Z10 OV;C;2020.1;71
32
Z11 !s110 1693062128
!i10b 1
Z12 !s108 1693062128.000000
Z13 !s90 -work|work|TEST_RAM.vho|
Z14 !s107 TEST_RAM.vho|
!i113 1
Z15 o-work work
Z16 tExplicit 1 CvgOpt 0
Astructure
R2
R3
R4
R5
R6
R7
DEx4 work 8 test_ram 0 22 FiT`ml1al_N]42EkXjz143
!i122 12
l112
L46 678
VC4K;CbbKZ0g3Ff5:nT:o;3
!s100 TSjf3FAf=8]Q[ileFWMAJ0
R10
32
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Etest_ram_vhd_vec_tst
Z17 w1693062126
R5
R6
!i122 13
R0
Z18 8Waveform1.vwf.vht
Z19 FWaveform1.vwf.vht
l0
L32 1
V5O:AWE]PBc:KBzBAd]KIY2
!s100 g4dU=_=7cKcBA]5^Ib3Z`3
R10
32
R11
!i10b 1
R12
Z20 !s90 -work|work|Waveform1.vwf.vht|
Z21 !s107 Waveform1.vwf.vht|
!i113 1
R15
R16
Atest_ram_arch
R5
R6
Z22 DEx4 work 20 test_ram_vhd_vec_tst 0 22 5O:AWE]PBc:KBzBAd]KIY2
!i122 13
l53
L34 282
Vf@f:nB<17akS33Zflg@dA0
!s100 TEkgzi<a86HUj;N[lRY3^0
R10
32
R11
!i10b 1
R12
R20
R21
!i113 1
R15
R16
