
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'yz2797' on host 'en-ec-ecelinux-08.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.92.1.el7.x86_64) on Thu Dec 07 00:59:13 EST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/yz2797/ECE-6775-Final/ecelinux'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/yz2797/ECE-6775-Final/ecelinux/mm.prj'.
INFO: [HLS 200-10] Adding design file 'mm_mult.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'mm_mult_testbench.cc' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory `/home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1/csim/build'
   Compiling ../../../../mm_mult_testbench.cc in release mode
   Compiling ../../../../mm_mult.cc in release mode
   Generating csim.exe
make[1]: Leaving directory `/home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1/csim/build'
4 15 10 12 15 9 0 15 
4 13 6 10 15 8 14 11 
5 9 6 14 9 11 10 4 
14 3 12 1 15 7 4 6 
0 4 6 3 2 13 7 10 
10 4 14 3 0 11 10 2 
7 7 8 11 0 8 2 1 
14 11 7 1 8 12 14 1 
1 12 8 7 8 5 9 11 
15 0 6 11 13 3 12 2 
3 11 5 8 15 14 9 8 
3 12 7 4 3 10 1 8 
1 14 9 0 10 9 15 10 
13 9 6 11 0 9 11 2 
1 14 4 15 13 2 8 1 
3 14 2 2 7 10 6 3 
received
0, 0, 472, expected = 472
0, 1, 803, expected = 803
0, 2, 475, expected = 475
0, 3, 450, expected = 450
0, 4, 668, expected = 668
0, 5, 691, expected = 691
0, 6, 732, expected = 732
0, 7, 463, expected = 463
1, 0, 413, expected = 413
1, 1, 866, expected = 866
1, 2, 471, expected = 471
1, 3, 579, expected = 579
1, 4, 730, expected = 730
1, 5, 588, expected = 588
1, 6, 747, expected = 747
1, 7, 411, expected = 411
2, 0, 374, expected = 374
2, 1, 715, expected = 715
2, 2, 417, expected = 417
2, 3, 517, expected = 517
2, 4, 537, expected = 537
2, 5, 516, expected = 516
2, 6, 581, expected = 581
2, 7, 367, expected = 367
3, 0, 226, expected = 226
3, 1, 725, expected = 725
3, 2, 402, expected = 402
3, 3, 380, expected = 380
3, 4, 578, expected = 578
3, 5, 523, expected = 523
3, 6, 641, expected = 641
3, 7, 450, expected = 450
4, 0, 295, expected = 295
4, 1, 485, expected = 485
4, 2, 219, expected = 219
4, 3, 372, expected = 372
4, 4, 332, expected = 332
4, 5, 375, expected = 375
4, 6, 394, expected = 394
4, 7, 163, expected = 163
5, 0, 280, expected = 280
5, 1, 577, expected = 577
5, 2, 305, expected = 305
5, 3, 513, expected = 513
5, 4, 495, expected = 495
5, 5, 427, expected = 427
5, 6, 480, expected = 480
5, 7, 292, expected = 292
6, 0, 278, expected = 278
6, 1, 418, expected = 418
6, 2, 273, expected = 273
6, 3, 354, expected = 354
6, 4, 333, expected = 333
6, 5, 364, expected = 364
6, 6, 340, expected = 340
6, 7, 264, expected = 264
7, 0, 384, expected = 384
7, 1, 687, expected = 687
7, 2, 422, expected = 422
7, 3, 623, expected = 623
7, 4, 632, expected = 632
7, 5, 429, expected = 429
7, 6, 692, expected = 692
7, 7, 361, expected = 361
passed
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mm_mult.cc' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: mm_mult.cc:66:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: mm_mult.cc:76:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file mm_mult.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 11168 ; free virtual = 24591
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 11168 ; free virtual = 24591
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 11164 ; free virtual = 24587
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 11161 ; free virtual = 24585
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (mm_mult.cc:106) in function 'mm_mult_tiling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (mm_mult.cc:109) in function 'mm_mult_tiling' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'A.a' (mm_mult.cc:139) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.b' (mm_mult.cc:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Out.out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Out.out'  in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'mm_mult_tiling' (mm_mult.cc:96)...13 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 11135 ; free virtual = 24560
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (mm_mult.cc:105:27) in function 'mm_mult_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (mm_mult.cc:104:24) in function 'mm_mult_tiling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (mm_mult.cc:103:17) in function 'mm_mult_tiling'.
INFO: [HLS 200-472] Inferring partial write operation for 'A.a[0]' (mm_mult.cc:150:25)
INFO: [HLS 200-472] Inferring partial write operation for 'A.a[1]' (mm_mult.cc:149:29)
INFO: [HLS 200-472] Inferring partial write operation for 'B.b[0]' (mm_mult.cc:158:29)
INFO: [HLS 200-472] Inferring partial write operation for 'B.b[0]' (mm_mult.cc:159:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1187.711 ; gain = 545.219 ; free physical = 11124 ; free virtual = 24549
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_mult_tiling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'mm_mult_tiling' consists of the following:
	'mul' operation of DSP[188] ('mul_ln110', mm_mult.cc:110) [162]  (3.36 ns)
	'add' operation of DSP[188] ('add_ln110_6', mm_mult.cc:110) [188]  (3.02 ns)
	'add' operation ('add_ln110_7', mm_mult.cc:110) [189]  (0 ns)
	'add' operation ('add_ln110_8', mm_mult.cc:110) [190]  (3.9 ns)
	'store' operation ('out1514_3_write_ln112', mm_mult.cc:112) of variable 'add_ln110_8', mm_mult.cc:110 on local variable 'out1514_3' [347]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.16 seconds; current allocated memory: 144.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 146.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 147.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 148.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_mult_tiling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dut_mul_mul_16s_16s_16_1_1' to 'dut_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mac_muladd_16s_16s_16s_16_1_1' to 'dut_mac_muladd_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_16s_1bkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_mult_tiling'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 159.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dut_mux_647_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 172.511 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 97.25 MHz
INFO: [RTMG 210-278] Implementing memory 'dut_A_a_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_B_b_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1188.711 ; gain = 546.219 ; free physical = 11077 ; free virtual = 24512
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
make[1]: Entering directory `/home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1/sim/wrapc'
   Build using "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_dut.cpp
   Compiling mm_mult.cc_pre.cc.tb.cc
   Compiling mm_mult_testbench.cc_pre.cc.tb.cc
   Generating cosim.tv.exe
make[1]: Leaving directory `/home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1/sim/wrapc'
INFO: [COSIM 212-302] Starting C TB testing ... 
4 15 10 12 15 9 0 15 
4 13 6 10 15 8 14 11 
5 9 6 14 9 11 10 4 
14 3 12 1 15 7 4 6 
0 4 6 3 2 13 7 10 
10 4 14 3 0 11 10 2 
7 7 8 11 0 8 2 1 
14 11 7 1 8 12 14 1 
1 12 8 7 8 5 9 11 
15 0 6 11 13 3 12 2 
3 11 5 8 15 14 9 8 
3 12 7 4 3 10 1 8 
1 14 9 0 10 9 15 10 
13 9 6 11 0 9 11 2 
1 14 4 15 13 2 8 1 
3 14 2 2 7 10 6 3 
received
0, 0, 472, expected = 472
0, 1, 803, expected = 803
0, 2, 475, expected = 475
0, 3, 450, expected = 450
0, 4, 668, expected = 668
0, 5, 691, expected = 691
0, 6, 732, expected = 732
0, 7, 463, expected = 463
1, 0, 413, expected = 413
1, 1, 866, expected = 866
1, 2, 471, expected = 471
1, 3, 579, expected = 579
1, 4, 730, expected = 730
1, 5, 588, expected = 588
1, 6, 747, expected = 747
1, 7, 411, expected = 411
2, 0, 374, expected = 374
2, 1, 715, expected = 715
2, 2, 417, expected = 417
2, 3, 517, expected = 517
2, 4, 537, expected = 537
2, 5, 516, expected = 516
2, 6, 581, expected = 581
2, 7, 367, expected = 367
3, 0, 226, expected = 226
3, 1, 725, expected = 725
3, 2, 402, expected = 402
3, 3, 380, expected = 380
3, 4, 578, expected = 578
3, 5, 523, expected = 523
3, 6, 641, expected = 641
3, 7, 450, expected = 450
4, 0, 295, expected = 295
4, 1, 485, expected = 485
4, 2, 219, expected = 219
4, 3, 372, expected = 372
4, 4, 332, expected = 332
4, 5, 375, expected = 375
4, 6, 394, expected = 394
4, 7, 163, expected = 163
5, 0, 280, expected = 280
5, 1, 577, expected = 577
5, 2, 305, expected = 305
5, 3, 513, expected = 513
5, 4, 495, expected = 495
5, 5, 427, expected = 427
5, 6, 480, expected = 480
5, 7, 292, expected = 292
6, 0, 278, expected = 278
6, 1, 418, expected = 418
6, 2, 273, expected = 273
6, 3, 354, expected = 354
6, 4, 333, expected = 333
6, 5, 364, expected = 364
6, 6, 340, expected = 340
6, 7, 264, expected = 264
7, 0, 384, expected = 384
7, 1, 687, expected = 687
7, 2, 422, expected = 422
7, 3, 623, expected = 623
7, 4, 632, expected = 632
7, 5, 429, expected = 429
7, 6, 692, expected = 692
7, 7, 361, expected = 361
passed
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_dut_top glbl -prj dut.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s dut 
Multi-threading is on. Using 8 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1/sim/verilog/dut.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dut_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1/sim/verilog/AESL_autofifo_strm_in_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_strm_in_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1/sim/verilog/AESL_autofifo_strm_out_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_strm_out_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1/sim/verilog/mm_mult_tiling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mm_mult_tiling
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1/sim/verilog/dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1/sim/verilog/dut_mul_mul_16s_1bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mul_mul_16s_1bkb_DSP48_0
INFO: [VRFC 10-311] analyzing module dut_mul_mul_16s_1bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1/sim/verilog/dut_mac_muladd_16cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mac_muladd_16cud_DSP48_1
INFO: [VRFC 10-311] analyzing module dut_mac_muladd_16cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1/sim/verilog/dut_mux_647_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mux_647_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1/sim/verilog/dut_A_a_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_A_a_0_ram
INFO: [VRFC 10-311] analyzing module dut_A_a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1/sim/verilog/dut_B_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_B_b_0_ram
INFO: [VRFC 10-311] analyzing module dut_B_b_0
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dut_A_a_0_ram
Compiling module xil_defaultlib.dut_A_a_0(DataWidth=16,AddressRa...
Compiling module xil_defaultlib.dut_B_b_0_ram
Compiling module xil_defaultlib.dut_B_b_0(DataWidth=16,AddressRa...
Compiling module xil_defaultlib.dut_mul_mul_16s_1bkb_DSP48_0
Compiling module xil_defaultlib.dut_mul_mul_16s_1bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.dut_mac_muladd_16cud_DSP48_1
Compiling module xil_defaultlib.dut_mac_muladd_16cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.mm_mult_tiling
Compiling module xil_defaultlib.dut_mux_647_16_1_1(ID=1,din0_WID...
Compiling module xil_defaultlib.dut
Compiling module xil_defaultlib.AESL_autofifo_strm_in_V_V
Compiling module xil_defaultlib.AESL_autofifo_strm_out_V_V
Compiling module xil_defaultlib.apatb_dut_top
Compiling module work.glbl
Built simulation snapshot dut

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1/sim/verilog/xsim.dir/dut/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  7 01:00:14 2023...

****** xsim v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/dut/xsim_script.tcl
# xsim {dut} -autoloadwcfg -tclbatch {dut.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source dut.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "2955000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2995 ns : File "/home/yz2797/ECE-6775-Final/ecelinux/mm.prj/solution1/sim/verilog/dut.autotb.v" Line 271
## quit
INFO: [Common 17-206] Exiting xsim at Thu Dec  7 01:00:27 2023...
INFO: [COSIM 212-316] Starting C post checking ...
4 15 10 12 15 9 0 15 
4 13 6 10 15 8 14 11 
5 9 6 14 9 11 10 4 
14 3 12 1 15 7 4 6 
0 4 6 3 2 13 7 10 
10 4 14 3 0 11 10 2 
7 7 8 11 0 8 2 1 
14 11 7 1 8 12 14 1 
1 12 8 7 8 5 9 11 
15 0 6 11 13 3 12 2 
3 11 5 8 15 14 9 8 
3 12 7 4 3 10 1 8 
1 14 9 0 10 9 15 10 
13 9 6 11 0 9 11 2 
1 14 4 15 13 2 8 1 
3 14 2 2 7 10 6 3 
0, 0, 472, expected = 472
0, 1, 803, expected = 803
0, 2, 475, expected = 475
0, 3, 450, expected = 450
0, 4, 668, expected = 668
0, 5, 691, expected = 691
0, 6, 732, expected = 732
0, 7, 463, expected = 463
1, 0, 413, expected = 413
1, 1, 866, expected = 866
1, 2, 471, expected = 471
1, 3, 579, expected = 579
1, 4, 730, expected = 730
1, 5, 588, expected = 588
1, 6, 747, expected = 747
1, 7, 411, expected = 411
2, 0, 374, expected = 374
2, 1, 715, expected = 715
2, 2, 417, expected = 417
2, 3, 517, expected = 517
2, 4, 537, expected = 537
2, 5, 516, expected = 516
2, 6, 581, expected = 581
2, 7, 367, expected = 367
3, 0, 226, expected = 226
3, 1, 725, expected = 725
3, 2, 402, expected = 402
3, 3, 380, expected = 380
3, 4, 578, expected = 578
3, 5, 523, expected = 523
3, 6, 641, expected = 641
3, 7, 450, expected = 450
4, 0, 295, expected = 295
4, 1, 485, expected = 485
4, 2, 219, expected = 219
4, 3, 372, expected = 372
4, 4, 332, expected = 332
4, 5, 375, expected = 375
4, 6, 394, expected = 394
4, 7, 163, expected = 163
5, 0, 280, expected = 280
5, 1, 577, expected = 577
5, 2, 305, expected = 305
5, 3, 513, expected = 513
5, 4, 495, expected = 495
5, 5, 427, expected = 427
5, 6, 480, expected = 480
5, 7, 292, expected = 292
6, 0, 278, expected = 278
6, 1, 418, expected = 418
6, 2, 273, expected = 273
6, 3, 354, expected = 354
6, 4, 333, expected = 333
6, 5, 364, expected = 364
6, 6, 340, expected = 340
6, 7, 264, expected = 264
7, 0, 384, expected = 384
7, 1, 687, expected = 687
7, 2, 422, expected = 422
7, 3, 623, expected = 623
7, 4, 632, expected = 632
7, 5, 429, expected = 429
7, 6, 692, expected = 692
7, 7, 361, expected = 361
passed
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total elapsed time: 74.91 seconds; peak allocated memory: 172.511 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Dec  7 01:00:28 2023...
