m255
K3
13
cModel Technology
Z0 dZ:\workspace\mestrado\sistemasVLSI\projeto_final\MonocycleMIPS
Ebregmips
Z1 w1363297015
Z2 DPx4 work 17 project_constants 0 22 2>4<;>RjG^>dgmPRDdFOB0
Z3 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dZ:\workspace\mestrado\sistemasVLSI\projeto_final\MonocycleMIPS
Z7 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/bregMIPS.vhd
Z8 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/bregMIPS.vhd
l0
L11
VbI1_QnQ9`3M:LSES3:?G>3
Z9 OV;C;10.1b;51
31
Z10 !s108 1363297220.254000
Z11 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/bregMIPS.vhd|
Z12 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/bregMIPS.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
!s100 YUPZKgdd>z63c8]@o<4KT1
!i10b 1
Amain
R2
R3
R4
R5
Z15 DEx4 work 8 bregmips 0 22 bI1_QnQ9`3M:LSES3:?G>3
l29
L25
V?hIN=d30@YnBM4TAoY>BJ2
R9
31
R10
R11
R12
R13
R14
!s100 b`YhYP;4]eRjmI6D5C?JI1
!i10b 1
Econtrol_unit
Z16 w1363297023
R2
R4
R5
R6
Z17 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/control_unit.vhd
Z18 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/control_unit.vhd
l0
L5
Vf4JPQ9;5I[hRk_ac];3:e2
R9
31
Z19 !s108 1363297221.020000
Z20 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/control_unit.vhd|
Z21 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/control_unit.vhd|
R13
R14
!s100 2@zBSFde9n_:lAmM@nX?B3
!i10b 1
Amain
R2
R4
R5
Z22 DEx4 work 12 control_unit 0 22 f4JPQ9;5I[hRk_ac];3:e2
l21
L20
VbXMHhIDA<?^TB]j[]WM^e0
R9
31
R19
R20
R21
R13
R14
!s100 T85zK0gP]z6CFB10I@cLg0
!i10b 1
Egeneric_5_bit_mux
Z23 w1363297031
R2
R4
R5
R6
Z24 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/generic_5_bit_mux.vhd
Z25 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/generic_5_bit_mux.vhd
l0
L7
VYCWdmX<dI`44CXGa]GVzJ1
R9
31
Z26 !s108 1363297221.239000
Z27 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/generic_5_bit_mux.vhd|
Z28 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/generic_5_bit_mux.vhd|
R13
R14
!s100 ]4YR0mPY>D[BbXbRh0@jg3
!i10b 1
Amain
R2
R4
R5
DEx4 work 17 generic_5_bit_mux 0 22 YCWdmX<dI`44CXGa]GVzJ1
l17
L16
VXNL9kkmJN0P`k6=hB[FEA1
R9
31
R26
R27
R28
R13
R14
!s100 =WEa>l>dR[:hdWVAniN3@3
!i10b 1
Einstruction_memory
Z29 w1363297205
R2
R3
R4
R5
R6
Z30 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/instruction_memory.vhd
Z31 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/instruction_memory.vhd
l0
L12
V^JOWE7g`JQ@QS^JjL0kc^1
R9
31
Z32 !s108 1363297219.989000
Z33 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/instruction_memory.vhd|
Z34 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/instruction_memory.vhd|
R13
R14
!s100 PICP;nSbaCYjQ62amQ4`n1
!i10b 1
Amain
R2
R3
R4
R5
Z35 DEx4 work 18 instruction_memory 0 22 ^JOWE7g`JQ@QS^JjL0kc^1
l51
L29
V@:hQlY=XLjkz80i2JMZ2E1
R9
31
R32
R33
R34
R13
R14
!s100 Z66K1e3Kd@0X^Bl<6X0UU2
!i10b 1
Emips_unicycle
Z36 w1363296613
R2
R4
R5
R6
Z37 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/mips_unicycle.vhd
Z38 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/mips_unicycle.vhd
l0
L6
V=?APcReZ_dMgl>?R`]<Xd0
R9
31
Z39 !s108 1363297221.489000
Z40 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/mips_unicycle.vhd|
Z41 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/mips_unicycle.vhd|
R13
R14
!s100 5:9mnkf9FSlkh>L2YUEZ=1
!i10b 1
Amain
Z42 DEx4 work 10 simple_ram 0 22 CAT1hnh:3:IXPZJB=lJGZ0
Z43 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z44 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z45 DEx4 work 7 ulamips 0 22 I^=UKZh:jCF`X<8Q[:H871
R15
R22
R3
R35
R2
R4
R5
DEx4 work 13 mips_unicycle 0 22 =?APcReZ_dMgl>?R`]<Xd0
l60
L17
VYQo:@HmHE@Kh4lK1=h5Un3
R9
31
R39
R40
R41
R13
R14
!s100 fHnBMA_Zz>hDIX4j_0VjC0
!i10b 1
Pproject_constants
R4
R5
w1363295620
R6
8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/project_constants.vhd
FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/project_constants.vhd
l0
L8
V2>4<;>RjG^>dgmPRDdFOB0
R9
31
R13
R14
!s100 Vf5c6Yn07mPN@hE]dB5^d1
!i10b 1
!s108 1363297219.754000
!s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/project_constants.vhd|
!s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/project_constants.vhd|
Esimple_ram
Z46 w1363297050
R4
R5
R6
Z47 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/simple_ram.vhd
Z48 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/simple_ram.vhd
l0
L7
VCAT1hnh:3:IXPZJB=lJGZ0
R9
31
Z49 !s108 1363297220.770000
Z50 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/simple_ram.vhd|
Z51 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/simple_ram.vhd|
R13
R14
!s100 hijFBOKlCU_5H92K]D@G21
!i10b 1
Amain
R4
R5
R42
l38
L26
VLTGd3i]Whab6mmNWEn57D3
R9
31
R49
R50
R51
R13
R14
!s100 ]m8`<TWaP_5<UWA^Q31Nc0
!i10b 1
Etop_tb
Z52 w1363296867
R4
R5
R6
Z53 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/testbenches/top_tb.vhd
Z54 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/testbenches/top_tb.vhd
l0
L4
VIZTNl2155Y_88a0E[Rd@]1
!s100 NQaI?Oaj>FGFghX]h^Lcl0
R9
31
!i10b 1
Z55 !s108 1363297222.098000
Z56 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/testbenches/top_tb.vhd|
Z57 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/testbenches/top_tb.vhd|
R13
R14
Abehaviour
R4
R5
DEx4 work 6 top_tb 0 22 IZTNl2155Y_88a0E[Rd@]1
l17
L7
V;STjU9en?B7D?oa4MXdkP0
!s100 l=le_hognNlm=bkGIzaFA3
R9
31
!i10b 1
R55
R56
R57
R13
R14
Eulamips
Z58 w1363297058
R2
R43
R44
R4
R5
R6
Z59 8Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/ulaMIPS.vhd
Z60 FZ:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/ulaMIPS.vhd
l0
L8
VI^=UKZh:jCF`X<8Q[:H871
R9
31
Z61 !s108 1363297220.520000
Z62 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/ulaMIPS.vhd|
Z63 !s107 Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/ulaMIPS.vhd|
R13
R14
!s100 39]fAR9QnmIQ@HL?OLFoJ3
!i10b 1
Amain
R2
R43
R44
R4
R5
R45
l20
L18
VRF;>LdVemh3fKP^EVXdOO3
R9
31
R61
R62
R63
R13
R14
!s100 IaDng>KRP4<LmB@EW3KN<0
!i10b 1
