[
  {
    "name": "吳昭正",
    "email": "ccwu@ntut.edu.tw",
    "latestUpdate": "2024-08-26 14:53:40",
    "objective": "布林代數與邏輯閘，組合邏輯，算術演算邏輯，同步循序邏輯，演繹狀態機，非同步循序邏輯。",
    "schedule": "Week 1(9/9、10). Introduction \nWeek 2(9/16、17). Number systems、Holiday\nWeek 3(9/23、24). Boolean Algebra (I) \nWeek 4(9/30、10/1). Boolean Algebra (II) & Applications of Boolean algebra minterm and maxterm expansions (I)\nWeek 5(10/7、8). Holiday; Applications of Boolean algebra minterm and maxterm expansions (II)\nWeek 6(10/14、15). Karnaugh Maps (I)\nWeek 7(10/21、22). Karnaugh Maps (II)\nWeek 8(10/28、29). Quine-McClusky Method \nWeek 9(11/4、5). Midterm Exam\nWeek 10(11/11、12). Multi-Level Gate Circuits NAND and NOR Gates\nWeek 11(11/18、19). Combinational Circuit Design and Simulation Using Gates\nWeek 12(11/25、26). Multiplexers, Decoders, and Programmable Logic Devices (I)\nWeek 13(12/2、3). Multiplexers, Decoders, and Programmable Logic Devices (II)\nWeek 14(12/9、10). Latches and Flip-Flops (I)\nWeek 15(12/16、17). Latches and Flip-Flops (II)\nWeek 16(12/23、24). Registers and Counters (I)\nWeek 17(12/30、31). Registers and Counters (II)\nWeek 18(1/6、7). Final Exam",
    "scorePolicy": "Homework exams 30%\nMidterm 30%\nFinal 30%\nAttendance 10%\nClass Participation 10%",
    "materials": "Fundamentals of Logic Design Enhanced, 7th Edition, by Charles H. Roth, Jr. , Larry L. Kinney , Eugene B. John, Pearson FT Press, 2020",
    "consultation": "約課後時間進行諮詢",
    "課程對應SDGs指標": "無（None）",
    "remarks": "",
    "foreignLanguageTextbooks": true
  }
]
