// Seed: 1437255299
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input tri id_2,
    output tri1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    output uwire id_6,
    output supply1 id_7
);
  id_9(
      .id_0(1 | id_3)
  );
  assign id_6 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    output wand  id_2,
    input  wor   id_3,
    output wand  id_4,
    input  uwire id_5,
    output wire  id_6,
    input  uwire id_7,
    input  wor   id_8,
    input  wire  id_9
);
  tri0 id_11 = 1;
  wire id_12;
  wire id_13;
  module_0(
      id_0, id_6, id_8, id_4, id_8, id_9, id_4, id_6
  );
endmodule
