#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xdb3140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xdbf6b0 .scope module, "tb" "tb" 3 62;
 .timescale -12 -12;
L_0xdb8630 .functor NOT 1, L_0xdf7050, C4<0>, C4<0>, C4<0>;
L_0xdf6db0 .functor XOR 1, L_0xdf6be0, L_0xdf6d10, C4<0>, C4<0>;
L_0xdf6f40 .functor XOR 1, L_0xdf6db0, L_0xdf6e70, C4<0>, C4<0>;
v0xdf5610_0 .net *"_ivl_10", 0 0, L_0xdf6e70;  1 drivers
v0xdf5710_0 .net *"_ivl_12", 0 0, L_0xdf6f40;  1 drivers
v0xdf57f0_0 .net *"_ivl_2", 0 0, L_0xdf6b40;  1 drivers
v0xdf58b0_0 .net *"_ivl_4", 0 0, L_0xdf6be0;  1 drivers
v0xdf5990_0 .net *"_ivl_6", 0 0, L_0xdf6d10;  1 drivers
v0xdf5ac0_0 .net *"_ivl_8", 0 0, L_0xdf6db0;  1 drivers
v0xdf5ba0_0 .var "clk", 0 0;
v0xdf5c40_0 .var/2u "stats1", 159 0;
v0xdf5d20_0 .var/2u "strobe", 0 0;
v0xdf5e70_0 .net "tb_match", 0 0, L_0xdf7050;  1 drivers
v0xdf5f30_0 .net "tb_mismatch", 0 0, L_0xdb8630;  1 drivers
v0xdf5ff0_0 .net "wavedrom_enable", 0 0, v0xdb8d20_0;  1 drivers
v0xdf6090_0 .net "wavedrom_title", 511 0, v0xdf43e0_0;  1 drivers
v0xdf6130_0 .net "x", 0 0, v0xdf44a0_0;  1 drivers
v0xdf61d0_0 .net "z_dut", 0 0, L_0xdf6a30;  1 drivers
v0xdf6270_0 .net "z_ref", 0 0, L_0xdf63a0;  1 drivers
L_0xdf6b40 .concat [ 1 0 0 0], L_0xdf63a0;
L_0xdf6be0 .concat [ 1 0 0 0], L_0xdf63a0;
L_0xdf6d10 .concat [ 1 0 0 0], L_0xdf6a30;
L_0xdf6e70 .concat [ 1 0 0 0], L_0xdf63a0;
L_0xdf7050 .cmp/eeq 1, L_0xdf6b40, L_0xdf6f40;
S_0xdbc6f0 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0xdbf6b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v0xdb7b80_0 .net "clk", 0 0, v0xdf5ba0_0;  1 drivers
v0xdb7e70_0 .var "s", 2 0;
v0xdb8160_0 .net "x", 0 0, v0xdf44a0_0;  alias, 1 drivers
v0xdb8450_0 .net "z", 0 0, L_0xdf63a0;  alias, 1 drivers
E_0xdc7460 .event posedge, v0xdb7b80_0;
L_0xdf63a0 .reduce/nor v0xdb7e70_0;
S_0xdf3d60 .scope module, "stim1" "stimulus_gen" 3 97, 3 21 0, S_0xdbf6b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0xdb8a30_0 .net "clk", 0 0, v0xdf5ba0_0;  alias, 1 drivers
v0xdb8d20_0 .var "wavedrom_enable", 0 0;
v0xdf43e0_0 .var "wavedrom_title", 511 0;
v0xdf44a0_0 .var "x", 0 0;
E_0xdc6e60/0 .event negedge, v0xdb7b80_0;
E_0xdc6e60/1 .event posedge, v0xdb7b80_0;
E_0xdc6e60 .event/or E_0xdc6e60/0, E_0xdc6e60/1;
E_0xdc7080 .event negedge, v0xdb7b80_0;
S_0xdf3f80 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0xdf3d60;
 .timescale -12 -12;
v0xdb8740_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xdf41e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0xdf3d60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xdf45d0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xdbf6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
L_0xdb8920 .functor NOT 1, v0xdf4c60_0, C4<0>, C4<0>, C4<0>;
L_0xdb8c10 .functor NOT 1, v0xdf4de0_0, C4<0>, C4<0>, C4<0>;
L_0xdcdb40 .functor NOT 1, v0xdf4ff0_0, C4<0>, C4<0>, C4<0>;
L_0xdc0990 .functor XOR 1, v0xdf44a0_0, v0xdf4c60_0, C4<0>, C4<0>;
L_0xdf6650 .functor AND 1, v0xdf44a0_0, L_0xdb8c10, C4<1>, C4<1>;
L_0xdf6710 .functor OR 1, v0xdf44a0_0, L_0xdcdb40, C4<0>, C4<0>;
L_0xdf6810 .functor XOR 1, v0xdf4c60_0, v0xdf4de0_0, C4<0>, C4<0>;
L_0xdf68d0 .functor XOR 1, L_0xdf6810, v0xdf4ff0_0, C4<0>, C4<0>;
L_0xdf6a30 .functor NOT 1, L_0xdf68d0, C4<0>, C4<0>, C4<0>;
v0xdf47b0_0 .net *"_ivl_12", 0 0, L_0xdf6810;  1 drivers
v0xdf48b0_0 .net *"_ivl_14", 0 0, L_0xdf68d0;  1 drivers
v0xdf4990_0 .net "and_out", 0 0, L_0xdf6650;  1 drivers
v0xdf4a60_0 .net "clk", 0 0, v0xdf5ba0_0;  alias, 1 drivers
v0xdf4b50_0 .net "or_out", 0 0, L_0xdf6710;  1 drivers
v0xdf4c60_0 .var "q1", 0 0;
v0xdf4d20_0 .net "q1_bar", 0 0, L_0xdb8920;  1 drivers
v0xdf4de0_0 .var "q2", 0 0;
v0xdf4ea0_0 .net "q2_bar", 0 0, L_0xdb8c10;  1 drivers
v0xdf4ff0_0 .var "q3", 0 0;
v0xdf50b0_0 .net "q3_bar", 0 0, L_0xdcdb40;  1 drivers
v0xdf5170_0 .net "x", 0 0, v0xdf44a0_0;  alias, 1 drivers
v0xdf5210_0 .net "xor_out", 0 0, L_0xdc0990;  1 drivers
v0xdf52d0_0 .net "z", 0 0, L_0xdf6a30;  alias, 1 drivers
S_0xdf5410 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xdbf6b0;
 .timescale -12 -12;
E_0xdb09f0 .event anyedge, v0xdf5d20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xdf5d20_0;
    %nor/r;
    %assign/vec4 v0xdf5d20_0, 0;
    %wait E_0xdb09f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xdf3d60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf44a0_0, 0;
    %wait E_0xdc7080;
    %wait E_0xdc7460;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf44a0_0, 0;
    %wait E_0xdc7460;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf44a0_0, 0;
    %wait E_0xdc7460;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf44a0_0, 0;
    %wait E_0xdc7460;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf44a0_0, 0;
    %wait E_0xdc7460;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdf44a0_0, 0;
    %wait E_0xdc7460;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdf44a0_0, 0;
    %wait E_0xdc7460;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdf44a0_0, 0;
    %wait E_0xdc7460;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdf44a0_0, 0;
    %wait E_0xdc7080;
    %fork TD_tb.stim1.wavedrom_stop, S_0xdf41e0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdc6e60;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xdf44a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xdbc6f0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xdb7e70_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_0xdbc6f0;
T_5 ;
    %wait E_0xdc7460;
    %load/vec4 v0xdb7e70_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xdb8160_0;
    %xor;
    %load/vec4 v0xdb7e70_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0xdb8160_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xdb7e70_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0xdb8160_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xdb7e70_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0xdf45d0;
T_6 ;
    %wait E_0xdc7460;
    %load/vec4 v0xdf5210_0;
    %assign/vec4 v0xdf4c60_0, 0;
    %load/vec4 v0xdf4990_0;
    %assign/vec4 v0xdf4de0_0, 0;
    %load/vec4 v0xdf4b50_0;
    %assign/vec4 v0xdf4ff0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0xdbf6b0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdf5ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdf5d20_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xdbf6b0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xdf5ba0_0;
    %inv;
    %store/vec4 v0xdf5ba0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xdbf6b0;
T_9 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0xdb8a30_0, v0xdf5f30_0, v0xdf5ba0_0, v0xdf6130_0, v0xdf6270_0, v0xdf61d0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xdbf6b0;
T_10 ;
    %load/vec4 v0xdf5c40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xdf5c40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xdf5c40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0xdf5c40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdf5c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xdf5c40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdf5c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xdbf6b0;
T_11 ;
    %wait E_0xdc6e60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdf5c40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdf5c40_0, 4, 32;
    %load/vec4 v0xdf5e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xdf5c40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdf5c40_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdf5c40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdf5c40_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xdf6270_0;
    %load/vec4 v0xdf6270_0;
    %load/vec4 v0xdf61d0_0;
    %xor;
    %load/vec4 v0xdf6270_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xdf5c40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdf5c40_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xdf5c40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdf5c40_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q4/ece241_2014_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth0/human/ece241_2014_q4/iter0/response4/top_module.sv";
