// Seed: 1657784636
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout supply1 id_3;
  inout wire id_2;
  inout wire id_1;
  generate
    begin : LABEL_0
      wire id_7, id_8;
      assign id_3 = id_1 == 1;
    end
    wire id_9;
    wire [1 : 1] id_10;
  endgenerate
  assign module_1.id_11 = 0;
  id_11(
      !1'b0, id_5
  );
  wire id_12;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1
    , id_33,
    input wor id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wire id_8,
    output tri1 id_9,
    input tri0 id_10,
    output tri1 id_11,
    output supply0 id_12,
    input uwire id_13,
    input tri id_14,
    input wor id_15,
    output supply1 id_16,
    output supply1 id_17
    , id_34,
    input wire id_18,
    input uwire id_19,
    output tri id_20,
    input wand id_21,
    output tri1 id_22,
    input supply0 id_23,
    input supply1 id_24,
    input supply0 id_25,
    input wand id_26,
    output tri1 id_27,
    output tri0 id_28,
    input tri id_29,
    output tri id_30,
    input supply0 id_31
);
  assign id_27 = 1 & -1;
  module_0 modCall_1 (
      id_33,
      id_33,
      id_33,
      id_33,
      id_34,
      id_33
  );
  parameter id_35 = 1;
endmodule : SymbolIdentifier
