{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565819590790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565819590791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 18:53:10 2019 " "Processing started: Wed Aug 14 18:53:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565819590791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819590791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED " "Command: quartus_map --read_settings_files=on --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819590791 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565819591654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565819591655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL_Blink_LED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RTL_Blink_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RTL_Blink_LED-rtl " "Found design unit 1: RTL_Blink_LED-rtl" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/RTL_Blink_LED.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608677 ""} { "Info" "ISGN_ENTITY_NAME" "1 RTL_Blink_LED " "Found entity 1: RTL_Blink_LED" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/RTL_Blink_LED.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LED_peripheral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LED_peripheral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_peripheral-ledphr " "Found design unit 1: LED_peripheral-ledphr" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/LED_peripheral.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608685 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_peripheral " "Found entity 1: LED_peripheral" {  } { { "LED_peripheral.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/LED_peripheral.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/conversorHex7Seg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608697 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/niosHello.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/niosHello.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello " "Found entity 1: niosHello" {  } { { "niosHello/synthesis/niosHello.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/niosHello.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosHello/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosHello/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_irq_mapper " "Found entity 1: niosHello_irq_mapper" {  } { { "niosHello/synthesis/submodules/niosHello_irq_mapper.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0 " "Found entity 1: niosHello_mm_interconnect_0" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosHello_mm_interconnect_0_avalon_st_adapter" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosHello_mm_interconnect_0_rsp_mux_001" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608777 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_rsp_mux " "Found entity 1: niosHello_mm_interconnect_0_rsp_mux" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_rsp_demux " "Found entity 1: niosHello_mm_interconnect_0_rsp_demux" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_cmd_mux_001 " "Found entity 1: niosHello_mm_interconnect_0_cmd_mux_001" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_cmd_mux " "Found entity 1: niosHello_mm_interconnect_0_cmd_mux" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosHello_mm_interconnect_0_cmd_demux_001" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_cmd_demux " "Found entity 1: niosHello_mm_interconnect_0_cmd_demux" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565819608798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565819608798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_router_003_default_decode " "Found entity 1: niosHello_mm_interconnect_0_router_003_default_decode" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608799 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_mm_interconnect_0_router_003 " "Found entity 2: niosHello_mm_interconnect_0_router_003" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565819608803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565819608803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosHello_mm_interconnect_0_router_002_default_decode" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608804 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_mm_interconnect_0_router_002 " "Found entity 2: niosHello_mm_interconnect_0_router_002" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565819608807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565819608808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosHello_mm_interconnect_0_router_001_default_decode" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608808 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_mm_interconnect_0_router_001 " "Found entity 2: niosHello_mm_interconnect_0_router_001" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosHello_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565819608809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosHello_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosHello_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565819608809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_mm_interconnect_0_router_default_decode " "Found entity 1: niosHello_mm_interconnect_0_router_default_decode" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608809 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_mm_interconnect_0_router " "Found entity 2: niosHello_mm_interconnect_0_router" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosHello/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niosHello/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosHello/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niosHello/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_pio_0 " "Found entity 1: niosHello_pio_0" {  } { { "niosHello/synthesis/submodules/niosHello_pio_0.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_onchip_memory2_0 " "Found entity 1: niosHello_onchip_memory2_0" {  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0 " "Found entity 1: niosHello_nios2_gen2_0" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: niosHello_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: niosHello_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: niosHello_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosHello_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: niosHello_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosHello_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: niosHello_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosHello_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: niosHello_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosHello_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: niosHello_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosHello_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: niosHello_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosHello_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: niosHello_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosHello_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: niosHello_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosHello_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: niosHello_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosHello_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: niosHello_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosHello_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: niosHello_nios2_gen2_0_cpu_nios2_oci" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosHello_nios2_gen2_0_cpu " "Found entity 21: niosHello_nios2_gen2_0_cpu" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: niosHello_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_test_bench " "Found entity 1: niosHello_nios2_gen2_0_cpu_test_bench" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: niosHello_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosHello_jtag_uart_0_sim_scfifo_w " "Found entity 1: niosHello_jtag_uart_0_sim_scfifo_w" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608886 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosHello_jtag_uart_0_scfifo_w " "Found entity 2: niosHello_jtag_uart_0_scfifo_w" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608886 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosHello_jtag_uart_0_sim_scfifo_r " "Found entity 3: niosHello_jtag_uart_0_sim_scfifo_r" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608886 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosHello_jtag_uart_0_scfifo_r " "Found entity 4: niosHello_jtag_uart_0_scfifo_r" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608886 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosHello_jtag_uart_0 " "Found entity 5: niosHello_jtag_uart_0" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819608886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819608886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RTL_Blink_LED " "Elaborating entity \"RTL_Blink_LED\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565819609153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello niosHello:u0 " "Elaborating entity \"niosHello\" for hierarchy \"niosHello:u0\"" {  } { { "RTL_Blink_LED.vhd" "u0" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/RTL_Blink_LED.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819609317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_jtag_uart_0 niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"niosHello_jtag_uart_0\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\"" {  } { { "niosHello/synthesis/niosHello.v" "jtag_uart_0" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/niosHello.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819609346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_jtag_uart_0_scfifo_w niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w " "Elaborating entity \"niosHello_jtag_uart_0_scfifo_w\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "the_niosHello_jtag_uart_0_scfifo_w" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819609358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "wfifo" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819610199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819610205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819610205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819610205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819610205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819610205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819610205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819610205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819610205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819610205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819610205 ""}  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565819610205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819610306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819610306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/leonardo/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819610307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819610329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819610329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819610330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819610335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819610335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819610336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819610399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819610399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819610399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819610540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819610540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819610541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819610589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819610589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_w:the_niosHello_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819610589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_jtag_uart_0_scfifo_r niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_r:the_niosHello_jtag_uart_0_scfifo_r " "Elaborating entity \"niosHello_jtag_uart_0_scfifo_r\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|niosHello_jtag_uart_0_scfifo_r:the_niosHello_jtag_uart_0_scfifo_r\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "the_niosHello_jtag_uart_0_scfifo_r" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819610598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "niosHello_jtag_uart_0_alt_jtag_atlantic" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819611009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819611047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611047 ""}  } { { "niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565819611047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/leonardo/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819611300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosHello:u0\|niosHello_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosHello_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/leonardo/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819611550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"niosHello_nios2_gen2_0\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\"" {  } { { "niosHello/synthesis/niosHello.v" "nios2_gen2_0" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/niosHello.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819611636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu " "Elaborating entity \"niosHello_nios2_gen2_0_cpu\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" "cpu" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819611651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_test_bench niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_test_bench:the_niosHello_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_test_bench\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_test_bench:the_niosHello_nios2_gen2_0_cpu_test_bench\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_test_bench" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819611855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_register_bank_a_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_register_bank_a" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819611873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819611975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819611986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819611986 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565819611986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819612035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819612035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_a_module:niosHello_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/leonardo/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_register_bank_b_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_b_module:niosHello_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_register_bank_b_module:niosHello_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_register_bank_b" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_debug niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_debug:the_niosHello_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612135 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565819612135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_break niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_break:the_niosHello_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_break:the_niosHello_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_itrace niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode:niosHello_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosHello_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosHello_nios2_gen2_0_cpu_nios2_oci_td_mode:niosHello_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_fifo niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo\|niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_pib niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_pib:the_niosHello_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_pib:the_niosHello_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_oci_im niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_im:the_niosHello_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_oci_im:the_niosHello_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_avalon_reg niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosHello_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosHello_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_nios2_ocimem niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "niosHello_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612484 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565819612484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819612532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819612532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/leonardo/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_debug_slave_wrapper niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" "the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_debug_slave_tck niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|niosHello_nios2_gen2_0_cpu_debug_slave_tck:the_niosHello_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|niosHello_nios2_gen2_0_cpu_debug_slave_tck:the_niosHello_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosHello_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_nios2_gen2_0_cpu_debug_slave_sysclk niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|niosHello_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosHello_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"niosHello_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|niosHello_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosHello_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosHello_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "niosHello_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612762 ""}  } { { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565819612762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/leonardo/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612763 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/leonardo/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/leonardo/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosHello_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosHello_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/leonardo/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_onchip_memory2_0 niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"niosHello_onchip_memory2_0\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\"" {  } { { "niosHello/synthesis/niosHello.v" "onchip_memory2_0" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/niosHello.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" "the_altsyncram" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosHello_onchip_memory2_0.hex " "Parameter \"init_file\" = \"niosHello_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565819612807 ""}  } { { "niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565819612807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0jn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0jn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0jn1 " "Found entity 1: altsyncram_0jn1" {  } { { "db/altsyncram_0jn1.tdf" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/altsyncram_0jn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819612863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819612863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0jn1 niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0jn1:auto_generated " "Elaborating entity \"altsyncram_0jn1\" for hierarchy \"niosHello:u0\|niosHello_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0jn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/leonardo/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819612864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_pio_0 niosHello:u0\|niosHello_pio_0:pio_0 " "Elaborating entity \"niosHello_pio_0\" for hierarchy \"niosHello:u0\|niosHello_pio_0:pio_0\"" {  } { { "niosHello/synthesis/niosHello.v" "pio_0" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/niosHello.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosHello_mm_interconnect_0\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\"" {  } { { "niosHello/synthesis/niosHello.v" "mm_interconnect_0" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/niosHello.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router:router " "Elaborating entity \"niosHello_mm_interconnect_0_router\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router:router\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "router" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_default_decode niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router:router\|niosHello_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosHello_mm_interconnect_0_router_default_decode\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router:router\|niosHello_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_001 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"niosHello_mm_interconnect_0_router_001\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_001:router_001\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "router_001" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_001_default_decode niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_001:router_001\|niosHello_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"niosHello_mm_interconnect_0_router_001_default_decode\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_001:router_001\|niosHello_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_002 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosHello_mm_interconnect_0_router_002\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_002:router_002\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "router_002" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_002_default_decode niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_002:router_002\|niosHello_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosHello_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_002:router_002\|niosHello_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_003 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"niosHello_mm_interconnect_0_router_003\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_003:router_003\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "router_003" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_router_003_default_decode niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_003:router_003\|niosHello_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"niosHello_mm_interconnect_0_router_003_default_decode\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_router_003:router_003\|niosHello_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_cmd_demux niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosHello_mm_interconnect_0_cmd_demux\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "cmd_demux" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_cmd_demux_001 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"niosHello_mm_interconnect_0_cmd_demux_001\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_cmd_mux niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosHello_mm_interconnect_0_cmd_mux\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "cmd_mux" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_cmd_mux_001 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"niosHello_mm_interconnect_0_cmd_mux_001\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_rsp_demux niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosHello_mm_interconnect_0_rsp_demux\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "rsp_demux" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_rsp_mux niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosHello_mm_interconnect_0_rsp_mux\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "rsp_mux" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_rsp_mux_001 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"niosHello_mm_interconnect_0_rsp_mux_001\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_avalon_st_adapter niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosHello_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0.v" 1799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosHello:u0\|niosHello_mm_interconnect_0:mm_interconnect_0\|niosHello_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819613991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosHello_irq_mapper niosHello:u0\|niosHello_irq_mapper:irq_mapper " "Elaborating entity \"niosHello_irq_mapper\" for hierarchy \"niosHello:u0\|niosHello_irq_mapper:irq_mapper\"" {  } { { "niosHello/synthesis/niosHello.v" "irq_mapper" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/niosHello.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819614003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosHello:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosHello:u0\|altera_reset_controller:rst_controller\"" {  } { { "niosHello/synthesis/niosHello.v" "rst_controller" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/niosHello.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819614008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosHello:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosHello:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "niosHello/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819614016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosHello:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosHello:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "niosHello/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/niosHello/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819614020 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565819615789 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.08.14.18:53:43 Progress: Loading sld83050128/alt_sld_fab_wrapper_hw.tcl " "2019.08.14.18:53:43 Progress: Loading sld83050128/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819623560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819628191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819628633 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819630523 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819630743 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819630967 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819631215 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819631230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819631232 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565819632022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83050128/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld83050128/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld83050128/alt_sld_fab.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/ip/sld83050128/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819632437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819632437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819632616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819632616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819632617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819632617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819632762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819632762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819632944 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819632944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819632944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/db/ip/sld83050128/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565819633095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819633095 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1565819638203 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819639440 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565819640829 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/output_files/RTL_Blink_LED.map.smsg " "Generated suppressed messages file /home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/output_files/RTL_Blink_LED.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819641708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565819645673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565819645673 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1594 " "Implemented 1594 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565819646880 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565819646880 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1438 " "Implemented 1438 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565819646880 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1565819646880 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565819646880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1169 " "Peak virtual memory: 1169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565819646911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 18:54:06 2019 " "Processing ended: Wed Aug 14 18:54:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565819646911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565819646911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565819646911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565819646911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1565819652164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565819652165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 18:54:09 2019 " "Processing started: Wed Aug 14 18:54:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565819652165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1565819652165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1565819652165 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1565819653555 ""}
{ "Info" "0" "" "Project  = RTL_Blink_LED" {  } {  } 0 0 "Project  = RTL_Blink_LED" 0 0 "Fitter" 0 0 1565819653557 ""}
{ "Info" "0" "" "Revision = RTL_Blink_LED" {  } {  } 0 0 "Revision = RTL_Blink_LED" 0 0 "Fitter" 0 0 1565819653557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1565819653836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1565819653836 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RTL_Blink_LED 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"RTL_Blink_LED\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1565819653971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565819654086 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565819654086 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1565819654829 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1565819656222 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1565819656305 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 7 " "No exact pin location assignment(s) for 6 pins of 7 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1565819656656 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1565819673652 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_clk_50~inputCLKENA0 939 global CLKCTRL_G10 " "fpga_clk_50~inputCLKENA0 with 939 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1565819673811 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1565819673811 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565819673811 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1565819673919 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565819673928 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565819673937 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1565819673948 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1565819673948 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1565819673955 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565819675782 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1565819675782 ""}
{ "Info" "ISTA_SDC_FOUND" "RTL_Blink_LED.sdc " "Reading SDC File: 'RTL_Blink_LED.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565819675818 ""}
{ "Info" "ISTA_SDC_FOUND" "niosHello/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'niosHello/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565819675818 ""}
{ "Info" "ISTA_SDC_FOUND" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565819675825 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1565819675888 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1565819675889 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1565819675890 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565819675904 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565819675904 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565819675904 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  fpga_clk_50 " "  20.000  fpga_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565819675904 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1565819675904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1565819676101 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1565819676106 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1565819676106 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leonardo/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565819676348 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1565819676348 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565819676349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1565819686002 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1565819686610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565819699272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1565819709358 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1565819713048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565819713048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1565819715259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1565819726309 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1565819726309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1565819733777 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1565819733777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565819733780 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.12 " "Total time spent on timing analysis during the Fitter is 6.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1565819737623 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565819737746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565819740169 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565819740170 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565819742195 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565819748538 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1565819748950 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/output_files/RTL_Blink_LED.fit.smsg " "Generated suppressed messages file /home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/output_files/RTL_Blink_LED.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1565819749328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 39 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2259 " "Peak virtual memory: 2259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565819750576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 18:55:50 2019 " "Processing ended: Wed Aug 14 18:55:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565819750576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565819750576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:51 " "Total CPU time (on all processors): 00:02:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565819750576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1565819750576 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1565819758176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565819758190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 18:55:57 2019 " "Processing started: Wed Aug 14 18:55:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565819758190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1565819758190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1565819758191 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1565819759813 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1565819768868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "996 " "Peak virtual memory: 996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565819769721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 18:56:09 2019 " "Processing ended: Wed Aug 14 18:56:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565819769721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565819769721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565819769721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1565819769721 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1565819769986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1565819771173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565819771174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 18:56:10 2019 " "Processing started: Wed Aug 14 18:56:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565819771174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1565819771174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RTL_Blink_LED -c RTL_Blink_LED " "Command: quartus_sta RTL_Blink_LED -c RTL_Blink_LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1565819771174 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1565819771248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1565819772000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1565819772000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819772095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819772095 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1565819773053 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1565819773053 ""}
{ "Info" "ISTA_SDC_FOUND" "RTL_Blink_LED.sdc " "Reading SDC File: 'RTL_Blink_LED.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1565819773081 ""}
{ "Info" "ISTA_SDC_FOUND" "niosHello/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'niosHello/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1565819773082 ""}
{ "Info" "ISTA_SDC_FOUND" "niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'niosHello/synthesis/submodules/niosHello_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1565819773091 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_niosHello_nios2_gen2_0_cpu_nios2_oci\|the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_niosHello_nios2_gen2_0_cpu_nios2_oci\|the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565819773108 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1565819773108 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1565819773129 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565819773215 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1565819773217 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1565819773228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.111 " "Worst-case setup slack is 12.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.111               0.000 fpga_clk_50  " "   12.111               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.690               0.000 altera_reserved_tck  " "   12.690               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819773336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.118 " "Worst-case hold slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 altera_reserved_tck  " "    0.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 fpga_clk_50  " "    0.319               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819773357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.091 " "Worst-case recovery slack is 15.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.091               0.000 altera_reserved_tck  " "   15.091               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.601               0.000 fpga_clk_50  " "   16.601               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819773364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.893 " "Worst-case removal slack is 0.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893               0.000 fpga_clk_50  " "    0.893               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.900               0.000 altera_reserved_tck  " "    0.900               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819773370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.892 " "Worst-case minimum pulse width slack is 8.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.892               0.000 fpga_clk_50  " "    8.892               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.803               0.000 altera_reserved_tck  " "   15.803               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819773373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819773373 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819773436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819773436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819773436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819773436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819773436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.707 ns " "Worst Case Available Settling Time: 18.707 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819773436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819773436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819773436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819773436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819773436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819773436 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565819773436 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1565819773440 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1565819773513 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1565819776872 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_niosHello_nios2_gen2_0_cpu_nios2_oci\|the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_niosHello_nios2_gen2_0_cpu_nios2_oci\|the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565819777078 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1565819777078 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565819777166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.342 " "Worst-case setup slack is 12.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.342               0.000 fpga_clk_50  " "   12.342               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.733               0.000 altera_reserved_tck  " "   12.733               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819777221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.107 " "Worst-case hold slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 altera_reserved_tck  " "    0.107               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 fpga_clk_50  " "    0.299               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819777248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.186 " "Worst-case recovery slack is 15.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.186               0.000 altera_reserved_tck  " "   15.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.710               0.000 fpga_clk_50  " "   16.710               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819777255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.834 " "Worst-case removal slack is 0.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 altera_reserved_tck  " "    0.834               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.846               0.000 fpga_clk_50  " "    0.846               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819777264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.932 " "Worst-case minimum pulse width slack is 8.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.932               0.000 fpga_clk_50  " "    8.932               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.806               0.000 altera_reserved_tck  " "   15.806               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819777268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819777268 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819777307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819777307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819777307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819777307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819777307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.727 ns " "Worst Case Available Settling Time: 18.727 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819777307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819777307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819777307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819777307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819777307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819777307 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565819777307 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1565819777310 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1565819777558 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1565819780625 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_niosHello_nios2_gen2_0_cpu_nios2_oci\|the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_niosHello_nios2_gen2_0_cpu_nios2_oci\|the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565819780828 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1565819780828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565819780915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.363 " "Worst-case setup slack is 14.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.363               0.000 altera_reserved_tck  " "   14.363               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.070               0.000 fpga_clk_50  " "   15.070               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819780936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.021 " "Worst-case hold slack is 0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 altera_reserved_tck  " "    0.021               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 fpga_clk_50  " "    0.179               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819780957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.996 " "Worst-case recovery slack is 15.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.996               0.000 altera_reserved_tck  " "   15.996               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.745               0.000 fpga_clk_50  " "   17.745               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819780963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.403 " "Worst-case removal slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 fpga_clk_50  " "    0.492               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819780971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.490 " "Worst-case minimum pulse width slack is 8.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.490               0.000 fpga_clk_50  " "    8.490               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.781               0.000 altera_reserved_tck  " "   15.781               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819780975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819780975 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.155 ns " "Worst Case Available Settling Time: 19.155 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781009 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565819781009 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1565819781013 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_niosHello_nios2_gen2_0_cpu_nios2_oci\|the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_niosHello_nios2_gen2_0_cpu_nios2_oci\|the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: niosHello:u0\|niosHello_nios2_gen2_0:nios2_gen2_0\|niosHello_nios2_gen2_0_cpu:cpu\|niosHello_nios2_gen2_0_cpu_nios2_oci:the_niosHello_nios2_gen2_0_cpu_nios2_oci\|niosHello_nios2_gen2_0_cpu_nios2_ocimem:the_niosHello_nios2_gen2_0_cpu_nios2_ocimem\|niosHello_nios2_gen2_0_cpu_ociram_sp_ram_module:niosHello_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565819781317 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1565819781317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565819781408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.650 " "Worst-case setup slack is 14.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.650               0.000 altera_reserved_tck  " "   14.650               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.582               0.000 fpga_clk_50  " "   15.582               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819781428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.008 " "Worst-case hold slack is 0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 altera_reserved_tck  " "    0.008               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 fpga_clk_50  " "    0.165               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819781452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.081 " "Worst-case recovery slack is 16.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.081               0.000 altera_reserved_tck  " "   16.081               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.999               0.000 fpga_clk_50  " "   17.999               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819781460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.349 " "Worst-case removal slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 altera_reserved_tck  " "    0.349               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 fpga_clk_50  " "    0.446               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819781470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.446 " "Worst-case minimum pulse width slack is 8.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.446               0.000 fpga_clk_50  " "    8.446               0.000 fpga_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.800               0.000 altera_reserved_tck  " "   15.800               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565819781473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565819781473 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781505 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781505 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781505 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781505 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781505 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.212 ns " "Worst Case Available Settling Time: 19.212 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781505 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781505 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781505 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781505 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781505 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565819781505 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565819781505 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565819783180 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565819783180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1241 " "Peak virtual memory: 1241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565819783223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 18:56:23 2019 " "Processing ended: Wed Aug 14 18:56:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565819783223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565819783223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565819783223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1565819783223 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1565819784790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565819784790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 18:56:24 2019 " "Processing started: Wed Aug 14 18:56:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565819784790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565819784790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565819784791 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1565819785857 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1565819786527 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RTL_Blink_LED.vo /home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/simulation/modelsim/ simulation " "Generated file RTL_Blink_LED.vo in folder \"/home/leonardo/Git_Hub/Embarcados-Avancados/Tutorial-FPGA-NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565819787371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1181 " "Peak virtual memory: 1181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565819788631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 18:56:28 2019 " "Processing ended: Wed Aug 14 18:56:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565819788631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565819788631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565819788631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565819788631 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565819788804 ""}
