Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr 24 13:38:51 2021
| Host         : DESKTOP-4SFHT1M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -pb base_wrapper_timing_summary_routed.pb -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (496)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (284)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (496)
--------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: base_i/Audio_controller/i2s_audio_stream/AXI_aud_interface_0_upgraded_ipi/inst/L_Data_valid_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/Audio_controller/i2s_audio_stream/AXI_aud_interface_0_upgraded_ipi/inst/R_Data_valid_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Ext_Mod_L/inst/state_Curr_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Ext_Mod_R/inst/state_Curr_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/FSM_onehot_state_Curr_l_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/FSM_sequential_state_Curr_r_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/FSM_sequential_state_Curr_r_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/FSM_sequential_state_Curr_r_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Packet_framer_L/inst/FSM_sequential_state_Curr_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Packet_framer_L/inst/FSM_sequential_state_Curr_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Packet_framer_R/inst/FSM_sequential_state_Curr_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Packet_framer_R/inst/FSM_sequential_state_Curr_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Windowing_L/inst/state_Curr_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Windowing_L/inst/state_Curr_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Windowing_R/inst/state_Curr_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: base_i/HDMI_FFT_LR/Windowing_R/inst/state_Curr_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (284)
--------------------------------------------------
 There are 284 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.369        0.000                      0                55552        0.014        0.000                      0                55521        0.538        0.000                       0                 24337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                               ------------         ----------      --------------
base_i/Audio_controller/clk_wiz_audio/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_10_base_clk_wiz_10MHz_1                       {0.000 50.000}       100.000         10.000          
  clk_12_288_base_clk_wiz_10MHz_1                   {0.000 40.690}       81.380          12.288          
  clkfbout_base_clk_wiz_10MHz_1                     {0.000 25.000}       50.000          20.000          
clk_fpga_0                                          {0.000 5.000}        10.000          100.000         
  HDMI_test_0_PixelClk                              {0.000 6.734}        13.468          74.250          
    CLKFBIN                                         {0.000 6.734}        13.468          74.250          
    PixelClkIO                                      {0.000 6.734}        13.468          74.250          
    SerialClkIO                                     {0.000 1.347}        2.694           371.250         
    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/SerialClk       {0.000 1.347}        2.694           371.250         
  clkfb_in                                          {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
base_i/Audio_controller/clk_wiz_audio/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_10_base_clk_wiz_10MHz_1                                                                                                                                                                        97.845        0.000                       0                     2  
  clk_12_288_base_clk_wiz_10MHz_1                        74.667        0.000                      0                 1105        0.045        0.000                      0                 1105       39.710        0.000                       0                   568  
  clkfbout_base_clk_wiz_10MHz_1                                                                                                                                                                      47.845        0.000                       0                     3  
clk_fpga_0                                                0.369        0.000                      0                54093        0.014        0.000                      0                54093        3.000        0.000                       0                 23586  
  HDMI_test_0_PixelClk                                    6.250        0.000                      0                  281        0.111        0.000                      0                  281        3.734        0.000                       0                   152  
    CLKFBIN                                                                                                                                                                                          12.219        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                                       11.313        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                                       0.538        0.000                       0                    10  
  clkfb_in                                                                                                                                                                                           47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                       clk_12_288_base_clk_wiz_10MHz_1        8.565        0.000                      0                   19                                                                        
clk_12_288_base_clk_wiz_10MHz_1  clk_fpga_0                            79.962        0.000                      0                   12                                                                        
HDMI_test_0_PixelClk             PixelClkIO                             6.947        0.000                      0                   38        0.173        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     HDMI_test_0_PixelClk  HDMI_test_0_PixelClk       11.655        0.000                      0                    4        0.466        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
  To Clock:  base_i/Audio_controller/clk_wiz_audio/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_i/Audio_controller/clk_wiz_audio/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10_base_clk_wiz_10MHz_1
  To Clock:  clk_10_base_clk_wiz_10MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10_base_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y26   base_i/Audio_controller/clk_wiz_audio/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12_288_base_clk_wiz_10MHz_1
  To Clock:  clk_12_288_base_clk_wiz_10MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       74.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.667ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rSClkEnable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 0.580ns (9.625%)  route 5.446ns (90.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 82.909 - 81.380 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.707     1.707    base_i/rst_ps7_0_fclk1/U0/slowest_sync_clk
    SLICE_X63Y65         FDRE                                         r  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456     2.163 r  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          2.316     4.479    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mrst
    SLICE_X49Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.603 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClk_i_1/O
                         net (fo=71, routed)          3.130     7.733    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/iMRst0
    SLICE_X63Y80         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rSClkEnable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.529    82.909    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X63Y80         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rSClkEnable_reg/C
                         clock pessimism              0.104    83.013    
                         clock uncertainty           -0.184    82.829    
    SLICE_X63Y80         FDRE (Setup_fdre_C_R)       -0.429    82.400    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rSClkEnable_reg
  -------------------------------------------------------------------
                         required time                         82.400    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                 74.667    

Slack (MET) :             74.723ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 0.828ns (12.795%)  route 5.643ns (87.205%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 82.917 - 81.380 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.707     1.707    base_i/rst_ps7_0_fclk1/U0/slowest_sync_clk
    SLICE_X63Y65         FDRE                                         r  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456     2.163 r  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          2.316     4.479    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mrst
    SLICE_X49Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.603 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClk_i_1/O
                         net (fo=71, routed)          2.461     7.063    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X61Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.187 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2/O
                         net (fo=1, routed)           0.867     8.054    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.178 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.178    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0
    SLICE_X60Y61         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.537    82.917    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X60Y61         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism              0.139    83.056    
                         clock uncertainty           -0.184    82.872    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)        0.029    82.901    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                         82.901    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                 74.723    

Slack (MET) :             74.806ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 0.704ns (11.738%)  route 5.294ns (88.262%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 82.860 - 81.380 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.707     1.707    base_i/rst_ps7_0_fclk1/U0/slowest_sync_clk
    SLICE_X63Y65         FDRE                                         r  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456     2.163 f  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          2.912     5.075    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mrst
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.199 f  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/FSM_sequential_stmAudChCtrl[1]_i_1/O
                         net (fo=34, routed)          1.125     6.324    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/iMRst0
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_1/O
                         net (fo=32, routed)          1.256     7.705    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_0
    SLICE_X34Y56         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.480    82.860    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X34Y56         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[27]/C
                         clock pessimism              0.004    82.864    
                         clock uncertainty           -0.184    82.680    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169    82.511    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[27]
  -------------------------------------------------------------------
                         required time                         82.511    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                 74.806    

Slack (MET) :             74.806ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 0.704ns (11.738%)  route 5.294ns (88.262%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 82.860 - 81.380 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.707     1.707    base_i/rst_ps7_0_fclk1/U0/slowest_sync_clk
    SLICE_X63Y65         FDRE                                         r  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456     2.163 f  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          2.912     5.075    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mrst
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.199 f  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/FSM_sequential_stmAudChCtrl[1]_i_1/O
                         net (fo=34, routed)          1.125     6.324    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/iMRst0
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_1/O
                         net (fo=32, routed)          1.256     7.705    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_0
    SLICE_X34Y56         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.480    82.860    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X34Y56         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[28]/C
                         clock pessimism              0.004    82.864    
                         clock uncertainty           -0.184    82.680    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169    82.511    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[28]
  -------------------------------------------------------------------
                         required time                         82.511    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                 74.806    

Slack (MET) :             74.806ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 0.704ns (11.738%)  route 5.294ns (88.262%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 82.860 - 81.380 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.707     1.707    base_i/rst_ps7_0_fclk1/U0/slowest_sync_clk
    SLICE_X63Y65         FDRE                                         r  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456     2.163 f  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          2.912     5.075    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mrst
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.199 f  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/FSM_sequential_stmAudChCtrl[1]_i_1/O
                         net (fo=34, routed)          1.125     6.324    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/iMRst0
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_1/O
                         net (fo=32, routed)          1.256     7.705    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_0
    SLICE_X34Y56         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.480    82.860    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X34Y56         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[29]/C
                         clock pessimism              0.004    82.864    
                         clock uncertainty           -0.184    82.680    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169    82.511    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[29]
  -------------------------------------------------------------------
                         required time                         82.511    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                 74.806    

Slack (MET) :             74.819ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 0.704ns (11.834%)  route 5.245ns (88.166%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 82.860 - 81.380 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.707     1.707    base_i/rst_ps7_0_fclk1/U0/slowest_sync_clk
    SLICE_X63Y65         FDRE                                         r  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456     2.163 f  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          2.912     5.075    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mrst
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.199 f  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/FSM_sequential_stmAudChCtrl[1]_i_1/O
                         net (fo=34, routed)          1.125     6.324    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/iMRst0
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_1/O
                         net (fo=32, routed)          1.207     7.656    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_0
    SLICE_X35Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.480    82.860    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X35Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[12]/C
                         clock pessimism              0.004    82.864    
                         clock uncertainty           -0.184    82.680    
    SLICE_X35Y55         FDRE (Setup_fdre_C_CE)      -0.205    82.475    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[12]
  -------------------------------------------------------------------
                         required time                         82.475    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                 74.819    

Slack (MET) :             74.819ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 0.704ns (11.834%)  route 5.245ns (88.166%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 82.860 - 81.380 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.707     1.707    base_i/rst_ps7_0_fclk1/U0/slowest_sync_clk
    SLICE_X63Y65         FDRE                                         r  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456     2.163 f  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          2.912     5.075    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mrst
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.199 f  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/FSM_sequential_stmAudChCtrl[1]_i_1/O
                         net (fo=34, routed)          1.125     6.324    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/iMRst0
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_1/O
                         net (fo=32, routed)          1.207     7.656    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_0
    SLICE_X35Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.480    82.860    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X35Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[13]/C
                         clock pessimism              0.004    82.864    
                         clock uncertainty           -0.184    82.680    
    SLICE_X35Y55         FDRE (Setup_fdre_C_CE)      -0.205    82.475    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[13]
  -------------------------------------------------------------------
                         required time                         82.475    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                 74.819    

Slack (MET) :             74.819ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 0.704ns (11.834%)  route 5.245ns (88.166%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 82.860 - 81.380 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.707     1.707    base_i/rst_ps7_0_fclk1/U0/slowest_sync_clk
    SLICE_X63Y65         FDRE                                         r  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456     2.163 f  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          2.912     5.075    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mrst
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.199 f  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/FSM_sequential_stmAudChCtrl[1]_i_1/O
                         net (fo=34, routed)          1.125     6.324    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/iMRst0
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_1/O
                         net (fo=32, routed)          1.207     7.656    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_0
    SLICE_X35Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.480    82.860    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X35Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[5]/C
                         clock pessimism              0.004    82.864    
                         clock uncertainty           -0.184    82.680    
    SLICE_X35Y55         FDRE (Setup_fdre_C_CE)      -0.205    82.475    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         82.475    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                 74.819    

Slack (MET) :             74.935ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 1.092ns (17.309%)  route 5.217ns (82.691%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 82.917 - 81.380 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.707     1.707    base_i/rst_ps7_0_fclk1/U0/slowest_sync_clk
    SLICE_X63Y65         FDRE                                         r  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456     2.163 r  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          2.316     4.479    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mrst
    SLICE_X49Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.603 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClk_i_1/O
                         net (fo=71, routed)          2.737     7.340    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.157     7.497 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_2/O
                         net (fo=1, routed)           0.164     7.661    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_2_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.355     8.016 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     8.016    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1_n_0
    SLICE_X62Y61         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.537    82.917    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X62Y61         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                         clock pessimism              0.139    83.056    
                         clock uncertainty           -0.184    82.872    
    SLICE_X62Y61         FDRE (Setup_fdre_C_D)        0.079    82.951    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         82.951    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                 74.935    

Slack (MET) :             74.960ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@81.380ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 0.704ns (12.120%)  route 5.104ns (87.880%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 82.860 - 81.380 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.980     1.980    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.707     1.707    base_i/rst_ps7_0_fclk1/U0/slowest_sync_clk
    SLICE_X63Y65         FDRE                                         r  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456     2.163 f  base_i/rst_ps7_0_fclk1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          2.912     5.075    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mrst
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.199 f  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/FSM_sequential_stmAudChCtrl[1]_i_1/O
                         net (fo=34, routed)          1.125     6.324    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/iMRst0
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.448 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_1/O
                         net (fo=32, routed)          1.067     7.515    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_0
    SLICE_X35Y56         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    81.380 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.770    83.150    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    79.277 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    81.289    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    81.380 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         1.480    82.860    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X35Y56         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[19]/C
                         clock pessimism              0.004    82.864    
                         clock uncertainty           -0.184    82.680    
    SLICE_X35Y56         FDRE (Setup_fdre_C_CE)      -0.205    82.475    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[19]
  -------------------------------------------------------------------
                         required time                         82.475    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                 74.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.982%)  route 0.219ns (54.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.550     0.550    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X51Y60         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141     0.691 f  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_reg/Q
                         net (fo=6, routed)           0.219     0.909    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.954 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudValid_i_1/O
                         net (fo=1, routed)           0.000     0.954    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudValid_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.822     0.822    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X49Y61         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudValid_reg/C
                         clock pessimism             -0.005     0.817    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.092     0.909    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudValid_reg
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.809%)  route 0.317ns (69.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.556     0.556    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X45Y54         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[23]/Q
                         net (fo=1, routed)           0.317     1.013    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[26]
    RAMB18_X2Y22         RAMB18E1                                     r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.867     0.867    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y22         RAMB18E1                                     r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.633    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     0.929    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.809%)  route 0.317ns (69.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.556     0.556    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X45Y54         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[22]/Q
                         net (fo=1, routed)           0.317     1.013    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[25]
    RAMB18_X2Y22         RAMB18E1                                     r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.867     0.867    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y22         RAMB18E1                                     r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.633    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     0.929    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLoadSampleRight_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.745%)  route 0.271ns (59.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.550     0.550    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X51Y60         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLRClkDelayed_reg/Q
                         net (fo=6, routed)           0.271     0.961    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClkDelayed
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.006 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLoadSampleRight_i_1/O
                         net (fo=1, routed)           0.000     1.006    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLoadSampleRight_reg_0
    SLICE_X49Y61         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLoadSampleRight_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.822     0.822    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X49Y61         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLoadSampleRight_reg/C
                         clock pessimism             -0.005     0.817    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.091     0.908    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rLoadSampleRight_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.658%)  route 0.334ns (70.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.556     0.556    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X45Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[12]/Q
                         net (fo=1, routed)           0.334     1.031    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[15]
    RAMB18_X2Y22         RAMB18E1                                     r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.867     0.867    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y22         RAMB18E1                                     r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.633    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.296     0.929    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.556     0.556    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X47Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][30]/Q
                         net (fo=1, routed)           0.052     0.749    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][30]
    SLICE_X46Y55         LUT5 (Prop_lut5_I1_O)        0.045     0.794 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData[10]_i_1/O
                         net (fo=1, routed)           0.000     0.794    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData[10]
    SLICE_X46Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.824     0.824    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X46Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[10]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.121     0.690    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.523%)  route 0.337ns (70.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.556     0.556    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X44Y56         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[5]/Q
                         net (fo=1, routed)           0.337     1.033    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB18_X2Y22         RAMB18E1                                     r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.867     0.867    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y22         RAMB18E1                                     r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.633    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.296     0.929    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.435%)  route 0.338ns (70.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.556     0.556    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X45Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[27]/Q
                         net (fo=1, routed)           0.338     1.035    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[30]
    RAMB18_X2Y22         RAMB18E1                                     r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.867     0.867    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y22         RAMB18E1                                     r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.633    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.296     0.929    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.024%)  route 0.318ns (65.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.556     0.556    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X46Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[11]/Q
                         net (fo=1, routed)           0.318     1.038    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[14]
    RAMB18_X2Y22         RAMB18E1                                     r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.867     0.867    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y22         RAMB18E1                                     r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.633    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.296     0.929    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns - clk_12_288_base_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.186%)  route 0.342ns (70.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.672     0.672    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.555     0.555    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X49Y56         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[7]/Q
                         net (fo=1, routed)           0.342     1.038    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB18_X2Y22         RAMB18E1                                     r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_288_base_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.945     0.945    base_i/Audio_controller/clk_wiz_audio/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.000 r  base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/O
                         net (fo=566, routed)         0.867     0.867    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y22         RAMB18E1                                     r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.633    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.296     0.929    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12_288_base_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X2Y22     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X2Y21     base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y27   base_i/Audio_controller/clk_wiz_audio/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X51Y55     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X52Y54     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X52Y54     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X52Y54     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X53Y54     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X52Y54     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X66Y64     base_i/rst_ps7_0_fclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X66Y64     base_i/rst_ps7_0_fclk1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X62Y61     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X62Y61     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X60Y61     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X60Y61     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X60Y61     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X60Y61     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X60Y61     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X60Y61     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X66Y64     base_i/rst_ps7_0_fclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X66Y64     base_i/rst_ps7_0_fclk1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X51Y55     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X52Y54     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X52Y54     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X52Y54     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X53Y54     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X52Y54     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X51Y55     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X52Y54     base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_10MHz_1
  To Clock:  clkfbout_base_clk_wiz_10MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y28   base_i/Audio_controller/clk_wiz_audio/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  base_i/Audio_controller/clk_wiz_audio/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[21].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 0.419ns (4.722%)  route 8.454ns (95.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.903     3.197    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X59Y108        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.419     3.616 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.454    12.070    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/ce_w2c
    SLICE_X39Y113        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[21].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.648    12.827    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X39Y113        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[21].latency1.reg/C
                         clock pessimism              0.147    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X39Y113        FDRE (Setup_fdre_C_CE)      -0.380    12.440    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[21].latency1.reg
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 0.419ns (4.722%)  route 8.454ns (95.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.903     3.197    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X59Y108        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.419     3.616 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.454    12.070    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/ce_w2c
    SLICE_X39Y113        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.648    12.827    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X39Y113        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg/C
                         clock pessimism              0.147    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X39Y113        FDRE (Setup_fdre_C_CE)      -0.380    12.440    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 0.419ns (4.722%)  route 8.454ns (95.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.903     3.197    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X59Y108        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.419     3.616 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.454    12.070    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/ce_w2c
    SLICE_X39Y113        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.648    12.827    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X39Y113        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[10]/C
                         clock pessimism              0.147    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X39Y113        FDRE (Setup_fdre_C_CE)      -0.380    12.440    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[10]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 0.419ns (4.722%)  route 8.454ns (95.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.903     3.197    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X59Y108        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.419     3.616 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.454    12.070    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/ce_w2c
    SLICE_X39Y113        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.648    12.827    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X39Y113        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[11]/C
                         clock pessimism              0.147    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X39Y113        FDRE (Setup_fdre_C_CE)      -0.380    12.440    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[11]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.latency1.Q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 0.419ns (4.722%)  route 8.454ns (95.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.903     3.197    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X59Y108        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.419     3.616 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.454    12.070    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_B/ce_w2c
    SLICE_X39Y113        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.latency1.Q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.648    12.827    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_B/aclk
    SLICE_X39Y113        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.latency1.Q_reg[10]/C
                         clock pessimism              0.147    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X39Y113        FDRE (Setup_fdre_C_CE)      -0.380    12.440    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.latency1.Q_reg[10]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.latency1.Q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 0.419ns (4.722%)  route 8.454ns (95.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.903     3.197    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X59Y108        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.419     3.616 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.454    12.070    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_B/ce_w2c
    SLICE_X39Y113        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.latency1.Q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.648    12.827    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_B/aclk
    SLICE_X39Y113        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.latency1.Q_reg[11]/C
                         clock pessimism              0.147    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X39Y113        FDRE (Setup_fdre_C_CE)      -0.380    12.440    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.latency1.Q_reg[11]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 0.419ns (4.906%)  route 8.121ns (95.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.903     3.197    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X59Y108        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.419     3.616 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.121    11.737    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/ce_w2c
    SLICE_X42Y111        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.650    12.829    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X42Y111        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e0/CLK
                         clock pessimism              0.147    12.976    
                         clock uncertainty           -0.154    12.822    
    SLICE_X42Y111        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.692    12.130    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e0
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                         -11.737    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 0.419ns (4.906%)  route 8.121ns (95.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.903     3.197    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X59Y108        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.419     3.616 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.121    11.737    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/ce_w2c
    SLICE_X42Y111        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.650    12.829    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X42Y111        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e1/CLK
                         clock pessimism              0.147    12.976    
                         clock uncertainty           -0.154    12.822    
    SLICE_X42Y111        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.692    12.130    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e1
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                         -11.737    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 0.419ns (4.906%)  route 8.121ns (95.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.903     3.197    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X59Y108        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.419     3.616 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.121    11.737    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/ce_w2c
    SLICE_X42Y111        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.650    12.829    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X42Y111        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e0/CLK
                         clock pessimism              0.147    12.976    
                         clock uncertainty           -0.154    12.822    
    SLICE_X42Y111        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.692    12.130    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e0
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                         -11.737    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 0.419ns (4.906%)  route 8.121ns (95.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.903     3.197    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/aclk
    SLICE_X59Y108        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.419     3.616 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6481, routed)        8.121    11.737    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/ce_w2c
    SLICE_X42Y111        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.650    12.829    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X42Y111        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/CLK
                         clock pessimism              0.147    12.976    
                         clock uncertainty           -0.154    12.822    
    SLICE_X42Y111        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.692    12.130    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                         -11.737    
  -------------------------------------------------------------------
                         slack                                  0.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_re_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[21].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.969%)  route 0.329ns (70.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.583     0.919    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X83Y96         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_re_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_re_reg[19]/Q
                         net (fo=1, routed)           0.329     1.389    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/D[43]
    SLICE_X66Y102        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[21].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.935     1.301    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/aclk
    SLICE_X66Y102        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[21].i_srl16e1/CLK
                         clock pessimism             -0.035     1.266    
    SLICE_X66Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.375    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[21].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/axis_r_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/m_axis_aud_tdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.866%)  route 0.145ns (39.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.565     0.901    base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/s_axis_aud_aclk
    SLICE_X33Y49         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/axis_r_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/axis_r_data_reg[26]/Q
                         net (fo=1, routed)           0.145     1.174    base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/axis_r_data[26]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.098     1.272 r  base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/m_axis_aud_tdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.272    base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/m_axis_aud_tdata[26]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/m_axis_aud_tdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.826     1.192    base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/s_axis_aud_aclk
    SLICE_X33Y50         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/m_axis_aud_tdata_reg[26]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.092     1.254    base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/m_axis_aud_tdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_re_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.649%)  route 0.335ns (70.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.583     0.919    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X83Y96         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_re_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_re_reg[7]/Q
                         net (fo=1, routed)           0.335     1.394    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/D[31]
    SLICE_X58Y100        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.934     1.300    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/aclk
    SLICE_X58Y100        SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e1/CLK
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.374    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.400%)  route 0.217ns (60.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.552     0.888    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X51Y32         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/Q
                         net (fo=5, routed)           0.217     1.245    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/Q[7]
    SLICE_X49Y30         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.819     1.185    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/aclk
    SLICE_X49Y30         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[7]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.075     1.225    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/pos_addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.684%)  route 0.212ns (62.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.551     0.887    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X49Y63         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[8]/Q
                         net (fo=1, routed)           0.212     1.226    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_fdre1_0[7]
    SLICE_X50Y61         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.818     1.184    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/aclk
    SLICE_X50Y61         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.205    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.376%)  route 0.177ns (55.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.635     0.971    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X51Y100        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[14].latency1.reg/Q
                         net (fo=1, routed)           0.177     1.289    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_fdre1_0[6]
    SLICE_X50Y98         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.821     1.187    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X50Y98         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.267    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.im_cmp/comp_gen[21].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.891%)  route 0.212ns (60.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.637     0.973    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.im_cmp/aclk
    SLICE_X48Y106        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.im_cmp/comp_gen[21].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.im_cmp/comp_gen[21].ff/Q
                         net (fo=1, routed)           0.212     1.326    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/din_im_cor_tmp[21]
    SLICE_X51Y109        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.905     1.271    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X51Y109        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[21]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X51Y109        FDRE (Hold_fdre_C_D)         0.071     1.303    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.677%)  route 0.212ns (62.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.551     0.887    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X49Y64         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[4]/Q
                         net (fo=1, routed)           0.212     1.226    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_fdre1_0[3]
    SLICE_X50Y62         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.816     1.182    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/aclk
    SLICE_X50Y62         SRL16E                                       r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.203    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.396%)  route 0.182ns (52.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.557     0.893    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X38Y50         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_2_reg[3]/Q
                         net (fo=2, routed)           0.182     1.239    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/data_in_channel_fifo/data_out_fifo[3]
    SLICE_X39Y49         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.830     1.196    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X39Y49         FDRE                                         r  base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[3]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.047     1.213    base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.213ns (52.818%)  route 0.190ns (47.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.633     0.969    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X50Y109        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_fdre1/Q
                         net (fo=2, routed)           0.190     1.323    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[25]_0[23]
    SLICE_X49Y108        LUT3 (Prop_lut3_I1_O)        0.049     1.372 r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.gen_full_lut6_2s[11].mlut1/O
                         net (fo=1, routed)           0.000     1.372    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/qi[23]
    SLICE_X49Y108        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.909     1.275    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X49Y108        FDRE                                         r  base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[23]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X49Y108        FDRE (Hold_fdre_C_D)         0.107     1.343    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_i/ps7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y42      base_i/HDMI_FFT_LR/APPROX_LOG_MOD_R/inst/II_order_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y43      base_i/HDMI_FFT_LR/APPROX_LOG_MOD_R/inst/data_out_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y49      base_i/HDMI_FFT_LR/APPROX_LOG_MOD_L/inst/III_order_3_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y48      base_i/HDMI_FFT_LR/APPROX_LOG_MOD_L/inst/II_order_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y50      base_i/HDMI_FFT_LR/APPROX_LOG_MOD_L/inst/data_out_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y42      base_i/HDMI_FFT_LR/APPROX_LOG_MOD_R/inst/III_order_3_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18     base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/fifo_L_C/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y19     base_i/Audio_controller/i2s_audio_stream/LR_Stream_2_AXI_I2S_0/inst/fifo_R_C/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y20     base_i/Audio_controller/i2s_audio_stream/L_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y20     base_i/Audio_controller/i2s_audio_stream/L_FIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y81     base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_bf2_fwd_inv.bf2_fwd_inv_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X90Y77     base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X90Y77     base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X90Y77     base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X90Y77     base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X90Y76     base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X90Y76     base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X90Y76     base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e0/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X82Y64     base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.sync_tw_addr/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[26][1]_srl27/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X86Y65     base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.sync_tw_addr/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[26][2]_srl27/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X86Y67     base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.sync_tw_addr/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[26][4]_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y115    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.delay_fwd_inv/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[8][0]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y105    base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.delay_fwd_inv/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X82Y64     base_i/HDMI_FFT_LR/FFT_R/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_bf2_fwd_inv.bf2_fwd_inv_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][0]_srl18/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y99     base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y99     base_i/HDMI_FFT_LR/FFT_L/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  HDMI_test_0_PixelClk
  To Clock:  HDMI_test_0_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        6.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 3.626ns (54.310%)  route 3.050ns (45.690%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 16.419 - 13.468 ) 
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.004     3.301    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X4Y24         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     5.755 r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[15]
                         net (fo=2, routed)           1.172     6.927    base_i/HDMI_FFT_LR/HDMI_test_0/inst/data_l[2]
    SLICE_X90Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.051 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.051    base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_7_n_0
    SLICE_X90Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.584 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.584    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry_n_0
    SLICE_X90Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.741 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987     8.729    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0_n_2
    SLICE_X92Y119        LUT5 (Prop_lut5_I1_O)        0.358     9.087 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/green[7]_i_1/O
                         net (fo=2, routed)           0.891     9.978    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next[0]
    SLICE_X102Y124       FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.769    16.419    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X102Y124       FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.247    16.666    
                         clock uncertainty           -0.203    16.463    
    SLICE_X102Y124       FDRE (Setup_fdre_C_D)       -0.235    16.228    base_i/HDMI_FFT_LR/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         16.228    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 3.626ns (58.628%)  route 2.559ns (41.372%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 16.422 - 13.468 ) 
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.004     3.301    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X4Y24         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     5.755 r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[15]
                         net (fo=2, routed)           1.172     6.927    base_i/HDMI_FFT_LR/HDMI_test_0/inst/data_l[2]
    SLICE_X90Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.051 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.051    base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_7_n_0
    SLICE_X90Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.584 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.584    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry_n_0
    SLICE_X90Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.741 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987     8.729    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0_n_2
    SLICE_X92Y119        LUT5 (Prop_lut5_I1_O)        0.358     9.087 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/green[7]_i_1/O
                         net (fo=2, routed)           0.400     9.486    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next[0]
    SLICE_X92Y119        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.772    16.422    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X92Y119        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[2]/C
                         clock pessimism              0.247    16.669    
                         clock uncertainty           -0.203    16.466    
    SLICE_X92Y119        FDRE (Setup_fdre_C_D)       -0.232    16.234    base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[2]
  -------------------------------------------------------------------
                         required time                         16.234    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 3.600ns (56.892%)  route 2.728ns (43.108%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 16.422 - 13.468 ) 
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.004     3.301    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X4Y24         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     5.755 r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[15]
                         net (fo=2, routed)           1.172     6.927    base_i/HDMI_FFT_LR/HDMI_test_0/inst/data_l[2]
    SLICE_X90Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.051 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.051    base_i/HDMI_FFT_LR/HDMI_test_0/inst/i__carry_i_7_n_0
    SLICE_X90Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.584 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.584    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry_n_0
    SLICE_X90Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.741 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987     8.729    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next2_inferred__0/i__carry__0_n_2
    SLICE_X92Y119        LUT5 (Prop_lut5_I1_O)        0.332     9.061 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr[1]_i_1/O
                         net (fo=1, routed)           0.569     9.629    base_i/HDMI_FFT_LR/HDMI_test_0/inst/state_Next__0[1]
    SLICE_X92Y119        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.772    16.422    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X92Y119        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[1]/C
                         clock pessimism              0.247    16.669    
                         clock uncertainty           -0.203    16.466    
    SLICE_X92Y119        FDRE (Setup_fdre_C_D)       -0.045    16.421    base_i/HDMI_FFT_LR/HDMI_test_0/inst/FSM_onehot_state_Curr_reg[1]
  -------------------------------------------------------------------
                         required time                         16.421    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.828ns (17.769%)  route 3.832ns (82.231%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 16.363 - 13.468 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.909     3.206    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X88Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.456     3.662 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=3, routed)           1.253     4.915    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[2]
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.124     5.039 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4/O
                         net (fo=2, routed)           0.846     5.885    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4_n_0
    SLICE_X88Y115        LUT5 (Prop_lut5_I0_O)        0.124     6.009 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2/O
                         net (fo=1, routed)           0.928     6.937    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2_n_0
    SLICE_X86Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.061 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1/O
                         net (fo=11, routed)          0.804     7.866    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1_n_0
    SLICE_X87Y118        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.713    16.363    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X87Y118        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[10]/C
                         clock pessimism              0.284    16.647    
                         clock uncertainty           -0.203    16.444    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    16.015    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[10]
  -------------------------------------------------------------------
                         required time                         16.015    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  8.149    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.828ns (17.769%)  route 3.832ns (82.231%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 16.363 - 13.468 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.909     3.206    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X88Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.456     3.662 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=3, routed)           1.253     4.915    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[2]
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.124     5.039 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4/O
                         net (fo=2, routed)           0.846     5.885    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4_n_0
    SLICE_X88Y115        LUT5 (Prop_lut5_I0_O)        0.124     6.009 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2/O
                         net (fo=1, routed)           0.928     6.937    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2_n_0
    SLICE_X86Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.061 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1/O
                         net (fo=11, routed)          0.804     7.866    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1_n_0
    SLICE_X87Y118        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.713    16.363    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X87Y118        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[11]/C
                         clock pessimism              0.284    16.647    
                         clock uncertainty           -0.203    16.444    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    16.015    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[11]
  -------------------------------------------------------------------
                         required time                         16.015    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  8.149    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.828ns (17.769%)  route 3.832ns (82.231%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 16.363 - 13.468 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.909     3.206    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X88Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.456     3.662 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=3, routed)           1.253     4.915    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[2]
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.124     5.039 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4/O
                         net (fo=2, routed)           0.846     5.885    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4_n_0
    SLICE_X88Y115        LUT5 (Prop_lut5_I0_O)        0.124     6.009 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2/O
                         net (fo=1, routed)           0.928     6.937    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2_n_0
    SLICE_X86Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.061 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1/O
                         net (fo=11, routed)          0.804     7.866    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1_n_0
    SLICE_X87Y118        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.713    16.363    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X87Y118        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[9]/C
                         clock pessimism              0.284    16.647    
                         clock uncertainty           -0.203    16.444    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    16.015    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                         16.015    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  8.149    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.828ns (18.313%)  route 3.693ns (81.687%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 16.365 - 13.468 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.909     3.206    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X88Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.456     3.662 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=3, routed)           1.253     4.915    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[2]
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.124     5.039 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4/O
                         net (fo=2, routed)           0.846     5.885    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4_n_0
    SLICE_X88Y115        LUT5 (Prop_lut5_I0_O)        0.124     6.009 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2/O
                         net (fo=1, routed)           0.928     6.937    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2_n_0
    SLICE_X86Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.061 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1/O
                         net (fo=11, routed)          0.666     7.727    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1_n_0
    SLICE_X87Y117        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.715    16.365    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X87Y117        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.284    16.649    
                         clock uncertainty           -0.203    16.446    
    SLICE_X87Y117        FDRE (Setup_fdre_C_R)       -0.429    16.017    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         16.017    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.828ns (18.313%)  route 3.693ns (81.687%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 16.365 - 13.468 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.909     3.206    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X88Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.456     3.662 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=3, routed)           1.253     4.915    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[2]
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.124     5.039 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4/O
                         net (fo=2, routed)           0.846     5.885    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4_n_0
    SLICE_X88Y115        LUT5 (Prop_lut5_I0_O)        0.124     6.009 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2/O
                         net (fo=1, routed)           0.928     6.937    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2_n_0
    SLICE_X86Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.061 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1/O
                         net (fo=11, routed)          0.666     7.727    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1_n_0
    SLICE_X87Y117        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.715    16.365    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X87Y117        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[6]/C
                         clock pessimism              0.284    16.649    
                         clock uncertainty           -0.203    16.446    
    SLICE_X87Y117        FDRE (Setup_fdre_C_R)       -0.429    16.017    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                         16.017    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.828ns (18.313%)  route 3.693ns (81.687%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 16.365 - 13.468 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.909     3.206    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X88Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.456     3.662 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=3, routed)           1.253     4.915    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[2]
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.124     5.039 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4/O
                         net (fo=2, routed)           0.846     5.885    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4_n_0
    SLICE_X88Y115        LUT5 (Prop_lut5_I0_O)        0.124     6.009 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2/O
                         net (fo=1, routed)           0.928     6.937    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2_n_0
    SLICE_X86Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.061 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1/O
                         net (fo=11, routed)          0.666     7.727    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1_n_0
    SLICE_X87Y117        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.715    16.365    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X87Y117        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[7]/C
                         clock pessimism              0.284    16.649    
                         clock uncertainty           -0.203    16.446    
    SLICE_X87Y117        FDRE (Setup_fdre_C_R)       -0.429    16.017    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                         16.017    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.828ns (18.313%)  route 3.693ns (81.687%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 16.365 - 13.468 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.909     3.206    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X88Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.456     3.662 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=3, routed)           1.253     4.915    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[2]
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.124     5.039 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4/O
                         net (fo=2, routed)           0.846     5.885    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[11]_i_4_n_0
    SLICE_X88Y115        LUT5 (Prop_lut5_I0_O)        0.124     6.009 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2/O
                         net (fo=1, routed)           0.928     6.937    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_2_n_0
    SLICE_X86Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.061 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1/O
                         net (fo=11, routed)          0.666     7.727    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[11]_i_1_n_0
    SLICE_X87Y117        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.715    16.365    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X87Y117        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[8]/C
                         clock pessimism              0.284    16.649    
                         clock uncertainty           -0.203    16.446    
    SLICE_X87Y117        FDRE (Setup_fdre_C_R)       -0.429    16.017    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                         16.017    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  8.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.686%)  route 0.254ns (64.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.660     0.998    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X89Y118        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[4]/Q
                         net (fo=2, routed)           0.254     1.393    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/addrb[4]
    RAMB36_X4Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.999     1.367    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/clkb
    RAMB36_X4Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.268     1.099    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.282    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.636     0.974    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y89        FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.170    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X113Y89        FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.908     1.276    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y89        FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.302     0.974    
    SLICE_X113Y89        FDRE (Hold_fdre_C_D)         0.075     1.049    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.662     1.000    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X88Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.141     1.141 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=3, routed)           0.063     1.204    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX[2]
    SLICE_X89Y116        LUT5 (Prop_lut5_I3_O)        0.045     1.249 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/hSync_i_1/O
                         net (fo=1, routed)           0.000     1.249    base_i/HDMI_FFT_LR/HDMI_test_0/inst/hSync0
    SLICE_X89Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.934     1.302    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X89Y116        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/hSync_reg/C
                         clock pessimism             -0.289     1.013    
    SLICE_X89Y116        FDRE (Hold_fdre_C_D)         0.092     1.105    base_i/HDMI_FFT_LR/HDMI_test_0/inst/hSync_reg
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.636     0.974    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.164     1.138 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.193    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.908     1.276    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.302     0.974    
    SLICE_X112Y88        FDPE (Hold_fdpe_C_D)         0.060     1.034    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.713     1.051    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y118       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDPE (Prop_fdpe_C_Q)         0.164     1.215 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.271    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y118       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.987     1.355    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y118       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.304     1.051    
    SLICE_X112Y118       FDPE (Hold_fdpe_C_D)         0.060     1.111    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.030%)  route 0.313ns (68.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.660     0.998    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X89Y118        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[3]/Q
                         net (fo=2, routed)           0.313     1.452    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/addrb[3]
    RAMB36_X4Y24         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.994     1.362    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/clkb
    RAMB36_X4Y24         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.268     1.094    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.277    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.661     0.999    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X87Y117        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDRE (Prop_fdre_C_Q)         0.141     1.140 f  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[5]/Q
                         net (fo=7, routed)           0.123     1.263    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[5]
    SLICE_X86Y117        LUT5 (Prop_lut5_I1_O)        0.045     1.308 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[0]_i_1/O
                         net (fo=1, routed)           0.000     1.308    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[0]_i_1_n_0
    SLICE_X86Y117        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.933     1.301    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X86Y117        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[0]/C
                         clock pessimism             -0.289     1.012    
    SLICE_X86Y117        FDRE (Hold_fdre_C_D)         0.120     1.132    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.325%)  route 0.324ns (69.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.659     0.997    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X89Y119        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[6]/Q
                         net (fo=2, routed)           0.324     1.462    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/addrb[6]
    RAMB36_X4Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.999     1.367    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/clkb
    RAMB36_X4Y23         RAMB36E1                                     r  base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.268     1.099    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.282    base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.353%)  route 0.123ns (46.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.661     0.999    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X87Y117        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDRE (Prop_fdre_C_Q)         0.141     1.140 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY_reg[7]/Q
                         net (fo=3, routed)           0.123     1.263    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterY[7]
    SLICE_X89Y118        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.932     1.300    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG
    SLICE_X89Y118        FDRE                                         r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[7]/C
                         clock pessimism             -0.288     1.012    
    SLICE_X89Y118        FDRE (Hold_fdre_C_D)         0.071     1.083    base_i/HDMI_FFT_LR/HDMI_test_0/inst/addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             HDMI_test_0_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.010%)  route 0.153ns (51.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.710     1.048    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y129       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDRE (Prop_fdre_C_Q)         0.141     1.189 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.153     1.342    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X111Y129       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.985     1.353    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y129       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism             -0.268     1.085    
    SLICE_X111Y129       FDRE (Hold_fdre_C_D)         0.070     1.155    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HDMI_test_0_PixelClk
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X4Y24     base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_l_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X4Y23     base_i/HDMI_FFT_LR/FFT_BRAM_0/inst/xpm_memory_sdpram_r_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X91Y120    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X91Y122    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X91Y122    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X91Y120    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X91Y120    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       13.468      86.532     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y123   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y123   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y123   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y123   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y128   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y128   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y128   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y128   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X91Y120    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X91Y122    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X91Y122    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X91Y120    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X91Y120    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X91Y120    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X91Y121    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X91Y121    base_i/HDMI_FFT_LR/HDMI_test_0/inst/CounterX_l_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.468      86.532     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y29   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y129    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y122    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y121    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y30   base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y1  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    base_i/HDMI_FFT_LR/HDMI_test_0/inst/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_12_288_base_clk_wiz_10MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        8.565ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.565ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.170ns  (logic 0.419ns (35.827%)  route 0.751ns (64.173%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.751     1.170    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X31Y45         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y45         FDRE (Setup_fdre_C_D)       -0.265     9.735    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                  8.565    

Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.229ns  (logic 0.456ns (37.113%)  route 0.773ns (62.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.773     1.229    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X52Y54         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y54         FDRE (Setup_fdre_C_D)       -0.093     9.907    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.680ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.225ns  (logic 0.456ns (37.216%)  route 0.769ns (62.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.769     1.225    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X53Y54         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y54         FDRE (Setup_fdre_C_D)       -0.095     9.905    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                  8.680    

Slack (MET) :             8.688ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.047ns  (logic 0.419ns (40.018%)  route 0.628ns (59.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.628     1.047    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X31Y45         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y45         FDRE (Setup_fdre_C_D)       -0.265     9.735    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  8.688    

Slack (MET) :             8.691ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.039ns  (logic 0.419ns (40.323%)  route 0.620ns (59.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.620     1.039    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X52Y54         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y54         FDRE (Setup_fdre_C_D)       -0.270     9.730    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                  8.691    

Slack (MET) :             8.693ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.040ns  (logic 0.419ns (40.294%)  route 0.621ns (59.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.621     1.040    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X52Y54         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y54         FDRE (Setup_fdre_C_D)       -0.267     9.733    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  8.693    

Slack (MET) :             8.819ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.913ns  (logic 0.419ns (45.888%)  route 0.494ns (54.112%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.494     0.913    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X31Y45         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y45         FDRE (Setup_fdre_C_D)       -0.268     9.732    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                  8.819    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.895ns  (logic 0.419ns (46.802%)  route 0.476ns (53.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.476     0.895    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X28Y47         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y47         FDRE (Setup_fdre_C_D)       -0.267     9.733    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                  8.838    

Slack (MET) :             8.849ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.164%)  route 0.600ns (56.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.600     1.056    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X51Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y55         FDRE (Setup_fdre_C_D)       -0.095     9.905    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.849    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12_288_base_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.164%)  route 0.451ns (51.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.451     0.870    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X29Y47         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y47         FDRE (Setup_fdre_C_D)       -0.270     9.730    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  8.860    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12_288_base_clk_wiz_10MHz_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       79.962ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.962ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.143ns  (logic 0.419ns (36.662%)  route 0.724ns (63.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.724     1.143    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X52Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X52Y55         FDRE (Setup_fdre_C_D)       -0.275    81.105    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         81.105    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                 79.962    

Slack (MET) :             80.058ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.229ns  (logic 0.456ns (37.113%)  route 0.773ns (62.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.773     1.229    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X52Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X52Y55         FDRE (Setup_fdre_C_D)       -0.093    81.287    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         81.287    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                 80.058    

Slack (MET) :             80.115ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.047ns  (logic 0.419ns (40.003%)  route 0.628ns (59.997%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.628     1.047    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X26Y50         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)       -0.218    81.162    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         81.162    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 80.115    

Slack (MET) :             80.154ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.489%)  route 0.591ns (58.511%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.591     1.010    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X50Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X50Y55         FDRE (Setup_fdre_C_D)       -0.216    81.164    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         81.164    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 80.154    

Slack (MET) :             80.221ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.950%)  route 0.473ns (53.050%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.473     0.892    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X29Y51         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X29Y51         FDRE (Setup_fdre_C_D)       -0.267    81.113    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         81.113    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 80.221    

Slack (MET) :             80.223ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.112ns  (logic 0.518ns (46.586%)  route 0.594ns (53.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.594     1.112    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X50Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X50Y55         FDRE (Setup_fdre_C_D)       -0.045    81.335    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         81.335    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                 80.223    

Slack (MET) :             80.240ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.422%)  route 0.503ns (54.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.503     0.922    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X26Y50         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)       -0.218    81.162    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         81.162    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                 80.240    

Slack (MET) :             80.275ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.101%)  route 0.602ns (56.899%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.602     1.058    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X26Y50         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)       -0.047    81.333    base_i/Audio_controller/i2s_audio_stream/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         81.333    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 80.275    

Slack (MET) :             80.289ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.670%)  route 0.588ns (56.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.588     1.044    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X50Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X50Y55         FDRE (Setup_fdre_C_D)       -0.047    81.333    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         81.333    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 80.289    

Slack (MET) :             80.289ns  (required time - arrival time)
  Source:                 base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_288_base_clk_wiz_10MHz_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.046ns  (logic 0.456ns (43.601%)  route 0.590ns (56.399%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55                                      0.000     0.000 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.590     1.046    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X50Y55         FDRE                                         r  base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X50Y55         FDRE (Setup_fdre_C_D)       -0.045    81.335    base_i/Audio_controller/i2s_audio_stream/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         81.335    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 80.289    





---------------------------------------------------------------------------------------------------
From Clock:  HDMI_test_0_PixelClk
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        6.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.478ns (8.385%)  route 5.222ns (91.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 17.535 - 13.468 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.049     3.346    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y118       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDPE (Prop_fdpe_C_Q)         0.478     3.824 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.222     9.046    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.535    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.059    17.476    
                         clock uncertainty           -0.462    17.014    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    15.994    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.994    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  6.947    

Slack (MET) :             7.086ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.478ns (8.594%)  route 5.084ns (91.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 17.535 - 13.468 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.049     3.346    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y118       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDPE (Prop_fdpe_C_Q)         0.478     3.824 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.084     8.908    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.535    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.059    17.476    
                         clock uncertainty           -0.462    17.014    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    15.994    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.994    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  7.086    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 0.478ns (8.829%)  route 4.936ns (91.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 17.534 - 13.468 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.049     3.346    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y118       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDPE (Prop_fdpe_C_Q)         0.478     3.824 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.936     8.760    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.534    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.059    17.475    
                         clock uncertainty           -0.462    17.013    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    15.993    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.993    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 0.478ns (9.078%)  route 4.787ns (90.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 17.534 - 13.468 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.049     3.346    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y118       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDPE (Prop_fdpe_C_Q)         0.478     3.824 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.787     8.611    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.534    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.059    17.475    
                         clock uncertainty           -0.462    17.013    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    15.993    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.993    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.527ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 0.478ns (9.341%)  route 4.639ns (90.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 17.532 - 13.468 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.049     3.346    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y118       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDPE (Prop_fdpe_C_Q)         0.478     3.824 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.639     8.463    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.825    17.532    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.059    17.473    
                         clock uncertainty           -0.462    17.011    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    15.991    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.991    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  7.527    

Slack (MET) :             7.676ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 0.478ns (9.620%)  route 4.491ns (90.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 17.532 - 13.468 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.049     3.346    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y118       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDPE (Prop_fdpe_C_Q)         0.478     3.824 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.491     8.315    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.825    17.532    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.059    17.473    
                         clock uncertainty           -0.462    17.011    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    15.991    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.991    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  7.676    

Slack (MET) :             7.997ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.478ns (10.281%)  route 4.171ns (89.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 17.534 - 13.468 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.049     3.346    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y118       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDPE (Prop_fdpe_C_Q)         0.478     3.824 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.171     7.995    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.534    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.059    17.475    
                         clock uncertainty           -0.462    17.013    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    15.993    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.993    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  7.997    

Slack (MET) :             8.145ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 0.478ns (10.620%)  route 4.023ns (89.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 17.534 - 13.468 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.049     3.346    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y118       FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDPE (Prop_fdpe_C_Q)         0.478     3.824 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.023     7.847    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.534    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.059    17.475    
                         clock uncertainty           -0.462    17.013    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    15.993    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.993    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  8.145    

Slack (MET) :             9.096ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.518ns (13.115%)  route 3.432ns (86.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 17.535 - 13.468 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.046     3.343    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y128       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDSE (Prop_fdse_C_Q)         0.518     3.861 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.432     7.293    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y129        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.535    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.059    17.476    
                         clock uncertainty           -0.462    17.014    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    16.389    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         16.389    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                  9.096    

Slack (MET) :             9.126ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.456ns (11.629%)  route 3.465ns (88.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 17.534 - 13.468 ) 
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         2.043     3.340    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDSE (Prop_fdse_C_Q)         0.456     3.796 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.465     7.261    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.974    13.808    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.891 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    15.616    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    15.707 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    17.534    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.059    17.475    
                         clock uncertainty           -0.462    17.013    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    16.388    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         16.388    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  9.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.164ns (11.759%)  route 1.231ns (88.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.707     1.045    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.164     1.209 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           1.231     2.440    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.978     1.766    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.786    
                         clock uncertainty            0.462     2.248    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.267    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.141ns (10.121%)  route 1.252ns (89.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.710     1.048    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y121       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.141     1.189 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.252     2.441    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.979     1.767    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.787    
                         clock uncertainty            0.462     2.249    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.268    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.164ns (11.624%)  route 1.247ns (88.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.711     1.049    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDSE (Prop_fdse_C_Q)         0.164     1.213 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           1.247     2.460    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.768    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.788    
                         clock uncertainty            0.462     2.250    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.269    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.148ns (10.894%)  route 1.211ns (89.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.711     1.049    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.148     1.197 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.211     2.408    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.768    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.788    
                         clock uncertainty            0.462     2.250    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     2.216    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.164ns (11.591%)  route 1.251ns (88.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.711     1.049    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.164     1.213 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           1.251     2.464    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.768    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.788    
                         clock uncertainty            0.462     2.250    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.269    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.141ns (9.859%)  route 1.289ns (90.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.707     1.045    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y125       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141     1.186 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           1.289     2.475    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.978     1.766    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.786    
                         clock uncertainty            0.462     2.248    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.267    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.164ns (11.442%)  route 1.269ns (88.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.707     1.045    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.164     1.209 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           1.269     2.478    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.978     1.766    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.786    
                         clock uncertainty            0.462     2.248    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.267    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.141ns (9.834%)  route 1.293ns (90.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.710     1.048    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     1.189 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           1.293     2.482    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.979     1.767    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.787    
                         clock uncertainty            0.462     2.249    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.268    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.164ns (11.387%)  route 1.276ns (88.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.711     1.049    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDSE (Prop_fdse_C_Q)         0.164     1.213 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           1.276     2.489    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.768    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.020     1.788    
                         clock uncertainty            0.462     2.250    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.269    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.164ns (11.312%)  route 1.286ns (88.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.707     1.045    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y124       FDSE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDSE (Prop_fdse_C_Q)         0.164     1.209 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           1.286     2.495    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.367     0.130    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.183 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     0.759    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.788 r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.978     1.766    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.020     1.786    
                         clock uncertainty            0.462     2.248    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.267    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  HDMI_test_0_PixelClk
  To Clock:  HDMI_test_0_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack       11.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.655ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 16.336 - 13.468 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.865     3.162    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.478     3.640 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     4.220    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y88        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.686    16.336    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.272    16.608    
                         clock uncertainty           -0.203    16.405    
    SLICE_X113Y88        FDPE (Recov_fdpe_C_PRE)     -0.530    15.875    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         15.875    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                 11.655    

Slack (MET) :             11.655ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 16.336 - 13.468 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.865     3.162    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.478     3.640 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     4.220    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y88        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.686    16.336    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.272    16.608    
                         clock uncertainty           -0.203    16.405    
    SLICE_X113Y88        FDPE (Recov_fdpe_C_PRE)     -0.530    15.875    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.875    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                 11.655    

Slack (MET) :             11.655ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 16.336 - 13.468 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.865     3.162    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.478     3.640 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     4.220    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y88        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.686    16.336    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.272    16.608    
                         clock uncertainty           -0.203    16.405    
    SLICE_X113Y88        FDPE (Recov_fdpe_C_PRE)     -0.530    15.875    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.875    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                 11.655    

Slack (MET) :             11.655ns  (required time - arrival time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (HDMI_test_0_PixelClk rise@13.468ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 16.336 - 13.468 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.806     3.100    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.889     1.196    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.865     3.162    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.478     3.640 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     4.220    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y88        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.556    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.647 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       1.612    16.260    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           1.725    14.559    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.650 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         1.686    16.336    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.272    16.608    
                         clock uncertainty           -0.203    16.405    
    SLICE_X113Y88        FDPE (Recov_fdpe_C_PRE)     -0.530    15.875    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.875    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                 11.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.636     0.974    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.148     1.122 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     1.304    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y88        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.908     1.276    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.289     0.987    
    SLICE_X113Y88        FDPE (Remov_fdpe_C_PRE)     -0.148     0.839    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.636     0.974    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.148     1.122 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     1.304    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y88        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.908     1.276    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.289     0.987    
    SLICE_X113Y88        FDPE (Remov_fdpe_C_PRE)     -0.148     0.839    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.636     0.974    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.148     1.122 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     1.304    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y88        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.908     1.276    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.289     0.987    
    SLICE_X113Y88        FDPE (Remov_fdpe_C_PRE)     -0.148     0.839    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock HDMI_test_0_PixelClk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HDMI_test_0_PixelClk rise@0.000ns - HDMI_test_0_PixelClk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.597     0.933    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.529     0.312    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.338 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.636     0.974    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDPE (Prop_fdpe_C_Q)         0.148     1.122 f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     1.304    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y88        FDPE                                         f  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HDMI_test_0_PixelClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=23589, routed)       0.864     1.230    base_i/HDMI_FFT_LR/HDMI_test_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/MMCME2_BASE_INST/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.368 r  base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk_BUFG_inst/O
                         net (fo=149, routed)         0.908     1.276    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y88        FDPE                                         r  base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.289     0.987    
    SLICE_X113Y88        FDPE (Remov_fdpe_C_PRE)     -0.148     0.839    base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.466    





