{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604967490079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604967490080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 21:18:09 2020 " "Processing started: Mon Nov 09 21:18:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604967490080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967490080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off layer_test -c layer_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off layer_test -c layer_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967490080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604967491181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604967491181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_l1_n5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_l1_n5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_l1_n5-rtl " "Found design unit 1: ram_l1_n5-rtl" {  } { { "ram_l1_n5.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504541 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_l1_n5 " "Found entity 1: ram_l1_n5" {  } { { "ram_l1_n5.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_l1_n4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_l1_n4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_l1_n4-rtl " "Found design unit 1: ram_l1_n4-rtl" {  } { { "ram_l1_n4.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504542 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_l1_n4 " "Found entity 1: ram_l1_n4" {  } { { "ram_l1_n4.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_l1_n3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_l1_n3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_l1_n3-rtl " "Found design unit 1: ram_l1_n3-rtl" {  } { { "ram_l1_n3.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504544 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_l1_n3 " "Found entity 1: ram_l1_n3" {  } { { "ram_l1_n3.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_l1_n2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_l1_n2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_l1_n2-rtl " "Found design unit 1: ram_l1_n2-rtl" {  } { { "ram_l1_n2.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504545 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_l1_n2 " "Found entity 1: ram_l1_n2" {  } { { "ram_l1_n2.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_l1_n1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_l1_n1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_l1_n1-rtl " "Found design unit 1: ram_l1_n1-rtl" {  } { { "ram_l1_n1.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504546 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_l1_n1 " "Found entity 1: ram_l1_n1" {  } { { "ram_l1_n1.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_l1_n0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_l1_n0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_l1_n0-rtl " "Found design unit 1: ram_l1_n0-rtl" {  } { { "ram_l1_n0.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n0.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504547 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_l1_n0 " "Found entity 1: ram_l1_n0" {  } { { "ram_l1_n0.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron_l1_n5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron_l1_n5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron_l1_n5-rtl " "Found design unit 1: neuron_l1_n5-rtl" {  } { { "neuron_l1_n5.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n5.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504553 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron_l1_n5 " "Found entity 1: neuron_l1_n5" {  } { { "neuron_l1_n5.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron_l1_n4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron_l1_n4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron_l1_n4-rtl " "Found design unit 1: neuron_l1_n4-rtl" {  } { { "neuron_l1_n4.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n4.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504558 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron_l1_n4 " "Found entity 1: neuron_l1_n4" {  } { { "neuron_l1_n4.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron_l1_n3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron_l1_n3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron_l1_n3-rtl " "Found design unit 1: neuron_l1_n3-rtl" {  } { { "neuron_l1_n3.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n3.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504564 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron_l1_n3 " "Found entity 1: neuron_l1_n3" {  } { { "neuron_l1_n3.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron_l1_n2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron_l1_n2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron_l1_n2-rtl " "Found design unit 1: neuron_l1_n2-rtl" {  } { { "neuron_l1_n2.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504569 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron_l1_n2 " "Found entity 1: neuron_l1_n2" {  } { { "neuron_l1_n2.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron_l1_n1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron_l1_n1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron_l1_n1-rtl " "Found design unit 1: neuron_l1_n1-rtl" {  } { { "neuron_l1_n1.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504574 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron_l1_n1 " "Found entity 1: neuron_l1_n1" {  } { { "neuron_l1_n1.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron_l1_n0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron_l1_n0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron_l1_n0-rtl " "Found design unit 1: neuron_l1_n0-rtl" {  } { { "neuron_l1_n0.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504580 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron_l1_n0 " "Found entity 1: neuron_l1_n0" {  } { { "neuron_l1_n0.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac-bhv " "Found design unit 1: mac-bhv" {  } { { "mac.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/mac.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504585 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/mac.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_relu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lut_relu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut_relu-bhv " "Found design unit 1: lut_relu-bhv" {  } { { "lut_relu.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/lut_relu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504590 ""} { "Info" "ISGN_ENTITY_NAME" "1 lut_relu " "Found entity 1: lut_relu" {  } { { "lut_relu.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/lut_relu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer_test_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file layer_test_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file /users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Found design unit 1: fixed_pkg" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504607 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Found design unit 1: fixed_float_types" {  } { { "../ieee_proposed/fixed_float_types_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file layer_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 layer_test-bhv " "Found design unit 1: layer_test-bhv" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504621 ""} { "Info" "ISGN_ENTITY_NAME" "1 layer_test " "Found entity 1: layer_test" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967504621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967504621 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "layer_test " "Elaborating entity \"layer_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604967504736 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1604967504749 "|layer_test"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1604967504749 "|layer_test"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1604967504749 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_mac_n1 layer_test.vhd(41) " "Verilog HDL or VHDL warning at layer_test.vhd(41): object \"r_mac_n1\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967504749 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_mac_n2 layer_test.vhd(42) " "Verilog HDL or VHDL warning at layer_test.vhd(42): object \"r_mac_n2\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967504749 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_mac_n3 layer_test.vhd(43) " "Verilog HDL or VHDL warning at layer_test.vhd(43): object \"r_mac_n3\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967504749 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_mac_n4 layer_test.vhd(44) " "Verilog HDL or VHDL warning at layer_test.vhd(44): object \"r_mac_n4\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967504749 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_mac_n5 layer_test.vhd(45) " "Verilog HDL or VHDL warning at layer_test.vhd(45): object \"r_mac_n5\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967504749 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_done_n0 layer_test.vhd(48) " "Verilog HDL or VHDL warning at layer_test.vhd(48): object \"r_done_n0\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967504749 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_done_n1 layer_test.vhd(49) " "Verilog HDL or VHDL warning at layer_test.vhd(49): object \"r_done_n1\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967504749 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_done_n2 layer_test.vhd(50) " "Verilog HDL or VHDL warning at layer_test.vhd(50): object \"r_done_n2\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967504749 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_done_n3 layer_test.vhd(51) " "Verilog HDL or VHDL warning at layer_test.vhd(51): object \"r_done_n3\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967504749 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_done_n4 layer_test.vhd(52) " "Verilog HDL or VHDL warning at layer_test.vhd(52): object \"r_done_n4\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967504749 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_done_n5 layer_test.vhd(53) " "Verilog HDL or VHDL warning at layer_test.vhd(53): object \"r_done_n5\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967504749 "|layer_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron_l1_n0 neuron_l1_n0:n0 " "Elaborating entity \"neuron_l1_n0\" for hierarchy \"neuron_l1_n0:n0\"" {  } { { "layer_test.vhd" "n0" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967504750 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1604967504751 "|layer_test|neuron_l1_n0:n0"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1604967504751 "|layer_test|neuron_l1_n0:n0"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1604967504751 "|layer_test|neuron_l1_n0:n0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_wr neuron_l1_n0.vhd(38) " "VHDL Signal Declaration warning at neuron_l1_n0.vhd(38): used explicit default value for signal \"r_wr\" because signal was never assigned a value" {  } { { "neuron_l1_n0.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967504752 "|layer_test|neuron_l1_n0:n0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_data_in_ram neuron_l1_n0.vhd(40) " "VHDL Signal Declaration warning at neuron_l1_n0.vhd(40): used explicit default value for signal \"r_data_in_ram\" because signal was never assigned a value" {  } { { "neuron_l1_n0.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967504752 "|layer_test|neuron_l1_n0:n0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_l1_n0 neuron_l1_n0:n0\|ram_l1_n0:ram_n1 " "Elaborating entity \"ram_l1_n0\" for hierarchy \"neuron_l1_n0:n0\|ram_l1_n0:ram_n1\"" {  } { { "neuron_l1_n0.vhd" "ram_n1" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967504781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac neuron_l1_n0:n0\|mac:mac_n1 " "Elaborating entity \"mac\" for hierarchy \"neuron_l1_n0:n0\|mac:mac_n1\"" {  } { { "neuron_l1_n0.vhd" "mac_n1" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967504798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_relu neuron_l1_n0:n0\|lut_relu:act_relu " "Elaborating entity \"lut_relu\" for hierarchy \"neuron_l1_n0:n0\|lut_relu:act_relu\"" {  } { { "neuron_l1_n0.vhd" "act_relu" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967504809 ""}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967504822 "|layer_test|neuron_l1_n0:n0|lut_relu:act_relu"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967504822 "|layer_test|neuron_l1_n0:n0|lut_relu:act_relu"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967504822 "|layer_test|neuron_l1_n0:n0|lut_relu:act_relu"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967504822 "|layer_test|neuron_l1_n0:n0|lut_relu:act_relu"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967504822 "|layer_test|neuron_l1_n0:n0|lut_relu:act_relu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron_l1_n1 neuron_l1_n1:n1 " "Elaborating entity \"neuron_l1_n1\" for hierarchy \"neuron_l1_n1:n1\"" {  } { { "layer_test.vhd" "n1" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967504824 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_wr neuron_l1_n1.vhd(38) " "VHDL Signal Declaration warning at neuron_l1_n1.vhd(38): used explicit default value for signal \"r_wr\" because signal was never assigned a value" {  } { { "neuron_l1_n1.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n1.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967504825 "|layer_test|neuron_l1_n1:n1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_data_in_ram neuron_l1_n1.vhd(40) " "VHDL Signal Declaration warning at neuron_l1_n1.vhd(40): used explicit default value for signal \"r_data_in_ram\" because signal was never assigned a value" {  } { { "neuron_l1_n1.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n1.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967504825 "|layer_test|neuron_l1_n1:n1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_l1_n1 neuron_l1_n1:n1\|ram_l1_n1:ram_n1 " "Elaborating entity \"ram_l1_n1\" for hierarchy \"neuron_l1_n1:n1\|ram_l1_n1:ram_n1\"" {  } { { "neuron_l1_n1.vhd" "ram_n1" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n1.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967504851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron_l1_n2 neuron_l1_n2:n2 " "Elaborating entity \"neuron_l1_n2\" for hierarchy \"neuron_l1_n2:n2\"" {  } { { "layer_test.vhd" "n2" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967504896 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_wr neuron_l1_n2.vhd(38) " "VHDL Signal Declaration warning at neuron_l1_n2.vhd(38): used explicit default value for signal \"r_wr\" because signal was never assigned a value" {  } { { "neuron_l1_n2.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n2.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967504896 "|layer_test|neuron_l1_n2:n2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_data_in_ram neuron_l1_n2.vhd(40) " "VHDL Signal Declaration warning at neuron_l1_n2.vhd(40): used explicit default value for signal \"r_data_in_ram\" because signal was never assigned a value" {  } { { "neuron_l1_n2.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n2.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967504896 "|layer_test|neuron_l1_n2:n2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_l1_n2 neuron_l1_n2:n2\|ram_l1_n2:ram_n1 " "Elaborating entity \"ram_l1_n2\" for hierarchy \"neuron_l1_n2:n2\|ram_l1_n2:ram_n1\"" {  } { { "neuron_l1_n2.vhd" "ram_n1" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n2.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967504920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron_l1_n3 neuron_l1_n3:n3 " "Elaborating entity \"neuron_l1_n3\" for hierarchy \"neuron_l1_n3:n3\"" {  } { { "layer_test.vhd" "n3" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967504944 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_wr neuron_l1_n3.vhd(38) " "VHDL Signal Declaration warning at neuron_l1_n3.vhd(38): used explicit default value for signal \"r_wr\" because signal was never assigned a value" {  } { { "neuron_l1_n3.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n3.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967504944 "|layer_test|neuron_l1_n3:n3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_data_in_ram neuron_l1_n3.vhd(40) " "VHDL Signal Declaration warning at neuron_l1_n3.vhd(40): used explicit default value for signal \"r_data_in_ram\" because signal was never assigned a value" {  } { { "neuron_l1_n3.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n3.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967504944 "|layer_test|neuron_l1_n3:n3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_l1_n3 neuron_l1_n3:n3\|ram_l1_n3:ram_n1 " "Elaborating entity \"ram_l1_n3\" for hierarchy \"neuron_l1_n3:n3\|ram_l1_n3:ram_n1\"" {  } { { "neuron_l1_n3.vhd" "ram_n1" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n3.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967504969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron_l1_n4 neuron_l1_n4:n4 " "Elaborating entity \"neuron_l1_n4\" for hierarchy \"neuron_l1_n4:n4\"" {  } { { "layer_test.vhd" "n4" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967504989 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_wr neuron_l1_n4.vhd(38) " "VHDL Signal Declaration warning at neuron_l1_n4.vhd(38): used explicit default value for signal \"r_wr\" because signal was never assigned a value" {  } { { "neuron_l1_n4.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n4.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967504990 "|layer_test|neuron_l1_n4:n4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_data_in_ram neuron_l1_n4.vhd(40) " "VHDL Signal Declaration warning at neuron_l1_n4.vhd(40): used explicit default value for signal \"r_data_in_ram\" because signal was never assigned a value" {  } { { "neuron_l1_n4.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n4.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967504990 "|layer_test|neuron_l1_n4:n4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_l1_n4 neuron_l1_n4:n4\|ram_l1_n4:ram_n1 " "Elaborating entity \"ram_l1_n4\" for hierarchy \"neuron_l1_n4:n4\|ram_l1_n4:ram_n1\"" {  } { { "neuron_l1_n4.vhd" "ram_n1" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n4.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967505013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron_l1_n5 neuron_l1_n5:n5 " "Elaborating entity \"neuron_l1_n5\" for hierarchy \"neuron_l1_n5:n5\"" {  } { { "layer_test.vhd" "n5" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967505032 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_wr neuron_l1_n5.vhd(38) " "VHDL Signal Declaration warning at neuron_l1_n5.vhd(38): used explicit default value for signal \"r_wr\" because signal was never assigned a value" {  } { { "neuron_l1_n5.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n5.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967505033 "|layer_test|neuron_l1_n5:n5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_data_in_ram neuron_l1_n5.vhd(40) " "VHDL Signal Declaration warning at neuron_l1_n5.vhd(40): used explicit default value for signal \"r_data_in_ram\" because signal was never assigned a value" {  } { { "neuron_l1_n5.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n5.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967505033 "|layer_test|neuron_l1_n5:n5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_l1_n5 neuron_l1_n5:n5\|ram_l1_n5:ram_n1 " "Elaborating entity \"ram_l1_n5\" for hierarchy \"neuron_l1_n5:n5\|ram_l1_n5:ram_n1\"" {  } { { "neuron_l1_n5.vhd" "ram_n1" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n5.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967505061 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neuron_l1_n0:n0\|ram_l1_n0:ram_n1\|r_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neuron_l1_n0:n0\|ram_l1_n0:ram_n1\|r_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 50 " "Parameter NUMWORDS_A set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif " "Parameter INIT_FILE set to db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neuron_l1_n1:n1\|ram_l1_n1:ram_n1\|r_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neuron_l1_n1:n1\|ram_l1_n1:ram_n1\|r_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 50 " "Parameter NUMWORDS_A set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif " "Parameter INIT_FILE set to db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neuron_l1_n2:n2\|ram_l1_n2:ram_n1\|r_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neuron_l1_n2:n2\|ram_l1_n2:ram_n1\|r_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 50 " "Parameter NUMWORDS_A set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif " "Parameter INIT_FILE set to db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neuron_l1_n3:n3\|ram_l1_n3:ram_n1\|r_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neuron_l1_n3:n3\|ram_l1_n3:ram_n1\|r_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 50 " "Parameter NUMWORDS_A set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif " "Parameter INIT_FILE set to db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neuron_l1_n4:n4\|ram_l1_n4:ram_n1\|r_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neuron_l1_n4:n4\|ram_l1_n4:ram_n1\|r_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 50 " "Parameter NUMWORDS_A set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif " "Parameter INIT_FILE set to db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neuron_l1_n5:n5\|ram_l1_n5:ram_n1\|r_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neuron_l1_n5:n5\|ram_l1_n5:ram_n1\|r_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 50 " "Parameter NUMWORDS_A set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif " "Parameter INIT_FILE set to db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604967506166 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604967506166 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1604967506166 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron_l1_n0:n0\|mac:mac_n1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron_l1_n0:n0\|mac:mac_n1\|Mult0\"" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604967506168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron_l1_n1:n1\|mac:mac_n1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron_l1_n1:n1\|mac:mac_n1\|Mult0\"" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604967506168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron_l1_n2:n2\|mac:mac_n1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron_l1_n2:n2\|mac:mac_n1\|Mult0\"" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604967506168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron_l1_n3:n3\|mac:mac_n1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron_l1_n3:n3\|mac:mac_n1\|Mult0\"" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604967506168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron_l1_n4:n4\|mac:mac_n1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron_l1_n4:n4\|mac:mac_n1\|Mult0\"" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604967506168 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron_l1_n5:n5\|mac:mac_n1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron_l1_n5:n5\|mac:mac_n1\|Mult0\"" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604967506168 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1604967506168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron_l1_n0:n0\|ram_l1_n0:ram_n1\|altsyncram:r_mem_rtl_0 " "Elaborated megafunction instantiation \"neuron_l1_n0:n0\|ram_l1_n0:ram_n1\|altsyncram:r_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967506393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron_l1_n0:n0\|ram_l1_n0:ram_n1\|altsyncram:r_mem_rtl_0 " "Instantiated megafunction \"neuron_l1_n0:n0\|ram_l1_n0:ram_n1\|altsyncram:r_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 50 " "Parameter \"NUMWORDS_A\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506393 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604967506393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e971.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e971.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e971 " "Found entity 1: altsyncram_e971" {  } { { "db/altsyncram_e971.tdf" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_e971.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967506445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967506445 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "14 64 0 1 1 " "14 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "50 63 " "Addresses ranging from 50 to 63 are not initialized" {  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1604967506453 ""}  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1604967506453 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "50 64 C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif " "Memory depth (50) in the design file differs from memory depth (64) in the Memory Initialization File \"C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1604967506453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron_l1_n1:n1\|ram_l1_n1:ram_n1\|altsyncram:r_mem_rtl_0 " "Elaborated megafunction instantiation \"neuron_l1_n1:n1\|ram_l1_n1:ram_n1\|altsyncram:r_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967506545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron_l1_n1:n1\|ram_l1_n1:ram_n1\|altsyncram:r_mem_rtl_0 " "Instantiated megafunction \"neuron_l1_n1:n1\|ram_l1_n1:ram_n1\|altsyncram:r_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 50 " "Parameter \"NUMWORDS_A\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506545 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604967506545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_va71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_va71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_va71 " "Found entity 1: altsyncram_va71" {  } { { "db/altsyncram_va71.tdf" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_va71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967506582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967506582 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "14 64 0 1 1 " "14 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "50 63 " "Addresses ranging from 50 to 63 are not initialized" {  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1604967506584 ""}  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1604967506584 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "50 64 C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif " "Memory depth (50) in the design file differs from memory depth (64) in the Memory Initialization File \"C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n1_1e703c8c.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1604967506584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron_l1_n2:n2\|ram_l1_n2:ram_n1\|altsyncram:r_mem_rtl_0 " "Elaborated megafunction instantiation \"neuron_l1_n2:n2\|ram_l1_n2:ram_n1\|altsyncram:r_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967506637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron_l1_n2:n2\|ram_l1_n2:ram_n1\|altsyncram:r_mem_rtl_0 " "Instantiated megafunction \"neuron_l1_n2:n2\|ram_l1_n2:ram_n1\|altsyncram:r_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 50 " "Parameter \"NUMWORDS_A\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif " "Parameter \"INIT_FILE\" = \"db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506637 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604967506637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_td71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_td71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_td71 " "Found entity 1: altsyncram_td71" {  } { { "db/altsyncram_td71.tdf" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_td71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967506672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967506672 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "14 64 0 1 1 " "14 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "50 63 " "Addresses ranging from 50 to 63 are not initialized" {  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1604967506674 ""}  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1604967506674 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "50 64 C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif " "Memory depth (50) in the design file differs from memory depth (64) in the Memory Initialization File \"C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1604967506674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron_l1_n3:n3\|ram_l1_n3:ram_n1\|altsyncram:r_mem_rtl_0 " "Elaborated megafunction instantiation \"neuron_l1_n3:n3\|ram_l1_n3:ram_n1\|altsyncram:r_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967506731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron_l1_n3:n3\|ram_l1_n3:ram_n1\|altsyncram:r_mem_rtl_0 " "Instantiated megafunction \"neuron_l1_n3:n3\|ram_l1_n3:ram_n1\|altsyncram:r_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 50 " "Parameter \"NUMWORDS_A\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif " "Parameter \"INIT_FILE\" = \"db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506731 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604967506731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d871 " "Found entity 1: altsyncram_d871" {  } { { "db/altsyncram_d871.tdf" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_d871.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967506765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967506765 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "14 64 0 1 1 " "14 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "50 63 " "Addresses ranging from 50 to 63 are not initialized" {  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1604967506768 ""}  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1604967506768 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "50 64 C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif " "Memory depth (50) in the design file differs from memory depth (64) in the Memory Initialization File \"C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n3_65654c49.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1604967506768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron_l1_n4:n4\|ram_l1_n4:ram_n1\|altsyncram:r_mem_rtl_0 " "Elaborated megafunction instantiation \"neuron_l1_n4:n4\|ram_l1_n4:ram_n1\|altsyncram:r_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967506829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron_l1_n4:n4\|ram_l1_n4:ram_n1\|altsyncram:r_mem_rtl_0 " "Instantiated megafunction \"neuron_l1_n4:n4\|ram_l1_n4:ram_n1\|altsyncram:r_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 50 " "Parameter \"NUMWORDS_A\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif " "Parameter \"INIT_FILE\" = \"db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506830 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604967506830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a871 " "Found entity 1: altsyncram_a871" {  } { { "db/altsyncram_a871.tdf" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_a871.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967506865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967506865 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "14 64 0 1 1 " "14 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "50 63 " "Addresses ranging from 50 to 63 are not initialized" {  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1604967506868 ""}  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1604967506868 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "50 64 C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif " "Memory depth (50) in the design file differs from memory depth (64) in the Memory Initialization File \"C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1604967506868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron_l1_n5:n5\|ram_l1_n5:ram_n1\|altsyncram:r_mem_rtl_0 " "Elaborated megafunction instantiation \"neuron_l1_n5:n5\|ram_l1_n5:ram_n1\|altsyncram:r_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967506924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron_l1_n5:n5\|ram_l1_n5:ram_n1\|altsyncram:r_mem_rtl_0 " "Instantiated megafunction \"neuron_l1_n5:n5\|ram_l1_n5:ram_n1\|altsyncram:r_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 50 " "Parameter \"NUMWORDS_A\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif " "Parameter \"INIT_FILE\" = \"db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967506924 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604967506924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f971.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f971.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f971 " "Found entity 1: altsyncram_f971" {  } { { "db/altsyncram_f971.tdf" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_f971.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967506961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967506961 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "14 64 0 1 1 " "14 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "50 63 " "Addresses ranging from 50 to 63 are not initialized" {  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1604967506963 ""}  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1604967506963 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "50 64 C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif " "Memory depth (50) in the design file differs from memory depth (64) in the Memory Initialization File \"C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n5_138c6da.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1604967506963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron_l1_n0:n0\|mac:mac_n1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neuron_l1_n0:n0\|mac:mac_n1\|lpm_mult:Mult0\"" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967507062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron_l1_n0:n0\|mac:mac_n1\|lpm_mult:Mult0 " "Instantiated megafunction \"neuron_l1_n0:n0\|mac:mac_n1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967507062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967507062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967507062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967507062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967507062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967507062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967507062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967507062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967507062 ""}  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604967507062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/mult_36t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967507100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967507100 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_fxp_n0\[15\] GND " "Pin \"o_fxp_n0\[15\]\" is stuck at GND" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604967507671 "|layer_test|o_fxp_n0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fxp_n1\[15\] GND " "Pin \"o_fxp_n1\[15\]\" is stuck at GND" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604967507671 "|layer_test|o_fxp_n1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fxp_n2\[15\] GND " "Pin \"o_fxp_n2\[15\]\" is stuck at GND" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604967507671 "|layer_test|o_fxp_n2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fxp_n3\[15\] GND " "Pin \"o_fxp_n3\[15\]\" is stuck at GND" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604967507671 "|layer_test|o_fxp_n3[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fxp_n4\[15\] GND " "Pin \"o_fxp_n4\[15\]\" is stuck at GND" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604967507671 "|layer_test|o_fxp_n4[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fxp_n5\[15\] GND " "Pin \"o_fxp_n5\[15\]\" is stuck at GND" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604967507671 "|layer_test|o_fxp_n5[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604967507671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604967507760 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "neuron_l1_n0:n0\|ram_l1_n0:ram_n1\|altsyncram:r_mem_rtl_0\|altsyncram_e971:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"neuron_l1_n0:n0\|ram_l1_n0:ram_n1\|altsyncram:r_mem_rtl_0\|altsyncram_e971:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_e971.tdf" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_e971.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron_l1_n0.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd" 97 0 0 } } { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 163 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967508366 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "neuron_l1_n1:n1\|ram_l1_n1:ram_n1\|altsyncram:r_mem_rtl_0\|altsyncram_va71:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"neuron_l1_n1:n1\|ram_l1_n1:ram_n1\|altsyncram:r_mem_rtl_0\|altsyncram_va71:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_va71.tdf" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_va71.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron_l1_n1.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n1.vhd" 97 0 0 } } { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 164 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967508366 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "neuron_l1_n2:n2\|ram_l1_n2:ram_n1\|altsyncram:r_mem_rtl_0\|altsyncram_td71:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"neuron_l1_n2:n2\|ram_l1_n2:ram_n1\|altsyncram:r_mem_rtl_0\|altsyncram_td71:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_td71.tdf" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_td71.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron_l1_n2.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n2.vhd" 97 0 0 } } { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 165 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967508366 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "neuron_l1_n3:n3\|ram_l1_n3:ram_n1\|altsyncram:r_mem_rtl_0\|altsyncram_d871:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"neuron_l1_n3:n3\|ram_l1_n3:ram_n1\|altsyncram:r_mem_rtl_0\|altsyncram_d871:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d871.tdf" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_d871.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron_l1_n3.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n3.vhd" 97 0 0 } } { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 166 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967508366 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "neuron_l1_n4:n4\|ram_l1_n4:ram_n1\|altsyncram:r_mem_rtl_0\|altsyncram_a871:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"neuron_l1_n4:n4\|ram_l1_n4:ram_n1\|altsyncram:r_mem_rtl_0\|altsyncram_a871:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_a871.tdf" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_a871.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron_l1_n4.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n4.vhd" 97 0 0 } } { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 167 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967508367 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "neuron_l1_n5:n5\|ram_l1_n5:ram_n1\|altsyncram:r_mem_rtl_0\|altsyncram_f971:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"neuron_l1_n5:n5\|ram_l1_n5:ram_n1\|altsyncram:r_mem_rtl_0\|altsyncram_f971:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_f971.tdf" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/altsyncram_f971.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "neuron_l1_n5.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n5.vhd" 97 0 0 } } { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 168 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967508367 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604967508690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967508690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1415 " "Implemented 1415 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604967508942 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604967508942 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1190 " "Implemented 1190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604967508942 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1604967508942 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1604967508942 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604967508942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604967508995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 09 21:18:28 2020 " "Processing ended: Mon Nov 09 21:18:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604967508995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604967508995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604967508995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967508995 ""}
