-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mlkem_top is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC );
end;


architecture behav of mlkem_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "mlkem_top_mlkem_top,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.380000,HLS_SYN_LAT=269,HLS_SYN_TPT=267,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=1091,HLS_SYN_LUT=850,HLS_VERSION=2024_1}";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal mode : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_start_out : STD_LOGIC;
    signal entry_proc_U0_start_write : STD_LOGIC;
    signal entry_proc_U0_mode_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_mode_c_write : STD_LOGIC;
    signal read_phase_U0_ap_start : STD_LOGIC;
    signal read_phase_U0_ap_done : STD_LOGIC;
    signal read_phase_U0_ap_continue : STD_LOGIC;
    signal read_phase_U0_ap_idle : STD_LOGIC;
    signal read_phase_U0_ap_ready : STD_LOGIC;
    signal read_phase_U0_in_stream_TREADY : STD_LOGIC;
    signal read_phase_U0_coeff_stream_din : STD_LOGIC_VECTOR (15 downto 0);
    signal read_phase_U0_coeff_stream_write : STD_LOGIC;
    signal process_phase_U0_ap_start : STD_LOGIC;
    signal process_phase_U0_ap_done : STD_LOGIC;
    signal process_phase_U0_ap_continue : STD_LOGIC;
    signal process_phase_U0_ap_idle : STD_LOGIC;
    signal process_phase_U0_ap_ready : STD_LOGIC;
    signal process_phase_U0_start_out : STD_LOGIC;
    signal process_phase_U0_start_write : STD_LOGIC;
    signal process_phase_U0_mode_read : STD_LOGIC;
    signal process_phase_U0_coeff_stream_read : STD_LOGIC;
    signal process_phase_U0_result_stream_din : STD_LOGIC_VECTOR (15 downto 0);
    signal process_phase_U0_result_stream_write : STD_LOGIC;
    signal write_phase_U0_ap_start : STD_LOGIC;
    signal write_phase_U0_ap_done : STD_LOGIC;
    signal write_phase_U0_ap_continue : STD_LOGIC;
    signal write_phase_U0_ap_idle : STD_LOGIC;
    signal write_phase_U0_ap_ready : STD_LOGIC;
    signal write_phase_U0_result_stream_read : STD_LOGIC;
    signal write_phase_U0_out_stream_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal write_phase_U0_out_stream_TVALID : STD_LOGIC;
    signal write_phase_U0_out_stream_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal write_phase_U0_out_stream_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal write_phase_U0_out_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal mode_c_full_n : STD_LOGIC;
    signal mode_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mode_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal mode_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal mode_c_empty_n : STD_LOGIC;
    signal coeff_stream_full_n : STD_LOGIC;
    signal coeff_stream_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal coeff_stream_num_data_valid : STD_LOGIC_VECTOR (8 downto 0);
    signal coeff_stream_fifo_cap : STD_LOGIC_VECTOR (8 downto 0);
    signal coeff_stream_empty_n : STD_LOGIC;
    signal result_stream_full_n : STD_LOGIC;
    signal result_stream_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal result_stream_num_data_valid : STD_LOGIC_VECTOR (8 downto 0);
    signal result_stream_fifo_cap : STD_LOGIC_VECTOR (8 downto 0);
    signal result_stream_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_read_phase_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_read_phase_U0_ap_ready : STD_LOGIC;
    signal start_for_process_phase_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_process_phase_U0_full_n : STD_LOGIC;
    signal start_for_process_phase_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_process_phase_U0_empty_n : STD_LOGIC;
    signal start_for_write_phase_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_write_phase_U0_full_n : STD_LOGIC;
    signal start_for_write_phase_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_write_phase_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component mlkem_top_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        mode : IN STD_LOGIC_VECTOR (31 downto 0);
        mode_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mode_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mode_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        mode_c_full_n : IN STD_LOGIC;
        mode_c_write : OUT STD_LOGIC );
    end component;


    component mlkem_top_read_phase IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        in_stream_TVALID : IN STD_LOGIC;
        in_stream_TREADY : OUT STD_LOGIC;
        in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        coeff_stream_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        coeff_stream_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        coeff_stream_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        coeff_stream_full_n : IN STD_LOGIC;
        coeff_stream_write : OUT STD_LOGIC );
    end component;


    component mlkem_top_process_phase IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        mode_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mode_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mode_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        mode_empty_n : IN STD_LOGIC;
        mode_read : OUT STD_LOGIC;
        coeff_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        coeff_stream_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        coeff_stream_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        coeff_stream_empty_n : IN STD_LOGIC;
        coeff_stream_read : OUT STD_LOGIC;
        result_stream_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        result_stream_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        result_stream_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        result_stream_full_n : IN STD_LOGIC;
        result_stream_write : OUT STD_LOGIC );
    end component;


    component mlkem_top_write_phase IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        result_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        result_stream_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        result_stream_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        result_stream_empty_n : IN STD_LOGIC;
        result_stream_read : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component mlkem_top_fifo_w32_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlkem_top_fifo_w16_d256_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlkem_top_start_for_process_phase_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlkem_top_start_for_write_phase_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mlkem_top_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        mode : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    control_s_axi_U : component mlkem_top_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        mode => mode,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    entry_proc_U0 : component mlkem_top_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => entry_proc_U0_ap_start,
        start_full_n => start_for_process_phase_U0_full_n,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        start_out => entry_proc_U0_start_out,
        start_write => entry_proc_U0_start_write,
        mode => mode,
        mode_c_din => entry_proc_U0_mode_c_din,
        mode_c_num_data_valid => mode_c_num_data_valid,
        mode_c_fifo_cap => mode_c_fifo_cap,
        mode_c_full_n => mode_c_full_n,
        mode_c_write => entry_proc_U0_mode_c_write);

    read_phase_U0 : component mlkem_top_read_phase
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => read_phase_U0_ap_start,
        ap_done => read_phase_U0_ap_done,
        ap_continue => read_phase_U0_ap_continue,
        ap_idle => read_phase_U0_ap_idle,
        ap_ready => read_phase_U0_ap_ready,
        in_stream_TDATA => in_stream_TDATA,
        in_stream_TVALID => in_stream_TVALID,
        in_stream_TREADY => read_phase_U0_in_stream_TREADY,
        in_stream_TKEEP => in_stream_TKEEP,
        in_stream_TSTRB => in_stream_TSTRB,
        in_stream_TLAST => in_stream_TLAST,
        coeff_stream_din => read_phase_U0_coeff_stream_din,
        coeff_stream_num_data_valid => coeff_stream_num_data_valid,
        coeff_stream_fifo_cap => coeff_stream_fifo_cap,
        coeff_stream_full_n => coeff_stream_full_n,
        coeff_stream_write => read_phase_U0_coeff_stream_write);

    process_phase_U0 : component mlkem_top_process_phase
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => process_phase_U0_ap_start,
        start_full_n => start_for_write_phase_U0_full_n,
        ap_done => process_phase_U0_ap_done,
        ap_continue => process_phase_U0_ap_continue,
        ap_idle => process_phase_U0_ap_idle,
        ap_ready => process_phase_U0_ap_ready,
        start_out => process_phase_U0_start_out,
        start_write => process_phase_U0_start_write,
        mode_dout => mode_c_dout,
        mode_num_data_valid => mode_c_num_data_valid,
        mode_fifo_cap => mode_c_fifo_cap,
        mode_empty_n => mode_c_empty_n,
        mode_read => process_phase_U0_mode_read,
        coeff_stream_dout => coeff_stream_dout,
        coeff_stream_num_data_valid => coeff_stream_num_data_valid,
        coeff_stream_fifo_cap => coeff_stream_fifo_cap,
        coeff_stream_empty_n => coeff_stream_empty_n,
        coeff_stream_read => process_phase_U0_coeff_stream_read,
        result_stream_din => process_phase_U0_result_stream_din,
        result_stream_num_data_valid => result_stream_num_data_valid,
        result_stream_fifo_cap => result_stream_fifo_cap,
        result_stream_full_n => result_stream_full_n,
        result_stream_write => process_phase_U0_result_stream_write);

    write_phase_U0 : component mlkem_top_write_phase
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => write_phase_U0_ap_start,
        ap_done => write_phase_U0_ap_done,
        ap_continue => write_phase_U0_ap_continue,
        ap_idle => write_phase_U0_ap_idle,
        ap_ready => write_phase_U0_ap_ready,
        result_stream_dout => result_stream_dout,
        result_stream_num_data_valid => result_stream_num_data_valid,
        result_stream_fifo_cap => result_stream_fifo_cap,
        result_stream_empty_n => result_stream_empty_n,
        result_stream_read => write_phase_U0_result_stream_read,
        out_stream_TREADY => out_stream_TREADY,
        out_stream_TDATA => write_phase_U0_out_stream_TDATA,
        out_stream_TVALID => write_phase_U0_out_stream_TVALID,
        out_stream_TKEEP => write_phase_U0_out_stream_TKEEP,
        out_stream_TSTRB => write_phase_U0_out_stream_TSTRB,
        out_stream_TLAST => write_phase_U0_out_stream_TLAST);

    mode_c_U : component mlkem_top_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_mode_c_din,
        if_full_n => mode_c_full_n,
        if_write => entry_proc_U0_mode_c_write,
        if_dout => mode_c_dout,
        if_num_data_valid => mode_c_num_data_valid,
        if_fifo_cap => mode_c_fifo_cap,
        if_empty_n => mode_c_empty_n,
        if_read => process_phase_U0_mode_read);

    coeff_stream_U : component mlkem_top_fifo_w16_d256_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_phase_U0_coeff_stream_din,
        if_full_n => coeff_stream_full_n,
        if_write => read_phase_U0_coeff_stream_write,
        if_dout => coeff_stream_dout,
        if_num_data_valid => coeff_stream_num_data_valid,
        if_fifo_cap => coeff_stream_fifo_cap,
        if_empty_n => coeff_stream_empty_n,
        if_read => process_phase_U0_coeff_stream_read);

    result_stream_U : component mlkem_top_fifo_w16_d256_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => process_phase_U0_result_stream_din,
        if_full_n => result_stream_full_n,
        if_write => process_phase_U0_result_stream_write,
        if_dout => result_stream_dout,
        if_num_data_valid => result_stream_num_data_valid,
        if_fifo_cap => result_stream_fifo_cap,
        if_empty_n => result_stream_empty_n,
        if_read => write_phase_U0_result_stream_read);

    start_for_process_phase_U0_U : component mlkem_top_start_for_process_phase_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_process_phase_U0_din,
        if_full_n => start_for_process_phase_U0_full_n,
        if_write => entry_proc_U0_start_write,
        if_dout => start_for_process_phase_U0_dout,
        if_empty_n => start_for_process_phase_U0_empty_n,
        if_read => process_phase_U0_ap_ready);

    start_for_write_phase_U0_U : component mlkem_top_start_for_write_phase_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_write_phase_U0_din,
        if_full_n => start_for_write_phase_U0_full_n,
        if_write => process_phase_U0_start_write,
        if_dout => start_for_write_phase_U0_dout,
        if_empty_n => start_for_write_phase_U0_empty_n,
        if_read => write_phase_U0_ap_ready);





    ap_sync_reg_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_read_phase_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_read_phase_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_read_phase_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_read_phase_U0_ap_ready <= ap_sync_read_phase_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    ap_done <= write_phase_U0_ap_done;
    ap_idle <= (write_phase_U0_ap_idle and read_phase_U0_ap_idle and process_phase_U0_ap_idle and entry_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_entry_proc_U0_ap_ready <= (entry_proc_U0_ap_ready or ap_sync_reg_entry_proc_U0_ap_ready);
    ap_sync_read_phase_U0_ap_ready <= (read_phase_U0_ap_ready or ap_sync_reg_read_phase_U0_ap_ready);
    ap_sync_ready <= (ap_sync_read_phase_U0_ap_ready and ap_sync_entry_proc_U0_ap_ready);
    entry_proc_U0_ap_continue <= ap_const_logic_1;
    entry_proc_U0_ap_start <= ((ap_sync_reg_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    in_stream_TREADY <= read_phase_U0_in_stream_TREADY;
    out_stream_TDATA <= write_phase_U0_out_stream_TDATA;
    out_stream_TKEEP <= write_phase_U0_out_stream_TKEEP;
    out_stream_TLAST <= write_phase_U0_out_stream_TLAST;
    out_stream_TSTRB <= write_phase_U0_out_stream_TSTRB;
    out_stream_TVALID <= write_phase_U0_out_stream_TVALID;
    process_phase_U0_ap_continue <= ap_const_logic_1;
    process_phase_U0_ap_start <= start_for_process_phase_U0_empty_n;
    read_phase_U0_ap_continue <= ap_const_logic_1;
    read_phase_U0_ap_start <= ((ap_sync_reg_read_phase_U0_ap_ready xor ap_const_logic_1) and ap_start);
    start_for_process_phase_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_write_phase_U0_din <= (0=>ap_const_logic_1, others=>'-');
    write_phase_U0_ap_continue <= ap_const_logic_1;
    write_phase_U0_ap_start <= start_for_write_phase_U0_empty_n;
end behav;
