# Design-of-equalization-filter

1. Clock frequency greater than 250MHz
2. The number of taps for the equalization filter is 17
3. Interface description:
   ![image](https://github.com/user-attachments/assets/be8f981b-0640-4220-9333-db342fa6e3c5)

4. Architecture Description:
   ![image](https://github.com/user-attachments/assets/53509765-b53e-48a6-8808-3b45d713f216)
