lbl_80BD38DC:
/* 80BD38DC 00000000  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 80BD38E0 00000004  7C 08 02 A6 */	mflr r0
/* 80BD38E4 00000008  90 01 00 64 */	stw r0, 0x64(r1)
/* 80BD38E8 0000000C  DB E1 00 50 */	stfd f31, 0x50(r1)
/* 80BD38EC 00000010  F3 E1 00 58 */	psq_st f31, 88(r1), 0, 0 /* qr0 */
/* 80BD38F0 00000000  39 61 00 50 */	addi r11, r1, 0x50
/* 80BD38F4 00000004  4B FF FA 25 */	bl _savegpr_25
/* 80BD38F8 00000008  7C 7D 1B 78 */	mr r29, r3
/* 80BD38FC 0000000C  3C 60 00 00 */	lis r3, LIT_3703@ha
/* 80BD3900 00000010  3B 63 00 00 */	addi r27, LIT_3703@l
/* 80BD3904 00000014  3C 60 00 00 */	lis r3, g_dComIfG_gameInfo@ha
/* 80BD3908 00000018  38 63 00 00 */	addi r3, g_dComIfG_gameInfo@l
/* 80BD390C 0000001C  83 43 5D AC */	lwz r26, 0x5dac(r3)
/* 80BD3910 00000020  3B E0 00 01 */	li r31, 1
/* 80BD3914 00000024  3B C0 00 00 */	li r30, 0
/* 80BD3918 00000028  3B 80 00 00 */	li r28, 0
/* 80BD391C 0000002C  C3 FB 00 20 */	lfs f31, 0x20(r27)
lbl_80BD3920:
/* 80BD3920 00000000  7F 3D E2 14 */	add r25, r29, r28
/* 80BD3924 00000004  C0 39 05 70 */	lfs f1, 0x570(r25)
/* 80BD3928 00000008  C0 19 05 68 */	lfs f0, 0x568(r25)
/* 80BD392C 0000000C  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 80BD3930 00000010  D3 E1 00 10 */	stfs f31, 0x10(r1)
/* 80BD3934 00000014  D0 21 00 14 */	stfs f1, 0x14(r1)
/* 80BD3938 00000018  C0 3A 04 D8 */	lfs f1, 0x4d8(r26)
/* 80BD393C 0000001C  C0 1A 04 D0 */	lfs f0, 0x4d0(r26)
/* 80BD3940 00000020  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 80BD3944 00000024  D3 E1 00 1C */	stfs f31, 0x1c(r1)
/* 80BD3948 00000028  D0 21 00 20 */	stfs f1, 0x20(r1)
/* 80BD394C 0000002C  38 61 00 0C */	addi r3, r1, 0xc
/* 80BD3950 00000030  38 81 00 18 */	addi r4, r1, 0x18
/* 80BD3954 00000034  4B FF F9 C5 */	bl PSVECSquareDistance
/* 80BD3958 00000038  FC 01 F8 40 */	fcmpo cr0, f1, f31
/* 80BD395C 00000000  40 81 00 58 */	ble lbl_80BD39B4
/* 80BD3960 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 80BD3964 00000008  C8 9B 00 28 */	lfd f4, 0x28(r27)
/* 80BD3968 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 80BD396C 00000010  C8 7B 00 30 */	lfd f3, 0x30(r27)
/* 80BD3970 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 80BD3974 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 80BD3978 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 80BD397C 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 80BD3980 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 80BD3984 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 80BD3988 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 80BD398C 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 80BD3990 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 80BD3994 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 80BD3998 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 80BD399C 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 80BD39A0 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 80BD39A4 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 80BD39A8 0000004C  FC 21 00 32 */	fmul f1, f1, f0
/* 80BD39AC 00000050  FC 20 08 18 */	frsp f1, f1
/* 80BD39B0 00000054  48 00 00 88 */	b lbl_80BD3A38
lbl_80BD39B4:
/* 80BD39B4 00000000  C8 1B 00 38 */	lfd f0, 0x38(r27)
/* 80BD39B8 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80BD39BC 00000000  40 80 00 10 */	bge lbl_80BD39CC
/* 80BD39C0 00000004  3C 60 00 00 */	lis r3, __float_nan@ha
/* 80BD39C4 00000008  C0 23 00 00 */	lfs f1, __float_nan@l(r3)
/* 80BD39C8 0000000C  48 00 00 70 */	b lbl_80BD3A38
lbl_80BD39CC:
/* 80BD39CC 00000000  D0 21 00 08 */	stfs f1, 8(r1)
/* 80BD39D0 00000004  80 81 00 08 */	lwz r4, 8(r1)
/* 80BD39D4 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 80BD39D8 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 80BD39DC 00000010  7C 03 00 00 */	cmpw r3, r0
/* 80BD39E0 00000014  41 82 00 14 */	beq lbl_80BD39F4
/* 80BD39E4 00000018  40 80 00 40 */	bge lbl_80BD3A24
/* 80BD39E8 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 80BD39EC 00000020  41 82 00 20 */	beq lbl_80BD3A0C
/* 80BD39F0 00000024  48 00 00 34 */	b lbl_80BD3A24
lbl_80BD39F4:
/* 80BD39F4 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 80BD39F8 00000004  41 82 00 0C */	beq lbl_80BD3A04
/* 80BD39FC 00000008  38 00 00 01 */	li r0, 1
/* 80BD3A00 0000000C  48 00 00 28 */	b lbl_80BD3A28
lbl_80BD3A04:
/* 80BD3A04 00000000  38 00 00 02 */	li r0, 2
/* 80BD3A08 00000004  48 00 00 20 */	b lbl_80BD3A28
lbl_80BD3A0C:
/* 80BD3A0C 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 80BD3A10 00000004  41 82 00 0C */	beq lbl_80BD3A1C
/* 80BD3A14 00000008  38 00 00 05 */	li r0, 5
/* 80BD3A18 0000000C  48 00 00 10 */	b lbl_80BD3A28
lbl_80BD3A1C:
/* 80BD3A1C 00000000  38 00 00 03 */	li r0, 3
/* 80BD3A20 00000004  48 00 00 08 */	b lbl_80BD3A28
lbl_80BD3A24:
/* 80BD3A24 00000000  38 00 00 04 */	li r0, 4
lbl_80BD3A28:
/* 80BD3A28 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 80BD3A2C 00000004  40 82 00 0C */	bne lbl_80BD3A38
/* 80BD3A30 00000008  3C 60 00 00 */	lis r3, __float_nan@ha
/* 80BD3A34 0000000C  C0 23 00 00 */	lfs f1, __float_nan@l(r3)
lbl_80BD3A38:
/* 80BD3A38 00000000  C0 1D 07 5C */	lfs f0, 0x75c(r29)
/* 80BD3A3C 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80BD3A40 00000000  40 81 00 2C */	ble lbl_80BD3A6C
/* 80BD3A44 00000004  7F A3 EB 78 */	mr r3, r29
/* 80BD3A48 00000008  38 99 05 68 */	addi r4, r25, 0x568
/* 80BD3A4C 0000000C  48 00 00 51 */	bl checkViewArea__15daObjCRVHAHEN_cFP4cXyz
/* 80BD3A50 00000010  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 80BD3A54 00000014  40 82 00 18 */	bne lbl_80BD3A6C
/* 80BD3A58 00000018  3B FF 00 01 */	addi r31, r31, 1
/* 80BD3A5C 0000001C  2C 1F 00 0A */	cmpwi r31, 0xa
/* 80BD3A60 00000020  40 82 00 0C */	bne lbl_80BD3A6C
/* 80BD3A64 00000024  7F A3 EB 78 */	mr r3, r29
/* 80BD3A68 00000028  4B FF F8 B1 */	bl fopAcM_delete__FP10fopAc_ac_c
lbl_80BD3A6C:
/* 80BD3A6C 00000000  3B DE 00 01 */	addi r30, r30, 1
/* 80BD3A70 00000004  2C 1E 00 0A */	cmpwi r30, 0xa
/* 80BD3A74 00000008  3B 9C 00 0C */	addi r28, r28, 0xc
/* 80BD3A78 0000000C  41 80 FE A8 */	blt lbl_80BD3920
/* 80BD3A7C 00000010  E3 E1 00 58 */	psq_l f31, 88(r1), 0, 0 /* qr0 */
/* 80BD3A80 00000000  CB E1 00 50 */	lfd f31, 0x50(r1)
/* 80BD3A84 00000004  39 61 00 50 */	addi r11, r1, 0x50
/* 80BD3A88 00000008  4B FF F8 91 */	bl _restgpr_25
/* 80BD3A8C 0000000C  80 01 00 64 */	lwz r0, 0x64(r1)
/* 80BD3A90 00000010  7C 08 03 A6 */	mtlr r0
/* 80BD3A94 00000014  38 21 00 60 */	addi r1, r1, 0x60
/* 80BD3A98 00000018  4E 80 00 20 */	blr 
