0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sanaullah/Documents/GitHub/Verilog/Initial/Initial.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/Initial/Initial.srcs/sim_1/imports/new/testbench.v,1576587881,verilog,,,,testbench,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/Initial/Initial.srcs/sources_1/imports/new/FIR_Para.v,1576586305,verilog,,C:/Users/Sanaullah/Documents/GitHub/Verilog/Initial/Initial.srcs/sim_1/imports/new/testbench.v,,FIR_Para,,,,,,,,
