5 18 1fd81 68 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (rshift4.2.vcd) 2 -o (rshift4.2.cdd) 2 -v (rshift4.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 rshift4.2.v 10 31 1 
2 1 14 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 107000b 1 0 64 0 65 17 0 ffffffffffffffff 0 1fffffffffffffff ffffffffffffffff 0 0 1 0 0 1 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 rshift4.2.v 14 20 1 
2 2 15 15 15 5004a 1 0 21000 0 0 65 16 aaaaaaaaaaaaaaaa 6666666666666666 1 0
2 3 15 15 15 10001 0 1 1410 0 0 65 1 a
2 4 15 15 15 1004a 1 37 12 2 3
2 5 16 16 16 9000a 1 0 1008 0 0 32 48 42 0
2 6 16 16 16 10006 1 0 1004 0 0 32 48 0 0
2 7 16 16 16 1000c 43 41 100e 5 6 1 18 0 1 1 1 0 0
2 8 16 16 16 e0012 42 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
4 4 11 7 7 4
4 7 0 8 0 4
4 8 6 7 0 4
3 1 main.u$0.u$1 "main.u$0.u$1" 0 rshift4.2.v 16 19 1 
2 9 17 17 17 40004 1 0 1008 0 0 32 48 5 0
2 10 17 17 17 30004 84 2c 900a 9 0 32 18 0 ffffffff 0 0 0 0
2 11 18 18 18 c000c 1 0 1008 0 0 32 48 1 0
2 12 18 18 18 70007 42 1 100c 0 0 65 1 a
2 13 18 18 18 7000c 42 10 100c 11 12 65 18 0 ffffffffffffffff ffffffffffffffff ffffffffffffffff 0 0 0 1 1 0 0 0
2 14 18 18 18 30003 0 1 1410 0 0 65 1 a
2 15 18 18 18 3000c 42 37 e 13 14
4 10 11 15 0 10
4 15 0 0 0 10
3 1 main.u$2 "main.u$2" 0 rshift4.2.v 22 29 1 
