INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.sim/sim_1/synth/func/xsim/sobel_operator_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_sobel
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-311] analyzing module sobel_operator
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Studia_magisterksie/Semestr_1/Systemy_dedykowane_w_ukladach_programowalnych/Sobel_Filter/Sobel_filter_rtl/Sobel_filter.srcs/sim_1/new/sobel_operator_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_operator_tb
