{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665663149653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665663149654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 09:12:29 2022 " "Processing started: Thu Oct 13 09:12:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665663149654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665663149654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VerilogWarmup -c VerilogWarmup " "Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogWarmup -c VerilogWarmup" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665663149667 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665663151022 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VerilogWarmup.v(58) " "Verilog HDL warning at VerilogWarmup.v(58): extended using \"x\" or \"z\"" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665663151619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogwarmup.v 2 2 " "Found 2 design units, including 2 entities, in source file verilogwarmup.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_controller " "Found entity 1: sram_controller" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665663151675 ""} { "Info" "ISGN_ENTITY_NAME" "2 VerilogWarmup " "Found entity 2: VerilogWarmup" {  } { { "VerilogWarmup.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/VerilogWarmup.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665663151675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665663151675 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"default\";  expecting \";\" TruthTable.v(47) " "Verilog HDL syntax error at TruthTable.v(47) near text \"default\";  expecting \";\"" {  } { { "TruthTable.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/TruthTable.v" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1665663151695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "truthtable.v 0 0 " "Found 0 design units, including 0 entities, in source file truthtable.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665663151698 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CommandIssuer.v(88) " "Verilog HDL information at CommandIssuer.v(88): always construct contains both blocking and non-blocking assignments" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1665663151706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commandissuer.v 1 1 " "Found 1 design units, including 1 entities, in source file commandissuer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_command_issuer " "Found entity 1: mem_command_issuer" {  } { { "CommandIssuer.v" "" { Text "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/CommandIssuer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665663151706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665663151706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 0 0 " "Found 0 design units, including 0 entities, in source file counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665663151710 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/output_files/VerilogWarmup.map.smsg " "Generated suppressed messages file D:/Documentos/CEFET/22.1/TCC/Quartus/install/projects/VerilogWarmup/output_files/VerilogWarmup.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665663151844 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665663152006 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 13 09:12:32 2022 " "Processing ended: Thu Oct 13 09:12:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665663152006 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665663152006 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665663152006 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665663152006 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665663153041 ""}
