blk_mem_vga.v,verilog,xil_defaultlib,../../../../project_3_VGA.srcs/sources_1/ip/blk_mem_vga/sim/blk_mem_vga.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
