Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Wed Mar 27 19:15:49 2024
| Host         : Hephaestion running 64-bit Ubuntu 23.10
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_with_simple_alu_wrapper_timing_summary_routed.rpt -pb system_with_simple_alu_wrapper_timing_summary_routed.pb -rpx system_with_simple_alu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_with_simple_alu_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/instruction_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.180        0.000                      0                 1625        0.067        0.000                      0                 1625        4.020        0.000                       0                   728  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.180        0.000                      0                 1625        0.067        0.000                      0                 1625        4.020        0.000                       0                   728  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 1.923ns (25.194%)  route 5.710ns (74.806%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.653     2.947    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X39Y97         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.419     3.366 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[29]/Q
                         net (fo=16, routed)          1.260     4.626    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0[29]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.320     4.946 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[17]_i_10/O
                         net (fo=2, routed)           0.860     5.806    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[17]_i_10_n_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I0_O)        0.328     6.134 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[15]_i_15/O
                         net (fo=2, routed)           0.941     7.075    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[15]_i_15_n_0
    SLICE_X48Y91         LUT3 (Prop_lut3_I0_O)        0.152     7.227 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_7/O
                         net (fo=1, routed)           0.442     7.669    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_7_n_0
    SLICE_X46Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.001 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_5/O
                         net (fo=1, routed)           0.698     8.699    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_5_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.823 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_2/O
                         net (fo=3, routed)           0.772     9.596    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_2_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I3_O)        0.124     9.720 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags[1]_i_5/O
                         net (fo=1, routed)           0.736    10.456    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags[1]_i_5_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.580 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags[1]_i_1/O
                         net (fo=1, routed)           0.000    10.580    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags[1]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.477    12.656    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X43Y90         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags_reg[1]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.029    12.760    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags_reg[1]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 1.923ns (25.754%)  route 5.544ns (74.246%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.653     2.947    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X39Y97         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.419     3.366 f  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[29]/Q
                         net (fo=16, routed)          1.260     4.626    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0[29]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.320     4.946 f  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[17]_i_10/O
                         net (fo=2, routed)           0.860     5.806    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[17]_i_10_n_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I0_O)        0.328     6.134 f  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[15]_i_15/O
                         net (fo=2, routed)           0.941     7.075    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[15]_i_15_n_0
    SLICE_X48Y91         LUT3 (Prop_lut3_I0_O)        0.152     7.227 f  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_7/O
                         net (fo=1, routed)           0.442     7.669    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_7_n_0
    SLICE_X46Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.001 f  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_5/O
                         net (fo=1, routed)           0.698     8.699    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_5_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.823 f  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_2/O
                         net (fo=3, routed)           0.761     9.584    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_2_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I2_O)        0.124     9.708 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags[2]_i_4/O
                         net (fo=1, routed)           0.581    10.290    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags[2]_i_4_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.124    10.414 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags[2]_i_1/O
                         net (fo=1, routed)           0.000    10.414    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags[2]_i_1_n_0
    SLICE_X43Y92         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.478    12.657    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X43Y92         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags_reg[2]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X43Y92         FDRE (Setup_fdre_C_D)        0.029    12.761    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags_reg[2]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 1.574ns (24.278%)  route 4.909ns (75.722%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.653     2.947    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X39Y97         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.419     3.366 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[31]/Q
                         net (fo=16, routed)          1.218     4.584    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0[31]
    SLICE_X49Y94         LUT5 (Prop_lut5_I2_O)        0.299     4.883 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[15]_i_16/O
                         net (fo=4, routed)           0.980     5.863    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[15]_i_16_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.987 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[9]_i_9/O
                         net (fo=2, routed)           1.105     7.092    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[9]_i_9_n_0
    SLICE_X49Y90         LUT3 (Prop_lut3_I0_O)        0.152     7.244 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[8]_i_7/O
                         net (fo=2, routed)           0.467     7.711    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[8]_i_7_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.332     8.043 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[8]_i_5/O
                         net (fo=1, routed)           0.538     8.581    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[8]_i_5_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.705 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[8]_i_2/O
                         net (fo=1, routed)           0.601     9.306    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[8]_i_2_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.430 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[8]_i_1/O
                         net (fo=1, routed)           0.000     9.430    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[8]_i_1_n_0
    SLICE_X38Y91         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.478    12.657    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X38Y91         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[8]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X38Y91         FDRE (Setup_fdre_C_D)        0.081    12.847    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[8]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 1.799ns (28.258%)  route 4.567ns (71.742%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.653     2.947    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X39Y97         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.419     3.366 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[29]/Q
                         net (fo=16, routed)          1.260     4.626    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0[29]
    SLICE_X50Y93         LUT4 (Prop_lut4_I0_O)        0.320     4.946 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[17]_i_10/O
                         net (fo=2, routed)           0.860     5.806    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[17]_i_10_n_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I0_O)        0.328     6.134 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[15]_i_15/O
                         net (fo=2, routed)           0.941     7.075    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[15]_i_15_n_0
    SLICE_X48Y91         LUT3 (Prop_lut3_I0_O)        0.152     7.227 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_7/O
                         net (fo=1, routed)           0.442     7.669    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_7_n_0
    SLICE_X46Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.001 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_5/O
                         net (fo=1, routed)           0.698     8.699    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_5_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.823 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_2/O
                         net (fo=3, routed)           0.366     9.189    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_2_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.313 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_1/O
                         net (fo=1, routed)           0.000     9.313    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[14]_i_1_n_0
    SLICE_X38Y91         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.478    12.657    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X38Y91         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[14]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X38Y91         FDRE (Setup_fdre_C_D)        0.077    12.843    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[14]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 1.566ns (25.495%)  route 4.576ns (74.505%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.653     2.947    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X39Y97         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.419     3.366 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[31]/Q
                         net (fo=16, routed)          1.218     4.584    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0[31]
    SLICE_X49Y94         LUT5 (Prop_lut5_I2_O)        0.299     4.883 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[15]_i_16/O
                         net (fo=4, routed)           0.980     5.863    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[15]_i_16_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.987 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[9]_i_9/O
                         net (fo=2, routed)           0.796     6.783    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[9]_i_9_n_0
    SLICE_X49Y91         LUT3 (Prop_lut3_I2_O)        0.150     6.933 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[9]_i_7/O
                         net (fo=2, routed)           0.482     7.415    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[9]_i_7_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.326     7.741 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[9]_i_5/O
                         net (fo=1, routed)           0.645     8.386    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[9]_i_5_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.510 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[9]_i_2/O
                         net (fo=1, routed)           0.456     8.965    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[9]_i_2_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.089 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[9]_i_1/O
                         net (fo=1, routed)           0.000     9.089    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[9]_i_1_n_0
    SLICE_X39Y91         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.478    12.657    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X39Y91         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[9]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X39Y91         FDRE (Setup_fdre_C_D)        0.029    12.795    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[9]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 1.093ns (19.262%)  route 4.581ns (80.738%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.650     2.944    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X33Y89         FDRE                                         r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.006     4.406    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X35Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.530 r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=70, routed)          1.373     5.903    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_awvalid
    SLICE_X33Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.055 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0[31]_i_2/O
                         net (fo=22, routed)          1.556     7.610    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X37Y90         LUT5 (Prop_lut5_I0_O)        0.361     7.971 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand1[7]_i_1/O
                         net (fo=8, routed)           0.647     8.618    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand1[7]_i_1_n_0
    SLICE_X40Y91         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.478    12.657    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X40Y91         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand1_reg[3]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X40Y91         FDRE (Setup_fdre_C_CE)      -0.408    12.324    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 1.093ns (19.262%)  route 4.581ns (80.738%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.650     2.944    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X33Y89         FDRE                                         r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.006     4.406    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X35Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.530 r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=70, routed)          1.373     5.903    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_awvalid
    SLICE_X33Y96         LUT4 (Prop_lut4_I2_O)        0.152     6.055 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0[31]_i_2/O
                         net (fo=22, routed)          1.556     7.610    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/slv_reg_wren__0
    SLICE_X37Y90         LUT5 (Prop_lut5_I0_O)        0.361     7.971 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand1[7]_i_1/O
                         net (fo=8, routed)           0.647     8.618    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand1[7]_i_1_n_0
    SLICE_X40Y91         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.478    12.657    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X40Y91         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand1_reg[5]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X40Y91         FDRE (Setup_fdre_C_CE)      -0.408    12.324    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 1.306ns (21.479%)  route 4.774ns (78.521%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.649     2.943    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X40Y90         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[3]/Q
                         net (fo=16, routed)          1.382     4.781    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0[3]
    SLICE_X47Y93         LUT5 (Prop_lut5_I2_O)        0.152     4.933 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[26]_i_8/O
                         net (fo=4, routed)           0.990     5.923    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[26]_i_8_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I0_O)        0.326     6.249 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[26]_i_6/O
                         net (fo=3, routed)           0.949     7.197    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[26]_i_6_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.321 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[26]_i_5/O
                         net (fo=1, routed)           0.848     8.170    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[26]_i_5_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.294 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[26]_i_2/O
                         net (fo=1, routed)           0.606     8.899    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[26]_i_2_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.124     9.023 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[26]_i_1/O
                         net (fo=1, routed)           0.000     9.023    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[26]_i_1_n_0
    SLICE_X37Y98         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.480    12.659    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y98         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[26]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y98         FDRE (Setup_fdre_C_D)        0.029    12.763    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[26]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.966ns (16.670%)  route 4.829ns (83.330%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.698     2.992    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y91         FDRE                                         r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.000     4.411    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X34Y88         LUT3 (Prop_lut3_I1_O)        0.299     4.710 f  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.441     5.152    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I3_O)        0.124     5.276 r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.120     6.396    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X27Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.520 r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1__1/O
                         net (fo=28, routed)          2.267     8.787    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X28Y69         FDRE                                         r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.514    12.693    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y69         FDRE                                         r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y69         FDRE (Setup_fdre_C_CE)      -0.205    12.563    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.966ns (16.670%)  route 4.829ns (83.330%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.698     2.992    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y91         FDRE                                         r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.000     4.411    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X34Y88         LUT3 (Prop_lut3_I1_O)        0.299     4.710 f  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.441     5.152    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I3_O)        0.124     5.276 r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.120     6.396    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X27Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.520 r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1__1/O
                         net (fo=28, routed)          2.267     8.787    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X28Y69         FDRE                                         r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.514    12.693    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y69         FDRE                                         r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y69         FDRE (Setup_fdre_C_CE)      -0.205    12.563    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  3.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.557     0.893    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y92         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           0.056     1.089    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X34Y92         SRLC32E                                      r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.824     1.190    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.558     0.894    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y95         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.056     1.090    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y95         SRLC32E                                      r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.825     1.191    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.554     0.890    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y89         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.134     1.188    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y89         SRLC32E                                      r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.823     1.189    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.558     0.894    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X34Y94         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.115     1.173    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X34Y92         SRLC32E                                      r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.824     1.190    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.655%)  route 0.175ns (55.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.577     0.913    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y98         FDRE                                         r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.175     1.228    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y96         SRL16E                                       r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.843     1.209    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y96         SRL16E                                       r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.128    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.681%)  route 0.117ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.573     0.909    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y87         FDRE                                         r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.117     1.166    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X26Y88         SRLC32E                                      r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.841     1.207    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.058    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.573     0.909    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y87         FDRE                                         r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.119     1.169    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X26Y88         SRLC32E                                      r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.841     1.207    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.060    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.558     0.894    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y96         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.170     1.205    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X34Y95         SRLC32E                                      r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.825     1.191    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.297%)  route 0.169ns (50.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.555     0.891    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y91         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.169     1.223    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y90         SRLC32E                                      r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.824     1.190    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.548     0.884    system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y80         FDRE                                         r  system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.080    system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X37Y80         FDRE                                         r  system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.814     1.180    system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y80         FDRE                                         r  system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.884    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.075     0.959    system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y85    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y72    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y72    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y87    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y67    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y55    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y72    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y72    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y78    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    system_with_simple_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.796ns  (logic 0.124ns (6.904%)  route 1.672ns (93.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.672     1.672    system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y82         LUT1 (Prop_lut1_I0_O)        0.124     1.796 r  system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.796    system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y82         FDRE                                         r  system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.471     2.650    system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.045ns (6.437%)  route 0.654ns (93.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.654     0.654    system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.699 r  system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.699    system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y82         FDRE                                         r  system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.816     1.182    system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  system_with_simple_alu_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.087ns  (logic 2.388ns (46.947%)  route 2.699ns (53.053%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.652     2.946    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X38Y93         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0_reg[8]/Q
                         net (fo=14, routed)          1.030     4.494    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand0[8]
    SLICE_X40Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.618 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[11]_i_12/O
                         net (fo=1, routed)           0.000     4.618    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result[11]_i_12_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.150 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.150    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[11]_i_6_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.264    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[15]_i_7_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.378    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[19]_i_6_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.492 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.492    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/result_reg[23]_i_7_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.606    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]_i_9_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.720    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]_i_5_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.991 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.951     6.942    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/p_2_in
    SLICE_X41Y98         LUT6 (Prop_lut6_I0_O)        0.373     7.315 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]_i_1/O
                         net (fo=1, routed)           0.717     8.033    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]_i_1_n_0
    SLICE_X41Y95         LDCE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.991ns  (logic 0.499ns (50.330%)  route 0.492ns (49.670%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.556     0.892    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X40Y96         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand1_reg[28]/Q
                         net (fo=7, routed)           0.133     1.166    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/operand1[28]
    SLICE_X41Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/i__carry__6_i_4__0/O
                         net (fo=1, routed)           0.000     1.211    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/i__carry__6_i_4__0_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.363 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_result0_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.363    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_result0_inferred__0/i__carry__6_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.417 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_result0_inferred__0/i__carry__7/O[0]
                         net (fo=1, routed)           0.111     1.528    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/p_1_in
    SLICE_X41Y98         LUT6 (Prop_lut6_I2_O)        0.107     1.635 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]_i_1/O
                         net (fo=1, routed)           0.248     1.883    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]_i_1_n_0
    SLICE_X41Y95         LDCE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.432ns  (logic 0.683ns (47.687%)  route 0.749ns (52.313%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         LDCE                         0.000     0.000 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]/G
    SLICE_X41Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]/Q
                         net (fo=1, routed)           0.749     1.308    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags[0]
    SLICE_X43Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.432 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags[0]_i_1/O
                         net (fo=1, routed)           0.000     1.432    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags[0]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         1.477     2.656    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X43Y90         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.203ns (42.270%)  route 0.277ns (57.730%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         LDCE                         0.000     0.000 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]/G
    SLICE_X41Y95         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]/Q
                         net (fo=1, routed)           0.277     0.435    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags[0]
    SLICE_X43Y90         LUT6 (Prop_lut6_I5_O)        0.045     0.480 r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags[0]_i_1/O
                         net (fo=1, routed)           0.000     0.480    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags[0]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_with_simple_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_with_simple_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_with_simple_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=728, routed)         0.823     1.189    system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/s_axi_aclk
    SLICE_X43Y90         FDRE                                         r  system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/flags_reg[0]/C





