Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Mar 22 15:36:37 2021
| Host         : CO2050-05 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2090 |
|    Minimum number of control sets                        |  2022 |
|    Addition due to synthesis replication                 |    68 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  5174 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2090 |
| >= 0 to < 4        |   166 |
| >= 4 to < 6        |   347 |
| >= 6 to < 8        |   126 |
| >= 8 to < 10       |   536 |
| >= 10 to < 12      |    56 |
| >= 12 to < 14      |    98 |
| >= 14 to < 16      |    38 |
| >= 16              |   723 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           11961 |         3365 |
| No           | No                    | Yes                    |             278 |           98 |
| No           | Yes                   | No                     |            5123 |         1943 |
| Yes          | No                    | No                     |           13781 |         3995 |
| Yes          | No                    | Yes                    |             343 |          137 |
| Yes          | Yes                   | No                     |           19892 |         6774 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                    Clock Signal                                                                    |                                                                                                                                          Enable Signal                                                                                                                                         |                                                                                                                                     Set/Reset Signal                                                                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                  | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/debug_subsystem/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                         | design_1_i/debug_subsystem/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                              | design_1_i/debug_subsystem/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                    |                1 |              1 |         1.00 |
| ~design_1_i/debug_subsystem/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                         | design_1_i/debug_subsystem/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                              | design_1_i/debug_subsystem/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/m_axis_tvalid_pipe_reg_reg[1]_0                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
| ~design_1_i/debug_subsystem/mdm_0/U0/Ext_JTAG_UPDATE                                                                                               |                                                                                                                                                                                                                                                                                                | design_1_i/debug_subsystem/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/pipeline_full_c12_out__0                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SS[0]                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                  | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                              | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_onehot_state_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                        | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                             | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_r_node/inst/s_sc_areset                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b.b_pipe/st_mr_bvalid[10]                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/debug_subsystem/mdm_0/U0/Ext_JTAG_UPDATE                                                                                               |                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg[0]                                                                                                        |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[6]_i_2_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                             | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                 |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0                                                                                                                  | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/final_val                                                                                                                     | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                            |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[1].srl_nx1/shift                                                                                         |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[1].srl_nx1/shift                                                                                         |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                            |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                            |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                            |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_infrastructure_v1_1_0_axic_srl_fifo_b/push                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_000_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_001_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/sync_reg_reg[3]_1                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_010_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_011_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo         |                                                                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[6]_i_2_n_0                                                                                                                    | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[6]_i_1_n_0                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo          |                                                                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                  |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                              |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                           |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                  | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[4].srl_nx1/shift                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                             |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                           | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                 |                1 |              3 |         3.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/sync_reg_reg[3]_1                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0                                                                                                                  | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                        |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                     |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                 |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                 |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                 |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/vertexfetch_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/viewport_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/ui_addn_clk_1                                      | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                              | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                     | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                             | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                     | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                   | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/debug_subsystem/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                         | design_1_i/debug_subsystem/mdm_0/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                                   | design_1_i/debug_subsystem/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                     | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/debug_subsystem/mdm_0/U0/Ext_JTAG_UPDATE                                                                                               | design_1_i/debug_subsystem/mdm_0/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                        | design_1_i/debug_subsystem/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
| ~design_1_i/debug_subsystem/mdm_0/U0/Ext_JTAG_UPDATE                                                                                               |                                                                                                                                                                                                                                                                                                | design_1_i/debug_subsystem/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                     | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                     | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                               | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                     | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                                                                                                                                            |                3 |              4 |         1.33 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/Q[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                     | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                     | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                  | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                    | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                       | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                    | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                              | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_len_fifo                                                                                                                    |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                            | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                    | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/rst0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_infrastructure_v1_1_0_axic_srl_fifo_b/fifo_index[3]_i_1_n_0                                                                                                                                                                         | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_infrastructure_v1_1_0_axic_srl_fifo_ar/SS[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[5]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                                   | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_infrastructure_v1_1_0_axic_srl_fifo_ar/fifo_index[3]_i_1__1_n_0                                                                                                                                                                     | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_infrastructure_v1_1_0_axic_srl_fifo_ar/SS[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_1_n_0                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                     | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_infrastructure_v1_1_0_axic_srl_fifo_aw/fifo_index[3]_i_1__0_n_0                                                                                                                                                                     | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_infrastructure_v1_1_0_axic_srl_fifo_ar/SS[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_ar/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in6_in                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_aw/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in6_in                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_w/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[4]_i_2_n_0                                                                                     | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_w/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[4]_i_1_n_0                                                                              |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/sig_token_cntr[3]_i_1_n_0                                                                                                                                                           | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_r/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[4]_i_1__0_n_0                                                                                  | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_r/gen_dwidth_converter.axis_dwidth_converter_0/areset_r                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/arvalid_re0_out                                                                                                                                                                     | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/primitiveAssembly_inst/FSM_onehot_primitiveAssembly_state[3]_i_1_n_0                                                                                                                                                                           | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_axis_tx_inst/ptr_reg[3]_i_1__2_n_0                                                                                                                                                                                        | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/Q[0]                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_ptr_next                                                                                                                                                        | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_ptr_reg[5]_i_1__0_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_axi/u_req/count_q_reg[1]_2[0]                                                                                                                                                                                      | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                           | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                               |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0                                                                    | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/__9/i__n_0                                                                                                                                                                                                                                   | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                             | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_fall_reg_1[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/speed_reg_reg[1]_inv[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/speed_reg_reg[1]_inv[0]                                                                                                                                                  | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/SR[0]                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/areset_r_reg                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                            | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_transaction_regulator/inst/areset                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                                    | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                               | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_transaction_regulator/inst/areset                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter/E[0]                                                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                    | design_1_i/memory_subsystem/memory_intercon/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_len_fifo                                                                                                                   |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr                                                                                                                                    | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                             | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                           | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                               | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/sig_token_cntr[3]_i_1_n_0                                                                                                                                                          | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_384_511_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_256_383_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                           | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                         | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                            | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                            | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr                                                                                                                                    | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr                                                                                                          | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr                                                                                                          | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                         | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/arvalid_re0_out                                                                                                                                                                    | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                         | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__0_n_0                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                        |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                   | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                        |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                   | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                        |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                       | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                   | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                        |                1 |              4 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_retry_cnt_reg[5]_i_2_n_0                                                                                                                                              | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/sync_reg_reg[3]                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                           | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/grant_valid_reg_i_1__0_n_0                                                                                                                                       | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/Q[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__0_n_0                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                        |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                        | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                   | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__0_n_0                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                        |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                     | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                    | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                          | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                         | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_write0_out                                                                                                                                                       | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/Q[0]                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                           | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/m_udp_length_reg[15]_i_1_n_0                                                                                                                                                 | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/Q[0]                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/final_val                                                                                                                     | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                               | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                           | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r1540_out                                                                                                       | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/st_mr_bvalid[9]                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/st_mr_bvalid[7]                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/st_mr_bvalid[5]                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/st_mr_bvalid[3]                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_attrib_switch/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1/gen_AB_reg_slice.payload_b                                                                                                   |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_r/gen_dwidth_converter.axis_dwidth_converter_0/areset_r                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/st_mr_bvalid[1]                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_attrib_switch/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1/gen_AB_reg_slice.payload_a                                                                                                   |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0                                                                    | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/b.b_pipe/st_mr_bvalid[11]                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]_0[0]                                                                                                                                      | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N[0]                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                           | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[3]_i_2_n_0                                                                                              | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[3]_i_1_n_0                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_13                                                                                                                                        | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                    | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                                       | design_1_i/video_subsystem/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                     | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                              |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                   | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/debug_subsystem/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                         | design_1_i/debug_subsystem/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/debug_subsystem/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                          | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                 | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__0_n_0                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                        |                1 |              5 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                       | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                5 |              5 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/FSM_onehot_state[0]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/E[0]                                                                                                                                                                                                   | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                       |                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                    | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                        | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                  | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out__0                      | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__2_n_0          |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                    | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1_n_0                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___60_n_0                                                                                                                                                                    |                4 |              5 |         1.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]       | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                           |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___90_n_0                                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                  | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                            | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                            | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                  | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out__0                      | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__1_n_0          |                1 |              5 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                  | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/areset_d                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                  | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/areset_d                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                  | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                  | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                               | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                              |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                   | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                    | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                     | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                              | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                    | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                  | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                 | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                    | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                    | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                  | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                        |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_uncached/u_req/ram_q[1][63]_i_1_n_0                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_uncached/u_req/ram_q[1][69]_i_1_n_0                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                   | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                        |                1 |              5 |         5.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_tx_inst/ptr_reg[4]_i_1_n_0                                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/Q[0]                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0               | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                        |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                    | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                           | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                               | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg[4]_i_2_n_0                                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_axis_rx_inst/SR[0]                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                    | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]      | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                          |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                     | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_uncached/u_req/ram_q[0][63]_i_1_n_0                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_uncached/u_req/ram_q[0][69]_i_1_n_0                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                               | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                               | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                          | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                 | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                                          |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                         | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                           |                4 |              5 |         1.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                    | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axis_rx_tagger_0/U0/FSM_onehot_state[4]_i_2_n_0                                                                                                                                                                                                                  | design_1_i/ethernet_subsystem/axis_rx_tagger_0/U0/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                         | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                             |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                         | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                    | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                             |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                    | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                             |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                   | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                    | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                             |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                    | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                             |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                    | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                             |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                    | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                             |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                    | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                             |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                    | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/FSM_onehot_gaxi_full_sm.present_state_reg[1]_1[0]                                                                                                                                    | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                              | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_w/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/E[0]                                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1_n_0                                                                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                  | design_1_i/memory_subsystem/memory_intercon/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                             | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                            |                2 |              5 |         2.50 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                             | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_3[0]                     | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                       | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                    | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/debug_subsystem/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                  | design_1_i/debug_subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_transaction_regulator/inst/areset                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                          | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_mm2s_status_reg0                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/speed_int[1]                                                                                                                                                                               | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/Q[0]                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push64_out                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                         | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__0_n_0          |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                         | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1_n_0             |                1 |              6 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0       | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                        |                1 |              6 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_1[0]                                                                                                                                     | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push64_out                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/debug_subsystem/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                         | design_1_i/debug_subsystem/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                             | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___13_n_0                                                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/debug_subsystem/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                         | design_1_i/debug_subsystem/mdm_0/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                     | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                             | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                 | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                                          |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                   | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                           |                4 |              6 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                     | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                           |                4 |              6 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/debug_subsystem/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                         | design_1_i/debug_subsystem/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                             | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                    | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                           | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                        | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                       | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/final_val                                                                                                                     | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                          |                4 |              6 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                        | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                          |                4 |              6 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                       | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/debug_subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                             | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                              | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                      | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                       | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                   | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                          |                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/sync_reg_reg[3]_0                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                           | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                      |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                   | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                 | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/debug_subsystem/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                             |                                                                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                          | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                              | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                 | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/debug_subsystem/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/detect_pi_found_dqs_reg_1[0]                                                                                                                 | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_mm2s_status_reg0                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                          | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                        | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                        | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/ui_addn_clk_1                                      |                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                4 |              6 |         1.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                  | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              6 |         1.50 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                            | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                           |                4 |              6 |         1.50 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                           | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg_0                                             |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/FSM_onehot_dmacntrl_cs[5]_i_1_n_0                                                                                                                                                                       | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                             | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                5 |              6 |         1.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                   | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_22_out                                                                                                      | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                          |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                             |                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/debug_subsystem/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                           | design_1_i/debug_subsystem/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                      |                                                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_aw/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_1_in[7]                                                                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_aw/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in[7]                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                  |                3 |              7 |         2.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                                    | design_1_i/video_subsystem/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                       |                4 |              7 |         1.75 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_aw/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in4_in                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4                                                                                                                                              | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_ar/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_1_in[7]                                                                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_ar/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in[7]                                                                                         |                1 |              7 |         7.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_axi/u_req/ram_q_reg[0][68]_0[0]                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_ar/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in4_in                                                                                               |                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                             |                5 |              8 |         1.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                  |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                           |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                           | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_encapsulator_r/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                           |                                                                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                          | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_axi/u_req/E[0]                                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                           | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/FSM_onehot_state_q_reg[2][0]                                                                                                                                                                           | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/FSM_onehot_state_q_reg[0]_2[0]                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/axi_awready0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/axi_arready0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/p_1_in[7]                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/p_1_in[15]                                                                                                                                                                                               | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/p_1_in[23]                                                                                                                                                                                               | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/p_1_in[31]                                                                                                                                                                                               | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/axi_arready0                                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/axi_awready0                                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                              | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                              | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                              | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                              | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                              | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/E[0]                                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                              | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/p_1_in[7]                                                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/p_1_in[31]                                                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/p_1_in[15]                                                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/axi_awaddr_reg[5]_0[0]                                                                                                                                                                                           | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/p_1_in[23]                                                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                           | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/debug_subsystem/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                         | design_1_i/debug_subsystem/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/debug_subsystem/mdm_0/U0/Ext_JTAG_UPDATE                                                                                               | design_1_i/debug_subsystem/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
| ~design_1_i/debug_subsystem/mdm_0/U0/Ext_JTAG_UPDATE                                                                                               | design_1_i/debug_subsystem/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg_0[0]       | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/E[0]                                                                                                                                   | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg_0[0]        | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg[0]    | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                         | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_length_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_protocol                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_length_1                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                           | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/axi_arready0                                                                                                                                                                                                 | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/axi_awready0                                                                                                                                                                                                 | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_source_ip_0                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_source_ip_1                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_source_ip_2                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_last_word                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/E[0]                                                                                                                                    | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_version_ihl                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_source_ip_3                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg[0]     | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                               | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                        |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[7]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_axis_rx_inst/m_eth_type_reg[7]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                               | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                        |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[15]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[39]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_axis_rx_inst/m_eth_type_reg[15]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                            | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                        |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[23]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[31]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[47]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/p_1_in[15]                                                                                                                                                                                                   | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                            | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                        |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                             | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                          | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/p_1_in[31]                                                                                                                                                                                                   | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                          | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/p_1_in[23]                                                                                                                                                                                                   | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                          | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0                                                                                                                                   | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                          | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[39]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[31]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[31]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[23]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                             | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[23]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[7]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___72_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[47]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[7]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                          | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/vertexfetch_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[3]                                                                                                                                         | design_1_i/graphics_subsystem/vertexfetch_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/vertexfetch_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                      | design_1_i/graphics_subsystem/vertexfetch_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[23]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[31]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[7]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axis_rx_tagger_0/U0/header_bytes[7]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/ethernet_subsystem/axis_rx_tagger_0/U0/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axis_rx_tagger_0/U0/header_bytes[15]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/ethernet_subsystem/axis_rx_tagger_0/U0/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/axi_arready0                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/axi_awready0                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/p_1_in[7]                                                                                                                                                                                   | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/p_1_in[15]                                                                                                                                                                                  | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/p_1_in[31]                                                                                                                                                                                  | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/p_1_in[23]                                                                                                                                                                                  | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[7]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[23]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[39]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[31]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                      |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[7]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[7]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                          | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                          | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                          | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/store_last_word                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_dest_port_1                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg_0[0]                                                                                                                      | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_length_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                                                                 | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SS[0]                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C6_reg[0][2]_152                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_length_1                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                       | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_dest_port_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                          | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_w/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in8_in                                                                                                |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                        | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_source_port_reg[7]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                  | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                  | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                   | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                  | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C5_reg[0][2]_151                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_source_port_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_last_word                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/last_word_data_reg[7]_i_1__2_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_w/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in4_in                                                                                                |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/debug_subsystem/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                         | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/debug_subsystem/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C4_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[2].i_shift_ctrl/first_q[3]                                                           |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C4_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD_0             |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/g_inst/inst/SLOT_0.inst_slot0/p_0_in                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                              | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_w/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                    |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_w/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in6_in                                                                                                |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_aw/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in_0                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_aw/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in8_in                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                             |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_aw/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in12_in                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                     | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                        |                3 |              8 |         2.67 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                           | design_1_i/memory_subsystem/memory_intercon/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                        |                3 |              8 |         2.67 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                 | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                 | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]                          | design_1_i/video_subsystem/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                           | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[47]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/M_GEN_DMACR_REGISTER.dmacr_i_reg[13]_0[0]                                                                                                                                                     | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/E[0]                                                                                                                                                                                               | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                        | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_359[0]                                                                                                                                                                                | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_aw/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in10_in                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_aw/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in14_in                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                          | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_ar/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in14_in                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_ar/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in12_in                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_ar/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in8_in                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_ar/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in_0                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_ar/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/p_0_in10_in                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                                                       |                                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                                                       |                                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                   | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                  | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                     |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                  | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                     |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                  | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                     |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                  | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                     |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                |                                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                   |                                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                           |                                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                  |                                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                   | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg_0                                                                                                                                           | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                                |                2 |              9 |         4.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                                                       |                                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                                                       |                                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                                                       |                                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                   | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                      |                3 |              9 |         3.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg[0]                                                   | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                   | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                      |                2 |              9 |         4.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                   | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                      |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                   | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                      |                3 |              9 |         3.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/state_next1                                                                                                                                       |                4 |              9 |         2.25 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_speed_count_2                                                                                                                                                                    |                4 |              9 |         2.25 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg[8]_i_1_n_0                                                                                                                                              | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/Q[0]                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tvalid_reg_reg[0]                                                                                                                             |                                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                          |                7 |              9 |         1.29 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                          |                5 |              9 |         1.80 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/viewport_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                  |                5 |              9 |         1.80 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_000_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_001_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_010_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_011_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_attrib_switch/inst/areset_r                                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                           |                5 |              9 |         1.80 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |                4 |              9 |         2.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_ar/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                           |                                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_aw/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                           |                                                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_w/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/s_int_tready[4]                                                                                           |                                                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]                                                                                                                                                                                              | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                             | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                             |                5 |              9 |         1.80 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                   | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/app_rdy_r_reg[0]                                                                                                                                         | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_cmd_hold_reg_1[0]                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/debug_subsystem/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                  | design_1_i/debug_subsystem/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/vertexfetch_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                               |                4 |              9 |         2.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                   | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                       | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                           | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg_0                                                                                                                                           | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                                |                2 |              9 |         4.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                                                       |                                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |             10 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                     | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                        |                2 |             10 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                 | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                        |               10 |             10 |         1.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/grant_encoded_reg_reg[0]_4[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_axis_rx_inst/m_eth_payload_axis_tuser_reg                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_3[0]                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                        |                9 |             10 |         1.11 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                           |               10 |             10 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                     | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                        |                3 |             10 |         3.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_2[0]                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                        |                9 |             10 |         1.11 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_1[0]                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                        |                9 |             10 |         1.11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/temp_m_eth_payload_axis_tvalid_next0_out                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                             | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                           |                5 |             10 |         2.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                            | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tdata_reg[7]_i_1__0_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                            | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tuser_reg                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_axis_tvalid_reg_reg[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                     | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                        |                4 |             10 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                    | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                       |                3 |             10 |         3.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                    | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                       |                4 |             10 |         2.50 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/state_next                                                                                                                                                               | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                                                                                                                                            |                6 |             10 |         1.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                    | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                       |                2 |             10 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  design_1_i/debug_subsystem/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                         | design_1_i/debug_subsystem/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_arb_mux_inst/arb_inst/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_arb_mux_inst/temp_m_ip_payload_axis_tvalid_next0_out                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_arb_mux_inst/m_ip_payload_axis_tuser_reg                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tvalid_reg_reg_0[0]                                                                                                                           |                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_3[0]                                                                                                               | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                       |                2 |             10 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_1[0]                                                                                                               | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                       |                2 |             10 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                       |                2 |             10 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_2[0]                                                                                                               | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                       |                2 |             10 |         5.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_axis_rx_inst/store_eth_payload_int_to_temp                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                                                     | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                 | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                           |                6 |             11 |         1.83 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/ui_addn_clk_1                                      | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                  | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                                         |                5 |             11 |         2.20 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/SR[0]                                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/E[0]                                                                                                                                                                                                   | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                6 |             11 |         1.83 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/debug_subsystem/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                5 |             11 |         2.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/p_0_in                                                                                                                                                          | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/Q[0]                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out__0                                                                                                                                                                                                         | design_1_i/video_subsystem/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                     | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                5 |             12 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                  | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                5 |             12 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                  |                2 |             12 |         6.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/p_0_in                                                                                                                                                                              | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/Q[0]                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                              |                                                                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__2_n_0              | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                        |                3 |             12 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_valid                                                                                             | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                  |                2 |             12 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                               | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0    | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                        |                2 |             12 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                        | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                          |                5 |             12 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                         | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                        | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                       |                                                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__1_n_0              | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                        |                3 |             12 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                               | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                  |                3 |             12 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                       | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                  |                3 |             12 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                        | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                  |                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__0_n_0              | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                        |                2 |             12 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                           |                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |               12 |             12 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                     |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_tx_payload_fifo/p_0_in                                                                                                                                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/Q[0]                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                6 |             12 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                               |                5 |             12 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                |                5 |             12 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1_n_0                 | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                        |                3 |             12 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/ui_addn_clk_1                                      | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                      | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                              |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                  | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                     | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                5 |             12 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg_1[0]                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/ui_addn_clk_1                                      |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                    |                2 |             13 |         6.50 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                     |                6 |             13 |         2.17 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_reg_0                                                                                                                                                                              | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                                                                                                         |                5 |             13 |         2.60 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                    | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg0                                                                                                                                                                         | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                         |                3 |             13 |         4.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0[0]                                                   | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                             |                2 |             13 |         6.50 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg[12]_i_1_n_0                                                                                                                                                                         | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                     | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                               |                6 |             13 |         2.17 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                          | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |                2 |             13 |         6.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                     | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                               |                6 |             13 |         2.17 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg0                                                                                                                                                                         | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                         |                3 |             13 |         4.33 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/cmnd_pending_reg_0                                                                                                                                                                                  | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                      | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                |                6 |             13 |         2.17 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[12]_i_1__0_n_0                                                                                                                                                                      | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                      | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                |                7 |             13 |         1.86 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg_0                                                                                                                                                                                  | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_response_error_reg_reg_2                                                                                                                                     | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/Q[0]                                                                                                                                                                                                             |                5 |             13 |         2.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                                                                                |                5 |             13 |         2.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_3[0]                                                                                                                                      | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N[0]                                                                                                                                                             |                7 |             13 |         1.86 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N[0]                                                                                                                                                             |                7 |             13 |         1.86 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |                3 |             13 |         4.33 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1_n_0                                                                                                                                                               | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                                                                                                         |                4 |             14 |         3.50 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg_reg[1]_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                6 |             14 |         2.33 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                      | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                                                                                      |                6 |             14 |         2.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                7 |             14 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                8 |             14 |         1.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                6 |             14 |         2.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                7 |             14 |         2.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_operation_reg_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                7 |             14 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg            | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg |                4 |             14 |         3.50 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_operation_reg_reg_0                                                                                                                                                   | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_arb_mux_inst/m_ip_dest_ip_reg_reg[23]_0                                                                                                                                                           |                6 |             14 |         2.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                                  |                3 |             14 |         4.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                6 |             14 |         2.33 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]_i_1__0_n_0                                                                                                                                                            | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg             | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg  |                4 |             14 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_sm_state0                                                                                                                                                                           |                3 |             14 |         4.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_sm_state0                                                                                                                                                                          |                3 |             14 |         4.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                6 |             14 |         2.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                7 |             14 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                8 |             14 |         1.75 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/m_axis_tvalid_pipe_reg_reg[1]_0                                                                                                                                 | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/state_reg_reg[2]                                                                                                                                         |                4 |             14 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                7 |             14 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                8 |             14 |         1.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C4_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_extra_pp_digit.i_extra_pp_digit_reg/opt_has_pipe.first_q[14]_i_1_n_0                     |                3 |             14 |         4.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                8 |             14 |         1.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                                 |                3 |             14 |         4.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                               | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                               |                6 |             15 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/ui_addn_clk_1                                      |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                           |                4 |             15 |         3.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                              | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                              |                6 |             15 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                      | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                               |                6 |             15 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axis_rx_tagger_0/U0/byte_count_0                                                                                                                                                                                                                                 | design_1_i/ethernet_subsystem/axis_rx_tagger_0/U0/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                                                                           |                6 |             15 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C4_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_nd_del/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_0                                                          |                8 |             15 |         1.88 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1_n_0                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                6 |             15 |         2.50 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0_n_0                                                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                     | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                              |                6 |             15 |         2.50 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                  | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                           |                6 |             15 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SS[0]                                                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                    | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                        | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                    | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                       | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                     | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_sum_next                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                           | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                |                                                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                         | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_next17_out                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                           |               11 |             16 |         1.45 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[3]_i_1_n_0                                                                                       |               12 |             16 |         1.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                        |                4 |             16 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/y_pos_short_reg[15]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                          |                7 |             16 |         2.29 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/word_count_reg[15]_i_1__2_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                  |                3 |             16 |         5.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/word_count_next                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                      | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/word_count_next                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/p_1_in[3]                                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/word_count_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_onehot_fine_adj_state_r[15]_i_1_n_0                                                                       | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                           |                7 |             16 |         2.29 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                      |                                                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_1[0]                     | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/E[0]                                                                                                                  | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[15]_i_1_n_0                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                                                                                                                                            |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                              |                                                                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                       |                                                                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]                          | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                      | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                |                3 |             17 |         5.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0                                                                                                                                                                     | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                       |               10 |             17 |         1.70 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                     | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                               |                4 |             17 |         4.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[2]_0                                                                                                                                                                     | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                       |               12 |             17 |         1.42 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                         | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                5 |             17 |         3.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                      | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                |                3 |             17 |         5.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                |                4 |             17 |         4.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                |                5 |             17 |         3.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                6 |             17 |         2.83 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                          | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                       |                7 |             17 |         2.43 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                     | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                               |                4 |             17 |         4.25 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_si_handler/arb_stall_r_reg_1[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][9][userdata][7]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                          | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                       |                7 |             18 |         2.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_si_handler/arb_stall_r_reg_1[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg             | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg  |                7 |             18 |         2.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                  |                3 |             18 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                               |                6 |             18 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                |                6 |             18 |         3.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                               |                8 |             18 |         2.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][9][userdata][7]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                               | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                7 |             18 |         2.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/viewport_xmult                                                                                                                                                                                                                                   | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[5]_i_1_n_0                                                                                                                                              | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[2]_i_1__0_n_0                                                                                                                                    |               10 |             18 |         1.80 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_si_handler/arb_stall_r_reg_1[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/viewport_ymult                                                                                                                                                                                                                                   | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                4 |             18 |         4.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d_reg[1]_0[0]                                                                                                                                               | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                       |                8 |             18 |         2.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][9][userdata][7]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d_reg[1]_0[0]                                                                                                                                               | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                       |               10 |             18 |         1.80 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg            | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_vector_i_reg[1058]   |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                  |                3 |             18 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                 |                4 |             18 |         4.50 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                    | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                              |                9 |             19 |         2.11 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                       |                6 |             19 |         3.17 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                  | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].reg_slice_mi/r.r_pipe/m_payload_i[33]_i_1__11_n_0                                                                                                                                      |               10 |             19 |         1.90 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_001_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_001_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                7 |             20 |         2.86 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_010_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_010_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                7 |             20 |         2.86 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_011_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_011_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                6 |             20 |         3.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                 |               10 |             20 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                      | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                         |                5 |             20 |         4.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                                                      |                5 |             20 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_010_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[3]                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_010_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                7 |             20 |         2.86 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/viewport_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                  | design_1_i/graphics_subsystem/viewport_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                  |                7 |             20 |         2.86 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_000_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_000_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                7 |             20 |         2.86 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_000_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[3]                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_000_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                7 |             20 |         2.86 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/viewport_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[3]                                                                                                                                          | design_1_i/graphics_subsystem/viewport_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                  |                6 |             20 |         3.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_001_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[3]                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_001_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                6 |             20 |         3.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_011_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[3]                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_011_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                6 |             20 |         3.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[3]                                                                                                                                        | design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                7 |             20 |         2.86 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                | design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                7 |             20 |         2.86 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                8 |             21 |         2.63 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |                8 |             21 |         2.63 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                             |                6 |             21 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                4 |             21 |         5.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                         |                9 |             21 |         2.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                             |                                                                                                                                                                                                                                                                                         |                7 |             21 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                      |                                                                                                                                                                                                                                                                                         |                7 |             21 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               11 |             22 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                7 |             22 |         3.14 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                         |                7 |             22 |         3.14 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                8 |             22 |         2.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                5 |             22 |         4.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                5 |             22 |         4.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                7 |             22 |         3.14 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                7 |             22 |         3.14 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                         |                7 |             22 |         3.14 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                8 |             22 |         2.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                6 |             22 |         3.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                8 |             22 |         2.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                8 |             22 |         2.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               12 |             22 |         1.83 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                6 |             22 |         3.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                9 |             22 |         2.44 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                         |                7 |             22 |         3.14 |
|  design_1_i/debug_subsystem/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                         |                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                9 |             22 |         2.44 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               10 |             22 |         2.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                         |                5 |             22 |         4.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                        |                7 |             22 |         3.14 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                9 |             22 |         2.44 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                         |                8 |             22 |         2.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                8 |             22 |         2.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               10 |             22 |         2.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                9 |             22 |         2.44 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                9 |             22 |         2.44 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                         |               10 |             22 |         2.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                         |               11 |             22 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                9 |             22 |         2.44 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                8 |             22 |         2.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                6 |             22 |         3.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                5 |             22 |         4.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                7 |             22 |         3.14 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                              |               13 |             23 |         1.77 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_tx_payload_fifo/rd_ptr_reg_rep[10]_i_1__0_n_0                                                                                                                                                                             | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/Q[0]                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_rx_payload_fifo/rd_ptr_reg_rep[10]_i_1__1_n_0                                                                                                                                                                             | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/Q[0]                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[3]                                                                                                                                    | design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_operation_reg                                                                                                                                                         | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/sync_reg_reg[3]                                                                                                                                             |               11 |             23 |         2.09 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_rep[10]_i_1_n_0                                                                                                                                      | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/Q[0]                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[3]                                                                                                                                    | design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_8[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               11 |             24 |         2.18 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |               10 |             24 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |               10 |             24 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                      |                                                                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                      |                                                                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |               10 |             24 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |               12 |             24 |         2.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_358[0]                                                                                                                                                                                | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                9 |             24 |         2.67 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                9 |             24 |         2.67 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_7[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                9 |             24 |         2.67 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |               10 |             24 |         2.40 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_356[0]                                                                                                                                                                                | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               12 |             24 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               10 |             24 |         2.40 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_6[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_357[0]                                                                                                                                                                                | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               10 |             24 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/Area_reg                                                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               14 |             24 |         1.71 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                       | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                4 |             24 |         6.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                                   | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                5 |             24 |         4.80 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_rd_en                                                                                                                                                                                                                         | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                      |                6 |             24 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |               11 |             24 |         2.18 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                       | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                          |                8 |             24 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |               11 |             24 |         2.18 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |               10 |             24 |         2.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                8 |             25 |         3.13 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                8 |             25 |         3.13 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                      | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                |                7 |             25 |         3.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                      | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                |                7 |             25 |         3.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                                  | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                |               14 |             25 |         1.79 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[3]                                                                            | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                  |                7 |             25 |         3.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                     | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                               |                7 |             25 |         3.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                8 |             25 |         3.13 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                8 |             25 |         3.13 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                8 |             25 |         3.13 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                8 |             25 |         3.13 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                8 |             25 |         3.13 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                               |               14 |             25 |         1.79 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                     | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                               |                7 |             25 |         3.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/debug_subsystem/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                          |               10 |             26 |         2.60 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                5 |             26 |         5.20 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                8 |             26 |         3.25 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                6 |             26 |         4.33 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                8 |             26 |         3.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                               | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                |                6 |             26 |         4.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               11 |             26 |         2.36 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                         |               10 |             26 |         2.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               10 |             26 |         2.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                         |               10 |             26 |         2.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                           |                9 |             26 |         2.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                6 |             26 |         4.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               10 |             26 |         2.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                         |               12 |             26 |         2.17 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg__0                                                                                                                                                                              | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]                                                                                                                                                                                   |                9 |             26 |         2.89 |
|  design_1_i/debug_subsystem/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                         |                                                                                                                                                                                                                                                                                                | design_1_i/debug_subsystem/mdm_0/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                        |                5 |             26 |         5.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/attrib_count                                                                                                                                                                                                               | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                8 |             26 |         3.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                         |               10 |             26 |         2.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               10 |             26 |         2.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                         |               10 |             26 |         2.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                               | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                |                7 |             26 |         3.71 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                         |               11 |             26 |         2.36 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               13 |             26 |         2.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_cur_reg__0                                                                                                                                                                              | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                                                                                                         |                8 |             26 |         3.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               11 |             26 |         2.36 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                 |                4 |             26 |         6.50 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               12 |             26 |         2.17 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                8 |             26 |         3.25 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                  | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |                8 |             26 |         3.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                4 |             27 |         6.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                 |               14 |             27 |         1.93 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                                        |                8 |             27 |         3.38 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                5 |             27 |         5.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                          |               16 |             27 |         1.69 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_onehot_wl_state_r[27]_i_1_n_0                                                                                             | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                          |               20 |             27 |         1.35 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                 |                7 |             28 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_reg_192_255_0_2_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_reg_64_127_0_2_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                9 |             28 |         3.11 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                9 |             28 |         3.11 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_reg_128_191_0_2_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                9 |             28 |         3.11 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                9 |             28 |         3.11 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]                                                                                                                                                                                   |                5 |             28 |         5.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_128_191_0_2_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_4_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_192_255_0_2_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg                                                                                                                                                                         |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                 |                4 |             28 |         7.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/debug_subsystem/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                           | design_1_i/debug_subsystem/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                          |                7 |             28 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                8 |             28 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |               16 |             30 |         1.88 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                9 |             30 |         3.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                        |               16 |             30 |         1.88 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/sig_axi_wr_en                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                                                                                                                 |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                  |                8 |             31 |         3.88 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C4_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                          |                8 |             31 |         3.88 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                          |                8 |             31 |         3.88 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_axi/u_req/count_q_reg[1]_1[0]                                                                                                                                                                                      | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |               15 |             31 |         2.07 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/output_vertex[479]                                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_ip_hdr                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/update_crc1_out                                                                                                                                          | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state[31]_i_1_n_0                                                                                                                             |               12 |             32 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C5_reg[1][3]_146                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/output_vertex[447]                                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               22 |             32 |         1.45 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/output_vertex[511]                                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               26 |             32 |         1.23 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/output_vertex[415]                                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               23 |             32 |         1.39 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C5_reg[0][3]_148                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C6_reg[1][0]_158                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/slv_reg_rden                                                                                                                                                                                                 | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C5_reg[0][0]_159                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C5_reg[1][1]_153                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C1_reg                                                                                                                                                                                                                      | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C2_reg                                                                                                                                                                                                                      | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C3_reg                                                                                                                                                                                                                      | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               20 |             32 |         1.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C4_reg                                                                                                                                                                                                                      | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C5_reg[1][0]_157                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               19 |             32 |         1.68 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C5_reg[0][1]_155                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C6_reg[0][1]_156                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C6_reg[1][1]_154                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C6_reg[2][0]_161                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C6_reg[1][3]_145                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C5_reg[1][2]_149                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C6_reg[0][0]_160                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C6_reg[0][3]_147                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C6_reg[1][2]_150                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C5_reg[2][0]_162                                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/slv_reg_rden                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/output_vertex[127]_i_1_n_0                                                                                                                                                                                                 | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                               |                                                                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/output_vertex[159]_i_1_n_0                                                                                                                                                                                                 | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                           |                                                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/output_vertex[191]_i_1_n_0                                                                                                                                                                                                 | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               22 |             32 |         1.45 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/output_vertex[223]_i_1_n_0                                                                                                                                                                                                 | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               23 |             32 |         1.39 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/output_vertex[255]_i_1_n_0                                                                                                                                                                                                 | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg_n_0_[3][0]                                                                                                                                                                 |               17 |             32 |         1.88 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/output_vertex[287]_i_1_n_0                                                                                                                                                                                                 | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/output_vertex[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/output_vertex[319]_i_1_n_0                                                                                                                                                                                                 | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/output_vertex[351]_i_1_n_0                                                                                                                                                                                                 | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                      | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                               | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[31]_i_1_n_0                                                                                                        | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                      |               10 |             32 |         3.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_axi_lite_regs_inst/slv_reg_rden                                                                                                                                                                                             | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tvalid_reg_i_1_n_0                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state[31]_i_1__0_n_0                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                              | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                    | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_2[0]                     | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0[0]                     | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                            |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                |                                                                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                 | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                |                6 |             32 |         5.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_axi/u_req/count_q_reg[0]_3                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[8]_0[0]                                                                                                                                              | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                            | design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                 | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                |                6 |             32 |         5.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                |               24 |             32 |         1.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/FSM_onehot_gaxi_full_sm.present_state_reg[1]_2[0]                                                                                                                                    | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                                                                                |               12 |             32 |         2.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/output_vertex[383]_i_1_n_0                                                                                                                                                                                                 | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/output_vertex[63]_i_1_n_0                                                                                                                                                                                                  | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/current_position_reg[y][30]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/current_position_reg[x][31]_i_1_n_0                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               25 |             32 |         1.28 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/output_vertex[95]_i_1_n_0                                                                                                                                                                                                  | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertex_count[31]_i_1_n_0                                                                                                                                                                                                   | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/sgp_viewPort_axi_lite_regs_inst/slv_reg_rden                                                                                                                                                                                                     | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                             | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                |                6 |             32 |         5.33 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[8]_0[0]                                                                                                                                             | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C4_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_ctrl/first_q[5]                                                           |               13 |             32 |         2.46 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5][0]                       | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                         | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                8 |             33 |         4.13 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/input_fragment[63]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |               11 |             34 |         3.09 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                                 |                                                                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/rvalid                                                                                                                                                                              | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/rst_rvalid_re                                                                                                                                                                |               15 |             34 |         2.27 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                      | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                           |               10 |             34 |         3.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                 | design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                     |                9 |             34 |         3.78 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                 | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_fifo_ainit_nosync                                                                                                                                       |               10 |             34 |         3.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/rvalid                                                                                                                                                                             | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/rst_rvalid_re                                                                                                                                                               |               13 |             34 |         2.62 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                                 |                                                                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                 | design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                     |                9 |             34 |         3.78 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                      | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                           |               14 |             34 |         2.43 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB                                                                                                                                                                                 |               16 |             34 |         2.13 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                             |               10 |             34 |         3.40 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                     | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_fifo_ainit_nosync                                                                                                                                       |                6 |             34 |         5.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                5 |             35 |         7.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               10 |             35 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               12 |             35 |         2.92 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               10 |             35 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               12 |             35 |         2.92 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[12].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |               13 |             35 |         2.69 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                7 |             35 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               12 |             35 |         2.92 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_encapsulator_r/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                           |                                                                                                                                                                                                                                                                                         |               35 |             35 |         1.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               10 |             35 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               12 |             35 |         2.92 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               13 |             35 |         2.69 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                7 |             35 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               12 |             35 |         2.92 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |               12 |             35 |         2.92 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               10 |             35 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               13 |             35 |         2.69 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[11].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               10 |             35 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                         |               12 |             35 |         2.92 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_attrib_switch/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                 |                                                                                                                                                                                                                                                                                         |               17 |             36 |         2.12 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_si_handler/arb_stall_r_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                9 |             36 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_attrib_switch/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_a_1                                                                                                 |                                                                                                                                                                                                                                                                                         |               14 |             36 |         2.57 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               12 |             36 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                9 |             36 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_si_handler/arb_stall_r_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_si_handler/arb_stall_r_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                    |                                                                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                      |                                                                                                                                                                                                                                                                                         |               10 |             37 |         3.70 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                          |               19 |             37 |         1.95 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                         | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                  |               10 |             37 |         3.70 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               10 |             37 |         3.70 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               11 |             37 |         3.36 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                8 |             37 |         4.63 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               11 |             37 |         3.36 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                8 |             37 |         4.63 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               11 |             37 |         3.36 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               13 |             37 |         2.85 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                      |                                                                                                                                                                                                                                                                                         |               11 |             37 |         3.36 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               12 |             37 |         3.08 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                9 |             37 |         4.11 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               14 |             37 |         2.64 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               14 |             37 |         2.64 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               11 |             37 |         3.36 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               12 |             37 |         3.08 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                7 |             37 |         5.29 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                7 |             38 |         5.43 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               11 |             38 |         3.45 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                6 |             38 |         6.33 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                8 |             38 |         4.75 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               13 |             38 |         2.92 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_1_n_0                                                                                                                                                                     | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                         |               11 |             38 |         3.45 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[11]_i_1__0_n_0                                                                                                                                                                  | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg                                                                                                                                                                         |               13 |             38 |         2.92 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               11 |             38 |         3.45 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               11 |             38 |         3.45 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                9 |             38 |         4.22 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               11 |             38 |         3.45 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                9 |             38 |         4.22 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/axi_dynclk_0/U0/Inst_mmcme2_drp/rom                                                                                                                                                                                                                          |               14 |             39 |         2.79 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               12 |             39 |         3.25 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               13 |             39 |         3.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               13 |             39 |         3.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___3_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                8 |             39 |         4.88 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0                                                                                                                               |                                                                                                                                                                                                                                                                                         |               10 |             40 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0                                                                                                                               |                                                                                                                                                                                                                                                                                         |                9 |             40 |         4.44 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0                                                                                                                               |                                                                                                                                                                                                                                                                                         |                7 |             40 |         5.71 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0                                                                                                                               |                                                                                                                                                                                                                                                                                         |               11 |             40 |         3.64 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0                                                                                                                               |                                                                                                                                                                                                                                                                                         |                8 |             40 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0                                                                                                                               |                                                                                                                                                                                                                                                                                         |               11 |             40 |         3.64 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0                                                                                                                               |                                                                                                                                                                                                                                                                                         |               10 |             40 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0                                                                                                                               |                                                                                                                                                                                                                                                                                         |                8 |             40 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0                                                                                                                               |                                                                                                                                                                                                                                                                                         |               10 |             40 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0                                                                                                                               |                                                                                                                                                                                                                                                                                         |               10 |             40 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               11 |             40 |         3.64 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_entry_pipeline/s04_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___3_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                9 |             40 |         4.44 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0                                                                                                                               |                                                                                                                                                                                                                                                                                         |               11 |             40 |         3.64 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/cache_query_request_valid_reg_reg                                                                                                                                  |                                                                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                    | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                               |               12 |             42 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                     | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                           |               10 |             42 |         4.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                     | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                           |                6 |             42 |         7.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                     | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                |               13 |             42 |         3.23 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                               | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__0_n_0                                                                                                    |               13 |             42 |         3.23 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                       | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1_n_0                                                                                                       |               12 |             42 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                      | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1_n_0                                                                                                      |               17 |             42 |         2.47 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                              | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__0_n_0                                                                                                   |               11 |             42 |         3.82 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                        | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                |               13 |             42 |         3.23 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                       | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                               |               12 |             42 |         3.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                               |               16 |             43 |         2.69 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                     | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                  |               15 |             43 |         2.87 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                     |               37 |             44 |         1.19 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                           |               15 |             44 |         2.93 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                         |               12 |             46 |         3.83 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                          |               15 |             46 |         3.07 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               14 |             47 |         3.36 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                           |               18 |             47 |         2.61 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |               26 |             47 |         1.81 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_i_reg                                                                                                                                                                                  | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                             |                7 |             48 |         6.86 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                           |               12 |             48 |         4.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_mac_reg[47]_i_1_n_0                                                                                                                                           |               14 |             48 |         3.43 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/FSM_onehot_state_reg_reg[1][0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               12 |             48 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                           |               16 |             49 |         3.06 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                           |               28 |             49 |         1.75 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                8 |             49 |         6.13 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                           |               17 |             49 |         2.88 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C4_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/subtract_n_0                                                                                              |               17 |             50 |         2.94 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_axis_rx_inst/m_eth_hdr_valid_reg_reg_3[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               15 |             51 |         3.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                             |               18 |             52 |         2.89 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/s_eth_hdr_ready_reg_reg[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               19 |             52 |         2.74 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_axis_tx_inst/store_eth_hdr                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               14 |             52 |         3.71 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                            | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_3[0]                                                                                                                                                                        |               16 |             52 |         3.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_aw/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/push                                                                                                     |                                                                                                                                                                                                                                                                                         |               10 |             53 |         5.30 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                  |               18 |             53 |         2.94 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_ar/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/push                                                                                                     |                                                                                                                                                                                                                                                                                         |               10 |             53 |         5.30 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___3_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               16 |             54 |         3.38 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/SR[0]                                                                                                                                                             |               23 |             54 |         2.35 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               20 |             54 |         2.70 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                             | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                       |               19 |             55 |         2.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                             | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                       |               19 |             55 |         2.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               17 |             55 |         3.24 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               18 |             55 |         3.06 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               13 |             55 |         4.23 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |               11 |             55 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               17 |             55 |         3.24 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               22 |             55 |         2.50 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               14 |             56 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               17 |             57 |         3.35 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___3_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               18 |             57 |         3.17 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               23 |             57 |         2.48 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               21 |             57 |         2.71 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_ld_cmd_reg_0[0]                                                                                                                                                                          | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                |               10 |             60 |         6.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                             |               19 |             60 |         3.16 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_ld_cmd_reg_0[0]                                                                                                                                                                         | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |               14 |             60 |         4.29 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_uncached/u_req/ram_q[0][63]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               22 |             62 |         2.82 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               20 |             62 |         3.10 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_uncached/u_req/E[0]                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |               19 |             62 |         3.26 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_uncached/u_req/ram_q[1][63]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               24 |             62 |         2.58 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                       | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                |               14 |             63 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               28 |             63 |         2.25 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                        | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                 |               13 |             63 |         4.85 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/x_vp_coords                                                                                                                                                                                                                                      | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |               16 |             64 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                     |                                                                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                        |                                                                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r1540_out                                                                                                       |                                                                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                  |                                                                                                                                                                                                                                                                                         |               13 |             64 |         4.92 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                      |                                                                                                                                                                                                                                                                                         |               10 |             64 |         6.40 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_arb_mux_inst/arb_inst/grant_valid_reg_reg_2[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               23 |             64 |         2.78 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                               |                                                                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                       | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                      |               16 |             64 |         4.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               14 |             65 |         4.64 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               13 |             65 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               13 |             65 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               13 |             65 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/linestart_direction_reg_i_1_n_0                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               23 |             66 |         2.87 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/mem_tag_m_q                                                                                                                                                                                            | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |               36 |             69 |         1.92 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_axi/u_axi/valid_q_reg_inv_0                                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_renderOutput/U0/rst_i                                                                                                                                                                                                                                 |               36 |             69 |         1.92 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_axi/u_req/ram_q[0][71]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |               18 |             70 |         3.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_axi/u_req/ram_q[1][71]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |               14 |             70 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               25 |             71 |         2.84 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               14 |             71 |         5.07 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               15 |             71 |         4.73 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               13 |             71 |         5.46 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/store_udp_hdr                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               20 |             72 |         3.60 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_write                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               18 |             80 |         4.44 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/outgoing_eth_dest_mac_reg[47]_i_5_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                         |               18 |             80 |         4.44 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                     |                                                                                                                                                                                                                                                                                         |               14 |             84 |         6.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                      |                                                                                                                                                                                                                                                                                         |               13 |             84 |         6.46 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                     |                                                                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                     |                                                                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/boundingbox_reg[xmin]                                                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               32 |             99 |         3.09 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               47 |            101 |         2.15 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               28 |            103 |         3.68 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                 |                                                                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                 |                                                                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                 |                                                                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                 |                                                                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/m_udp_length_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               21 |            110 |         5.24 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                            |               51 |            110 |         2.16 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    |                                                                                                                                                                                                                                                                                                | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst/Q[0]                                                                                                                                                                                                             |               57 |            112 |         1.96 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                       |               56 |            113 |         2.02 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/store_ip_hdr                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               40 |            115 |         2.88 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/outgoing_eth_dest_mac_next                                                                                                                                        | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/outgoing_arp_tha_next                                                                                                                                       |               32 |            117 |         3.66 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C4_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/nd_d1                                                                                                                      |               18 |            122 |         6.78 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_rdlvl_done_reg_1                                                                                           |                                                                                                                                                                                                                                                                                         |               64 |            128 |         2.00 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_ip_tx_inst/store_udp_hdr                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               35 |            128 |         3.66 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               33 |            128 |         3.88 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               37 |            129 |         3.49 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               23 |            129 |         5.61 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               42 |            131 |         3.12 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               45 |            131 |         2.91 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               34 |            137 |         4.03 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               28 |            140 |         5.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               27 |            140 |         5.19 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               26 |            141 |         5.42 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                            | design_1_i/video_subsystem/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                             |               32 |            141 |         4.41 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               37 |            144 |         3.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/C7_reg[2]_79                                                                                                                                                                                                                 | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               42 |            144 |         3.43 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               45 |            144 |         3.20 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               32 |            144 |         4.50 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_tx_inst/store_frame                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               33 |            145 |         4.39 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                        | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               28 |            145 |         5.18 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               28 |            150 |         5.36 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                              |                                                                                                                                                                                                                                                                                         |               26 |            152 |         5.85 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                             |                                                                                                                                                                                                                                                                                         |               28 |            152 |         5.43 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    |                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               55 |            152 |         2.76 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                             |                                                                                                                                                                                                                                                                                         |               30 |            152 |         5.07 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                              |                                                                                                                                                                                                                                                                                         |               28 |            152 |         5.43 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               29 |            154 |         5.31 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               27 |            154 |         5.70 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               29 |            154 |         5.31 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                | design_1_i/video_subsystem/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                 |               29 |            155 |         5.34 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                            |                                                                                                                                                                                                                                                                                         |               33 |            156 |         4.73 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/FSM_onehot_triangleSetup_state_reg[11]_0[0]                                                                                                                                                                                 | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               55 |            160 |         2.91 |
|  design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_out                                                                                    | design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_write0_out                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               21 |            168 |         8.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                               | design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                               |               30 |            173 |         5.77 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf_we |                                                                                                                                                                                                                                                                                         |               22 |            176 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                         |               23 |            184 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |               70 |            191 |         2.73 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                         |               24 |            192 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                         |               24 |            192 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |               24 |            192 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                         |               24 |            192 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                         |               25 |            200 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                         |               25 |            200 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                         |               25 |            200 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                         |               25 |            200 |         8.00 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                         |               25 |            200 |         8.00 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              | design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                         |               38 |            200 |         5.26 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/E[0]                                                                                                                                                                                                                    | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |              182 |            336 |         1.85 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n                                                                                                                                                                                       | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |              178 |            336 |         1.89 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/FSM_onehot_triangleSetup_state_reg_n_0_[10]                                                                                                                                                                                 | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |              205 |            392 |         1.91 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_viewPort/U0/tdata_reg                                                                                                                                                                                                                                        | design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |               83 |            448 |         5.40 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/primitiveAssembly_inst/V1_reg                                                                                                                                                                                                                  | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |              230 |            512 |         2.23 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/primitiveAssembly_inst/V0_reg_0                                                                                                                                                                                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |              201 |            512 |         2.55 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/primitiveAssembly_inst/FSM_onehot_primitiveAssembly_state[3]_i_2_n_0                                                                                                                                                                           | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |              221 |            512 |         2.32 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               69 |            529 |         7.67 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                | design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                          |              167 |            756 |         4.53 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/start_direction_reg                                                                                                                                                                                                          | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |              319 |            945 |         2.96 |
|  design_1_i/video_subsystem/axi_dynclk_0/U0/PXL_CLK_O                                                                                              |                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |              351 |           1355 |         3.86 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                | design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/E[0]                                                                                                                                                                                                         | design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N                                                                                                                                                                                  |              499 |           1536 |         3.08 |
|  design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/CLK                                                |                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |             2915 |          11191 |         3.84 |
+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


