# Benchmark "control_merge" written by ABC on Sun Jul 13 14:42:53 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins_valid[0] \
 ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] ins_valid[5] \
 ins_valid[6] ins_valid[7] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] outs[0] outs[1] outs[2] outs_valid \
 index[0] index[1] index_valid

.latch       n104 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n109 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n114 control.tehb.dataReg[0]  0
.latch       n119 control.tehb.dataReg[1]  0
.latch       n124 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n68
01 1
.names control.tehb.control.fullReg new_n68 ins_ready[1]
01 1
.names ins_valid[0] new_n68 new_n70
00 1
.names ins_valid[2] new_n70 new_n71
11 1
.names control.tehb.control.fullReg new_n71 ins_ready[2]
01 1
.names ins_valid[3] new_n70 new_n73
11 1
.names new_n71 new_n73 new_n74
01 1
.names control.tehb.control.fullReg new_n74 ins_ready[3]
01 1
.names new_n71 new_n74 new_n76
00 1
.names new_n70 new_n76 new_n77
11 1
.names ins_valid[4] new_n77 new_n78
11 1
.names control.tehb.control.fullReg new_n78 ins_ready[4]
01 1
.names new_n77 new_n78 new_n80
10 1
.names ins_valid[5] new_n80 new_n81
11 1
.names control.tehb.control.fullReg new_n81 ins_ready[5]
01 1
.names new_n80 new_n81 new_n83
10 1
.names ins_valid[6] new_n83 new_n84
11 1
.names control.tehb.control.fullReg new_n84 ins_ready[6]
01 1
.names ins_valid[7] new_n83 new_n86
11 1
.names new_n84 new_n86 new_n87
01 1
.names control.tehb.control.fullReg new_n87 ins_ready[7]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n89
11 1
.names new_n84 new_n87 new_n90
00 1
.names new_n76 new_n90 new_n91
11 1
.names control.tehb.control.fullReg new_n91 new_n92
00 1
.names new_n89 new_n92 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n94
11 1
.names new_n68 new_n74 new_n95
00 1
.names new_n78 new_n95 new_n96
00 1
.names new_n81 new_n96 new_n97
00 1
.names new_n84 new_n97 new_n98
00 1
.names new_n87 new_n98 new_n99
00 1
.names control.tehb.control.fullReg new_n99 new_n100
00 1
.names new_n94 new_n100 index[0]
00 0
.names ins[3] index[0] new_n102
01 1
.names ins[0] index[0] new_n103
00 1
.names new_n102 new_n103 new_n104_1
00 1
.names index[1] new_n104_1 new_n105
00 1
.names ins[9] index[0] new_n106
01 1
.names ins[6] index[0] new_n107
00 1
.names new_n106 new_n107 new_n108
00 1
.names index[1] new_n108 new_n109_1
10 1
.names new_n105 new_n109_1 outs[0]
00 1
.names ins[1] index[1] new_n111
00 1
.names ins[7] index[1] new_n112
01 1
.names new_n111 new_n112 new_n113
00 1
.names index[0] new_n113 new_n114_1
00 1
.names ins[4] index[1] new_n115
00 1
.names ins[10] index[1] new_n116
01 1
.names new_n115 new_n116 new_n117
00 1
.names index[0] new_n117 new_n118
10 1
.names new_n114_1 new_n118 outs[1]
00 1
.names ins[2] index[0] new_n120
00 1
.names ins[5] index[0] new_n121
01 1
.names new_n120 new_n121 new_n122
00 1
.names index[1] new_n122 new_n123
00 1
.names ins[8] index[0] new_n124_1
00 1
.names ins[11] index[0] new_n125
01 1
.names new_n124_1 new_n125 new_n126
00 1
.names index[1] new_n126 new_n127
10 1
.names new_n123 new_n127 outs[2]
00 1
.names new_n83 new_n90 new_n129
11 1
.names control.tehb.control.fullReg new_n129 new_n130
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n130 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n130 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n133
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n134
01 1
.names new_n133 new_n134 new_n135
00 1
.names rst new_n135 new_n136
00 1
.names new_n130 new_n136 n124
01 1
.names new_n133 n124 n104
01 0
.names new_n134 n124 n109
01 0
.names control.tehb.control.fullReg new_n135 new_n140
00 1
.names new_n129 new_n140 new_n141
01 1
.names control.tehb.dataReg[0] new_n141 new_n142
10 1
.names new_n99 new_n141 new_n143
01 1
.names new_n142 new_n143 new_n144
00 1
.names rst new_n144 n114
00 1
.names control.tehb.dataReg[1] new_n141 new_n146
10 1
.names new_n91 new_n141 new_n147
01 1
.names new_n146 new_n147 new_n148
00 1
.names rst new_n148 n119
00 1
.end
