# compile vhdl design source files
vhdl xil_defaultlib  "../../../Mux_Booleana.srcs/sources_1/new/MUX.vhd"
vhdl xil_defaultlib  "../../../Mux_Booleana.srcs/sim_1/new/tb_Mux_Booleana.vhd"

# Do not sort compile order
nosort
