--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
10 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! MIDIDecodeDataPath/delayWire<8>   SLICE_X36Y30.A    SLICE_X36Y30.A3  !
 ! MIDIDecodeDataPath/delayWire<9>   SLICE_X36Y30.B    SLICE_X36Y30.B1  !
 ! DecodeDataPath/decoder/freq<4>28  SLICE_X37Y31.D    SLICE_X36Y31.A5  !
 ! MIDIDecodeDataPath/delayWire<5>   SLICE_X36Y31.B    SLICE_X36Y31.B1  !
 ! ecodeDataPath/decoder/freq<6>146  SLICE_X37Y30.A    SLICE_X36Y31.C2  !
 ! MIDIDecodeDataPath/delayWire<7>   SLICE_X36Y31.D    SLICE_X36Y31.D3  !
 ! DecodeDataPath/decoder/freq<0>23  SLICE_X38Y32.A    SLICE_X39Y32.A6  !
 ! MIDIDecodeDataPath/delayWire<1>   SLICE_X39Y32.B    SLICE_X39Y32.B1  !
 ! DecodeDataPath/decoder/freq<2>69  SLICE_X38Y32.B    SLICE_X39Y32.C6  !
 ! ecodeDataPath/decoder/freq<3>283  SLICE_X39Y31.A    SLICE_X39Y32.D2  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X38Y87.D5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.301ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.266ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y80.DQ      Tcklo                 0.698   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y80.D6      net (fanout=1)        0.296   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y80.D       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X42Y80.C6      net (fanout=3)        0.164   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X42Y80.C       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X38Y87.D5      net (fanout=1)        0.736   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X38Y87.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.266ns (1.070ns logic, 1.196ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X42Y80.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.451ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y80.DQ      Tcklo                 0.698   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y80.D6      net (fanout=1)        0.296   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y80.D       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X42Y80.BX      net (fanout=3)        0.339   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X42Y80.CLK     Tdick                -0.011   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.416ns (0.781ns logic, 0.635ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X43Y80.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.432ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y80.DQ      Tcklo                 0.698   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y80.D6      net (fanout=1)        0.296   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y80.D       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X43Y80.AX      net (fanout=3)        0.317   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X43Y80.CLK     Tdick                -0.008   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (0.784ns logic, 0.613ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X43Y80.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.029ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.064ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y80.DQ      Tcklo                 0.642   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y80.D6      net (fanout=1)        0.272   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y80.D       Tilo                  0.087   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X43Y80.AX      net (fanout=3)        0.292   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X43Y80.CLK     Tckdi       (-Th)     0.229   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.064ns (0.500ns logic, 0.564ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X42Y80.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.047ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y80.DQ      Tcklo                 0.642   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y80.D6      net (fanout=1)        0.272   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y80.D       Tilo                  0.087   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X42Y80.BX      net (fanout=3)        0.312   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X42Y80.CLK     Tckdi       (-Th)     0.231   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.082ns (0.498ns logic, 0.584ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X38Y87.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.829ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.864ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y80.DQ      Tcklo                 0.642   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y80.D6      net (fanout=1)        0.272   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y80.D       Tilo                  0.087   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X42Y80.C6      net (fanout=3)        0.151   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X42Y80.C       Tilo                  0.087   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X38Y87.D5      net (fanout=1)        0.677   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X38Y87.CLK     Tah         (-Th)     0.052   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (0.764ns logic, 1.100ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X41Y80.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.034ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.034ns (Levels of Logic = 2)
  Source Clock:         chipscope_control<0> rising at 0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y81.AQ      Tcko                  0.450   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X31Y82.C2      net (fanout=3)        0.975   icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X31Y82.C       Tilo                  0.094   chipscope_control<6>
                                                       icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X33Y74.D2      net (fanout=8)        1.582   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X33Y74.D       Tilo                  0.094   chipscope_control<13>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X41Y80.CLK     net (fanout=5)        0.839   chipscope_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.034ns (0.638ns logic, 3.396ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.862ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.862ns (Levels of Logic = 2)
  Source Clock:         chipscope_control<0> rising at 0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y81.BQ      Tcko                  0.450   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X31Y82.C3      net (fanout=4)        0.803   icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X31Y82.C       Tilo                  0.094   chipscope_control<6>
                                                       icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X33Y74.D2      net (fanout=8)        1.582   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X33Y74.D       Tilo                  0.094   chipscope_control<13>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X41Y80.CLK     net (fanout=5)        0.839   chipscope_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (0.638ns logic, 3.224ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.413ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.413ns (Levels of Logic = 2)
  Source Clock:         chipscope_control<0> rising at 0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y82.CQ      Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y82.A2      net (fanout=4)        0.664   icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X36Y82.A       Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X33Y74.D1      net (fanout=9)        1.251   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X33Y74.D       Tilo                  0.094   chipscope_control<13>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X41Y80.CLK     net (fanout=5)        0.839   chipscope_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (0.659ns logic, 2.754ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4058 paths analyzed, 1624 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.267ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_TDO_reg (SLICE_X39Y82.B6), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.232ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y4.DOADOL0  Trcko_DOA             2.190   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X31Y65.D4      net (fanout=1)        4.132   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<1>
    SLICE_X31Y65.D       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112
    SLICE_X27Y100.D2     net (fanout=1)        2.074   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112
    SLICE_X27Y100.CMUX   Topdc                 0.389   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X27Y101.A4     net (fanout=1)        0.511   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X27Y101.A      Tilo                  0.094   ila/N4
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X39Y82.A6      net (fanout=1)        1.492   ila/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X39Y82.A       Tilo                  0.094   icon/U0/U_ICON/iTDO
                                                       ila/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X39Y82.B6      net (fanout=1)        0.135   chipscope_control<3>
    SLICE_X39Y82.CLK     Tas                   0.027   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     11.232ns (2.888ns logic, 8.344ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.222ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y4.DOADOL0  Trcko_DOWA            2.180   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X31Y65.D4      net (fanout=1)        4.132   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<1>
    SLICE_X31Y65.D       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112
    SLICE_X27Y100.D2     net (fanout=1)        2.074   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112
    SLICE_X27Y100.CMUX   Topdc                 0.389   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X27Y101.A4     net (fanout=1)        0.511   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X27Y101.A      Tilo                  0.094   ila/N4
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X39Y82.A6      net (fanout=1)        1.492   ila/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X39Y82.A       Tilo                  0.094   icon/U0/U_ICON/iTDO
                                                       ila/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X39Y82.B6      net (fanout=1)        0.135   chipscope_control<3>
    SLICE_X39Y82.CLK     Tas                   0.027   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     11.222ns (2.878ns logic, 8.344ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.904ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 to icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y30.DOADOL0 Trcko_DOA             2.190   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
    SLICE_X15Y85.A1      net (fanout=1)        3.176   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<16>
    SLICE_X15Y85.A       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
    SLICE_X27Y100.C2     net (fanout=1)        1.699   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
    SLICE_X27Y100.CMUX   Tilo                  0.392   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X27Y101.A4     net (fanout=1)        0.511   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X27Y101.A      Tilo                  0.094   ila/N4
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X39Y82.A6      net (fanout=1)        1.492   ila/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X39Y82.A       Tilo                  0.094   icon/U0/U_ICON/iTDO
                                                       ila/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X39Y82.B6      net (fanout=1)        0.135   chipscope_control<3>
    SLICE_X39Y82.CLK     Tas                   0.027   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.904ns (2.891ns logic, 7.013ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X2Y4.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.453ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.CQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y82.A2        net (fanout=4)        0.664   icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y4.ENARDENL   net (fanout=87)       5.597   chipscope_control<6>
    RAMB36_X2Y4.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.453ns (1.073ns logic, 7.380ns route)
                                                         (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.206ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.BQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X36Y82.A5        net (fanout=4)        0.417   icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y4.ENARDENL   net (fanout=87)       5.597   chipscope_control<6>
    RAMB36_X2Y4.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.206ns (1.073ns logic, 7.133ns route)
                                                         (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.197ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.AQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X36Y82.A4        net (fanout=4)        0.408   icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y4.ENARDENL   net (fanout=87)       5.597   chipscope_control<6>
    RAMB36_X2Y4.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.197ns (1.073ns logic, 7.124ns route)
                                                         (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X2Y4.ENAU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.453ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.CQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y82.A2        net (fanout=4)        0.664   icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y4.ENAU       net (fanout=87)       5.597   chipscope_control<6>
    RAMB36_X2Y4.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.453ns (1.073ns logic, 7.380ns route)
                                                         (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.206ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.BQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X36Y82.A5        net (fanout=4)        0.417   icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y4.ENAU       net (fanout=87)       5.597   chipscope_control<6>
    RAMB36_X2Y4.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.206ns (1.073ns logic, 7.133ns route)
                                                         (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.197ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.AQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X36Y82.A4        net (fanout=4)        0.408   icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y4.ENAU       net (fanout=87)       5.597   chipscope_control<6>
    RAMB36_X2Y4.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.197ns (1.073ns logic, 7.124ns route)
                                                         (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 (RAMB36_X0Y3.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.302ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.CQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y82.A2        net (fanout=4)        0.664   icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y3.ENARDENL   net (fanout=87)       5.446   chipscope_control<6>
    RAMB36_X0Y3.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.302ns (1.073ns logic, 7.229ns route)
                                                         (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.055ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.BQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X36Y82.A5        net (fanout=4)        0.417   icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y3.ENARDENL   net (fanout=87)       5.446   chipscope_control<6>
    RAMB36_X0Y3.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.055ns (1.073ns logic, 6.982ns route)
                                                         (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.046ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.AQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X36Y82.A4        net (fanout=4)        0.408   icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y3.ENARDENL   net (fanout=87)       5.446   chipscope_control<6>
    RAMB36_X0Y3.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.046ns (1.073ns logic, 6.973ns route)
                                                         (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 (RAMB36_X0Y3.ENAU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.302ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.CQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y82.A2        net (fanout=4)        0.664   icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y3.ENAU       net (fanout=87)       5.446   chipscope_control<6>
    RAMB36_X0Y3.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.302ns (1.073ns logic, 7.229ns route)
                                                         (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.055ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.BQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X36Y82.A5        net (fanout=4)        0.417   icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y3.ENAU       net (fanout=87)       5.446   chipscope_control<6>
    RAMB36_X0Y3.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.055ns (1.073ns logic, 6.982ns route)
                                                         (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.046ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.AQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X36Y82.A4        net (fanout=4)        0.408   icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y3.ENAU       net (fanout=87)       5.446   chipscope_control<6>
    RAMB36_X0Y3.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.046ns (1.073ns logic, 6.973ns route)
                                                         (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X0Y5.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.260ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.CQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y82.A2        net (fanout=4)        0.664   icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y5.ENARDENL   net (fanout=87)       5.404   chipscope_control<6>
    RAMB36_X0Y5.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.260ns (1.073ns logic, 7.187ns route)
                                                         (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.013ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.BQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X36Y82.A5        net (fanout=4)        0.417   icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y5.ENARDENL   net (fanout=87)       5.404   chipscope_control<6>
    RAMB36_X0Y5.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.013ns (1.073ns logic, 6.940ns route)
                                                         (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.004ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.AQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X36Y82.A4        net (fanout=4)        0.408   icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y5.ENARDENL   net (fanout=87)       5.404   chipscope_control<6>
    RAMB36_X0Y5.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.004ns (1.073ns logic, 6.931ns route)
                                                         (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X0Y5.ENAU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.260ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.CQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y82.A2        net (fanout=4)        0.664   icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y5.ENAU       net (fanout=87)       5.404   chipscope_control<6>
    RAMB36_X0Y5.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.260ns (1.073ns logic, 7.187ns route)
                                                         (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.013ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.BQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X36Y82.A5        net (fanout=4)        0.417   icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y5.ENAU       net (fanout=87)       5.404   chipscope_control<6>
    RAMB36_X0Y5.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.013ns (1.073ns logic, 6.940ns route)
                                                         (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.004ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y82.AQ        Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X36Y82.A4        net (fanout=4)        0.408   icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X36Y82.A         Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                         icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1        net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D         Tilo                  0.094   chipscope_control<6>
                                                         icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y5.ENAU       net (fanout=87)       5.404   chipscope_control<6>
    RAMB36_X0Y5.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                         ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        8.004ns (1.073ns logic, 6.931ns route)
                                                         (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAMB36_X0Y29.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.180ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y82.CQ         Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y82.A2         net (fanout=4)        0.664   icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X36Y82.A          Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1         net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y29.ENARDENL   net (fanout=87)       5.324   chipscope_control<6>
    RAMB36_X0Y29.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.180ns (1.073ns logic, 7.107ns route)
                                                          (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.933ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y82.BQ         Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X36Y82.A5         net (fanout=4)        0.417   icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X36Y82.A          Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1         net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y29.ENARDENL   net (fanout=87)       5.324   chipscope_control<6>
    RAMB36_X0Y29.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         7.933ns (1.073ns logic, 6.860ns route)
                                                          (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.924ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y82.AQ         Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X36Y82.A4         net (fanout=4)        0.408   icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X36Y82.A          Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1         net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y29.ENARDENL   net (fanout=87)       5.324   chipscope_control<6>
    RAMB36_X0Y29.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         7.924ns (1.073ns logic, 6.851ns route)
                                                          (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAMB36_X0Y29.ENAU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.180ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y82.CQ         Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y82.A2         net (fanout=4)        0.664   icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X36Y82.A          Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1         net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y29.ENAU       net (fanout=87)       5.324   chipscope_control<6>
    RAMB36_X0Y29.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.180ns (1.073ns logic, 7.107ns route)
                                                          (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.933ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y82.BQ         Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X36Y82.A5         net (fanout=4)        0.417   icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X36Y82.A          Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1         net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y29.ENAU       net (fanout=87)       5.324   chipscope_control<6>
    RAMB36_X0Y29.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         7.933ns (1.073ns logic, 6.860ns route)
                                                          (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.924ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y82.AQ         Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X36Y82.A4         net (fanout=4)        0.408   icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X36Y82.A          Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1         net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y29.ENAU       net (fanout=87)       5.324   chipscope_control<6>
    RAMB36_X0Y29.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         7.924ns (1.073ns logic, 6.851ns route)
                                                          (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 (RAMB36_X0Y30.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.013ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y82.CQ         Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y82.A2         net (fanout=4)        0.664   icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X36Y82.A          Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1         net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y30.ENARDENL   net (fanout=87)       5.157   chipscope_control<6>
    RAMB36_X0Y30.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.013ns (1.073ns logic, 6.940ns route)
                                                          (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.766ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y82.BQ         Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X36Y82.A5         net (fanout=4)        0.417   icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X36Y82.A          Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1         net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y30.ENARDENL   net (fanout=87)       5.157   chipscope_control<6>
    RAMB36_X0Y30.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         7.766ns (1.073ns logic, 6.693ns route)
                                                          (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.757ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y82.AQ         Tcko                  0.471   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X36Y82.A4         net (fanout=4)        0.408   icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X36Y82.A          Tilo                  0.094   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y82.D1         net (fanout=9)        1.119   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y82.D          Tilo                  0.094   chipscope_control<6>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X0Y30.ENARDENL   net (fanout=87)       5.157   chipscope_control<6>
    RAMB36_X0Y30.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         7.757ns (1.073ns logic, 6.684ns route)
                                                          (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X31Y102.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y102.AQ     Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    SLICE_X31Y102.BX     net (fanout=2)        0.289   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>
    SLICE_X31Y102.CLK    Tckdi       (-Th)     0.231   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.183ns logic, 0.289ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X41Y76.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.BQ      Tcko                  0.414   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    SLICE_X41Y76.AX      net (fanout=2)        0.291   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<1>
    SLICE_X41Y76.CLK     Tckdi       (-Th)     0.229   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.185ns logic, 0.291ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X37Y81.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y81.BQ      Tcko                  0.414   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X37Y81.AX      net (fanout=4)        0.296   icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X37Y81.CLK     Tckdi       (-Th)     0.229   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.185ns logic, 0.296ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X50Y76.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 to ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y76.CQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    SLICE_X50Y76.CX      net (fanout=1)        0.285   ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
    SLICE_X50Y76.CLK     Tckdi       (-Th)     0.218   ila/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.196ns logic, 0.285ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X41Y76.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.DQ      Tcko                  0.414   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    SLICE_X41Y76.CX      net (fanout=2)        0.288   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
    SLICE_X41Y76.CLK     Tckdi       (-Th)     0.218   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.196ns logic, 0.288ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X37Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y80.BQ      Tcko                  0.414   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X37Y80.AX      net (fanout=9)        0.300   icon/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X37Y80.CLK     Tckdi       (-Th)     0.229   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.185ns logic, 0.300ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (SLICE_X26Y86.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y86.AQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X26Y86.BX      net (fanout=2)        0.307   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X26Y86.CLK     Tckdi       (-Th)     0.231   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.183ns logic, 0.307ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X40Y76.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y76.BQ      Tcko                  0.433   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    SLICE_X40Y76.AX      net (fanout=2)        0.295   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
    SLICE_X40Y76.CLK     Tckdi       (-Th)     0.236   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.197ns logic, 0.295ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (SLICE_X26Y95.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.AQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X26Y95.BX      net (fanout=2)        0.310   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
    SLICE_X26Y95.CLK     Tckdi       (-Th)     0.231   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.183ns logic, 0.310ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X37Y81.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y80.AQ      Tcko                  0.414   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X37Y81.BX      net (fanout=9)        0.312   icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X37Y81.CLK     Tckdi       (-Th)     0.231   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.183ns logic, 0.312ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Logical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X2Y4.CLKARDCLKL
  Clock network: chipscope_control<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU
  Logical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU
  Location pin: RAMB36_X2Y4.CLKARDCLKU
  Clock network: chipscope_control<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/CLKAL
  Logical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X1Y31.CLKARDCLKL
  Clock network: chipscope_control<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.589ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X41Y77.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.471   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X40Y77.D2      net (fanout=3)        1.010   icon/U0/U_ICON/iDATA_CMD
    SLICE_X40Y77.D       Tilo                  0.094   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X41Y77.SR      net (fanout=3)        0.434   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X41Y77.CLK     Tsrck                 0.545   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (1.110ns logic, 1.444ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X40Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.553ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.471   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X40Y77.D2      net (fanout=3)        1.010   icon/U0/U_ICON/iDATA_CMD
    SLICE_X40Y77.D       Tilo                  0.094   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X40Y76.SR      net (fanout=3)        0.431   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X40Y76.CLK     Tsrck                 0.547   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.553ns (1.112ns logic, 1.441ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X41Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.553ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.471   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X40Y77.D2      net (fanout=3)        1.010   icon/U0/U_ICON/iDATA_CMD
    SLICE_X40Y77.D       Tilo                  0.094   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X41Y76.SR      net (fanout=3)        0.431   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X41Y76.CLK     Tsrck                 0.547   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.553ns (1.112ns logic, 1.441ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X41Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.553ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.471   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X40Y77.D2      net (fanout=3)        1.010   icon/U0/U_ICON/iDATA_CMD
    SLICE_X40Y77.D       Tilo                  0.094   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X41Y76.SR      net (fanout=3)        0.431   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X41Y76.CLK     Tsrck                 0.547   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.553ns (1.112ns logic, 1.441ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X41Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.553ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.471   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X40Y77.D2      net (fanout=3)        1.010   icon/U0/U_ICON/iDATA_CMD
    SLICE_X40Y77.D       Tilo                  0.094   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X41Y76.SR      net (fanout=3)        0.431   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X41Y76.CLK     Tsrck                 0.547   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.553ns (1.112ns logic, 1.441ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X41Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.551ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.471   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X40Y77.D2      net (fanout=3)        1.010   icon/U0/U_ICON/iDATA_CMD
    SLICE_X40Y77.D       Tilo                  0.094   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X41Y76.SR      net (fanout=3)        0.431   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X41Y76.CLK     Tsrck                 0.545   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.551ns (1.110ns logic, 1.441ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X40Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.471   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X40Y77.D2      net (fanout=3)        1.010   icon/U0/U_ICON/iDATA_CMD
    SLICE_X40Y77.D       Tilo                  0.094   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X40Y76.SR      net (fanout=3)        0.431   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X40Y76.CLK     Tsrck                 0.544   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.550ns (1.109ns logic, 1.441ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X40Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.471   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X40Y77.D2      net (fanout=3)        1.010   icon/U0/U_ICON/iDATA_CMD
    SLICE_X40Y77.D       Tilo                  0.094   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X40Y76.SR      net (fanout=3)        0.431   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X40Y76.CLK     Tsrck                 0.541   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.547ns (1.106ns logic, 1.441ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X36Y82.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.471   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y78.A5      net (fanout=3)        0.726   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y78.A       Tilo                  0.094   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X36Y82.CE      net (fanout=3)        0.595   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X36Y82.CLK     Tceck                 0.226   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.112ns (0.791ns logic, 1.321ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X36Y82.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.471   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y78.A5      net (fanout=3)        0.726   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y78.A       Tilo                  0.094   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X36Y82.CE      net (fanout=3)        0.595   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X36Y82.CLK     Tceck                 0.226   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.112ns (0.791ns logic, 1.321ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X37Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.636ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.433   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y78.A5      net (fanout=3)        0.668   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y78.A       Tilo                  0.087   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X37Y80.CE      net (fanout=3)        0.402   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y80.CLK     Tckce       (-Th)    -0.046   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.566ns logic, 1.070ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X37Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.636ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.433   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y78.A5      net (fanout=3)        0.668   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y78.A       Tilo                  0.087   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X37Y80.CE      net (fanout=3)        0.402   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y80.CLK     Tckce       (-Th)    -0.046   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.566ns logic, 1.070ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X37Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.636ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.433   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y78.A5      net (fanout=3)        0.668   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y78.A       Tilo                  0.087   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X37Y80.CE      net (fanout=3)        0.402   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y80.CLK     Tckce       (-Th)    -0.046   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.566ns logic, 1.070ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X37Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.636ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.433   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y78.A5      net (fanout=3)        0.668   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y78.A       Tilo                  0.087   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X37Y80.CE      net (fanout=3)        0.402   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y80.CLK     Tckce       (-Th)    -0.046   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.566ns logic, 1.070ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X37Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.779ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.433   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y78.A5      net (fanout=3)        0.668   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y78.A       Tilo                  0.087   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X37Y81.CE      net (fanout=3)        0.545   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y81.CLK     Tckce       (-Th)    -0.046   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.566ns logic, 1.213ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X37Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.779ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.433   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y78.A5      net (fanout=3)        0.668   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y78.A       Tilo                  0.087   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X37Y81.CE      net (fanout=3)        0.545   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y81.CLK     Tckce       (-Th)    -0.046   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.566ns logic, 1.213ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X36Y82.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.780ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.433   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y78.A5      net (fanout=3)        0.668   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y78.A       Tilo                  0.087   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X36Y82.CE      net (fanout=3)        0.548   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X36Y82.CLK     Tckce       (-Th)    -0.044   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.564ns logic, 1.216ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X36Y82.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.780ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.433   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y78.A5      net (fanout=3)        0.668   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y78.A       Tilo                  0.087   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X36Y82.CE      net (fanout=3)        0.548   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X36Y82.CLK     Tckce       (-Th)    -0.044   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.564ns logic, 1.216ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X36Y82.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.780ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.433   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y78.A5      net (fanout=3)        0.668   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y78.A       Tilo                  0.087   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X36Y82.CE      net (fanout=3)        0.548   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X36Y82.CLK     Tckce       (-Th)    -0.044   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.564ns logic, 1.216ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X36Y82.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.780ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.433   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X41Y78.A5      net (fanout=3)        0.668   icon/U0/U_ICON/iDATA_CMD
    SLICE_X41Y78.A       Tilo                  0.087   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X36Y82.CE      net (fanout=3)        0.548   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X36Y82.CLK     Tckce       (-Th)    -0.044   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.564ns logic, 1.216ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.897ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X44Y72.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.862ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.471   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y72.A4      net (fanout=3)        0.384   icon/U0/U_ICON/iDATA_CMD
    SLICE_X44Y72.CLK     Tas                   0.007   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD_n
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (0.478ns logic, 0.384ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X44Y72.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.433   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y72.A4      net (fanout=3)        0.354   icon/U0/U_ICON/iDATA_CMD
    SLICE_X44Y72.CLK     Tah         (-Th)     0.219   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD_n
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.214ns logic, 0.354ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 92 paths analyzed, 78 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (SLICE_X29Y95.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.248ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Data Path Delay:      3.213ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y96.A       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X29Y95.SR      net (fanout=4)        0.951   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y95.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<11>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.213ns (2.262ns logic, 0.951ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (SLICE_X29Y95.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.248ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (FF)
  Data Path Delay:      3.213ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y96.A       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X29Y95.SR      net (fanout=4)        0.951   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y95.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<11>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.213ns (2.262ns logic, 0.951ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE (SLICE_X29Y95.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.248ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE (FF)
  Data Path Delay:      3.213ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y96.A       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X29Y95.SR      net (fanout=4)        0.951   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y95.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<11>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.213ns (2.262ns logic, 0.951ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (SLICE_X29Y95.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.246ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      3.211ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y96.A       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X29Y95.SR      net (fanout=4)        0.951   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y95.CLK     Tsrck                 0.545   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<11>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.211ns (2.260ns logic, 0.951ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (SLICE_X29Y94.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.048ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Data Path Delay:      3.013ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y96.A       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X29Y94.SR      net (fanout=4)        0.751   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y94.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.013ns (2.262ns logic, 0.751ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (SLICE_X29Y94.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.048ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Data Path Delay:      3.013ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y96.A       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X29Y94.SR      net (fanout=4)        0.751   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y94.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.013ns (2.262ns logic, 0.751ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (SLICE_X29Y94.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.048ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (FF)
  Data Path Delay:      3.013ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y96.A       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X29Y94.SR      net (fanout=4)        0.751   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y94.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.013ns (2.262ns logic, 0.751ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (SLICE_X29Y94.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.046ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Data Path Delay:      3.011ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y96.A       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X29Y94.SR      net (fanout=4)        0.751   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y94.CLK     Tsrck                 0.545   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (2.260ns logic, 0.751ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (SLICE_X29Y93.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.044ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Data Path Delay:      3.009ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y96.A       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X29Y93.SR      net (fanout=4)        0.747   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y93.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.009ns (2.262ns logic, 0.747ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (SLICE_X29Y93.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.044ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Data Path Delay:      3.009ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y96.A       Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X29Y93.SR      net (fanout=4)        0.747   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y93.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.009ns (2.262ns logic, 0.747ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X27Y95.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.525ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.560ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.BQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X27Y95.B5      net (fanout=2)        0.342   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
    SLICE_X27Y95.CLK     Tah         (-Th)     0.196   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<11>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.218ns logic, 0.342ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X64Y76.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.594ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.629ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y76.DQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X64Y76.CX      net (fanout=1)        0.445   ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X64Y76.CLK     Tckdi       (-Th)     0.230   ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.184ns logic, 0.445ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X27Y90.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.630ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      0.665ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y86.DQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X27Y90.D6      net (fanout=2)        0.446   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X27Y90.CLK     Tah         (-Th)     0.195   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.665ns (0.219ns logic, 0.446ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR (SLICE_X27Y95.C4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.649ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR (FF)
  Data Path Delay:      0.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.CQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X27Y95.C4      net (fanout=2)        0.465   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X27Y95.CLK     Tah         (-Th)     0.195   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<11>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.684ns (0.219ns logic, 0.465ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X33Y70.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.617ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.652ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y71.DQ      Tcko                  0.433   ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X33Y70.AX      net (fanout=1)        0.448   ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X33Y70.CLK     Tckdi       (-Th)     0.229   ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.204ns logic, 0.448ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X29Y63.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.765ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.DQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X29Y63.AX      net (fanout=1)        0.615   ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X29Y63.CLK     Tckdi       (-Th)     0.229   ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.185ns logic, 0.615ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X27Y92.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.836ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Data Path Delay:      0.871ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.BQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X27Y92.B4      net (fanout=2)        0.653   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
    SLICE_X27Y92.CLK     Tah         (-Th)     0.196   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.218ns logic, 0.653ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR (SLICE_X27Y95.D2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.892ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR (FF)
  Data Path Delay:      0.927ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.DQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    SLICE_X27Y95.D2      net (fanout=2)        0.708   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
    SLICE_X27Y95.CLK     Tah         (-Th)     0.195   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<11>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.219ns logic, 0.708ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X27Y90.B3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.905ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      0.940ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y86.BQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X27Y90.B3      net (fanout=2)        0.722   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X27Y90.CLK     Tah         (-Th)     0.196   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.218ns logic, 0.722ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X27Y92.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.917ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (FF)
  Data Path Delay:      0.952ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.AQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X27Y92.A3      net (fanout=2)        0.735   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>
    SLICE_X27Y92.CLK     Tah         (-Th)     0.197   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (0.217ns logic, 0.735ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 123 paths analyzed, 104 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X38Y87.D5), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.017ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.982ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y77.DQ      Tcko                  0.471   ila/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING
    SLICE_X42Y80.C2      net (fanout=1)        1.497   ila/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X42Y80.C       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X38Y87.D5      net (fanout=1)        0.736   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X38Y87.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (0.749ns logic, 2.233ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.654ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.619ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y80.DQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR
    SLICE_X42Y80.C3      net (fanout=2)        1.155   ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
    SLICE_X42Y80.C       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X38Y87.D5      net (fanout=1)        0.736   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X38Y87.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (0.728ns logic, 1.891ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X38Y87.D6), 15 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.909ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.874ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y87.DQ      Tcko                  0.471   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X37Y87.D1      net (fanout=1)        0.857   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X37Y87.D       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
    SLICE_X38Y87.B1      net (fanout=1)        0.889   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
    SLICE_X38Y87.B       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X38Y87.D6      net (fanout=1)        0.285   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X38Y87.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.874ns (0.843ns logic, 2.031ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.657ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.622ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y87.AQ      Tcko                  0.471   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X37Y87.D2      net (fanout=1)        0.605   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X37Y87.D       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
    SLICE_X38Y87.B1      net (fanout=1)        0.889   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
    SLICE_X38Y87.B       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X38Y87.D6      net (fanout=1)        0.285   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X38Y87.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.622ns (0.843ns logic, 1.779ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.559ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.524ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y89.CQ      Tcko                  0.471   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X36Y88.A1      net (fanout=1)        0.875   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<6>
    SLICE_X36Y88.A       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11
    SLICE_X38Y87.B4      net (fanout=1)        0.521   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11
    SLICE_X38Y87.B       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X38Y87.D6      net (fanout=1)        0.285   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X38Y87.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (0.843ns logic, 1.681ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X38Y87.D2), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.767ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.732ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y81.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM
    SLICE_X40Y85.D3      net (fanout=2)        0.796   ila/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X40Y85.CMUX    Topdc                 0.374   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_101
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X38Y87.D2      net (fanout=1)        0.928   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X38Y87.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.732ns (1.008ns logic, 1.724ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.753ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.718ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0 to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y85.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0
    SLICE_X40Y85.C2      net (fanout=1)        0.780   ila/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X40Y85.CMUX    Tilo                  0.376   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X38Y87.D2      net (fanout=1)        0.928   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X38Y87.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.718ns (1.010ns logic, 1.708ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.576ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.541ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    SLICE_X40Y85.C3      net (fanout=2)        0.603   ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X40Y85.CMUX    Tilo                  0.376   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X38Y87.D2      net (fanout=1)        0.928   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X38Y87.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.541ns (1.010ns logic, 1.531ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (SLICE_X32Y94.C2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.959ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      1.959ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.DQ     Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X32Y94.C2      net (fanout=14)       1.488   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.959ns (0.471ns logic, 1.488ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E (SLICE_X32Y93.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.850ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      1.850ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.DQ     Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X32Y93.A2      net (fanout=14)       1.379   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.850ns (0.471ns logic, 1.379ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X36Y100.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.841ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      1.841ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y89.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/iTRIGGER
                                                       ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X36Y100.B4     net (fanout=13)       1.391   ila/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      1.841ns (0.450ns logic, 1.391ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X36Y100.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.838ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Data Path Delay:      1.838ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y89.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/iTRIGGER
                                                       ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X36Y100.A4     net (fanout=13)       1.388   ila/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (0.450ns logic, 1.388ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRLC16E (SLICE_X32Y95.C2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.811ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      1.811ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.DQ     Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X32Y95.C2      net (fanout=14)       1.340   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.811ns (0.471ns logic, 1.340ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.U_SRL32 (SLICE_X32Y94.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.799ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.U_SRL32 (FF)
  Data Path Delay:      1.799ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.U_SRL32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.DQ     Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X32Y94.A2      net (fanout=14)       1.328   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (0.471ns logic, 1.328ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32 (SLICE_X32Y94.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.791ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32 (FF)
  Data Path Delay:      1.791ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.DQ     Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X32Y94.B2      net (fanout=14)       1.320   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.791ns (0.471ns logic, 1.320ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 47672159 paths analyzed, 6780 endpoints analyzed, 244 failing endpoints
 244 timing errors detected. (244 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.542ns.
--------------------------------------------------------------------------------

Paths for end point Abuf/writeData_15 (SLICE_X36Y25.D5), 7214075 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.099ns (Levels of Logic = 12)
  Clock Path Skew:      -0.408ns (1.370 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A14       net (fanout=1)        0.900   Wgen/gen3/dataOutInt1<14>
    DSP48_X0Y1.P9        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X31Y11.B5      net (fanout=3)        0.819   Wgen/dataOut3<2>
    SLICE_X31Y11.B       Tilo                  0.094   Wgen/gen1/dataIn_mux0000<13>95
                                                       Wgen/Madd_dataOut_addsub0001R1111
    SLICE_X31Y15.C6      net (fanout=1)        0.593   Wgen/Madd_dataOut_addsub0001R1
    SLICE_X31Y15.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y17.D6      net (fanout=3)        0.686   Wgen/dataOut_addsub0001<6>
    SLICE_X32Y17.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C5
                                                       Wgen/Madd_dataOut_addsub0003C511
    SLICE_X33Y20.DX      net (fanout=1)        0.592   Wgen/Madd_dataOut_addsub0003C5
    SLICE_X33Y20.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X33Y23.C6      net (fanout=3)        0.304   Wgen/dataOut_addsub0003<8>
    SLICE_X33Y23.C       Tilo                  0.094   MIDIDecodeDataPath/decoder/veloc<7>
                                                       Wgen/Madd_dataOut_addsub0005C711
    SLICE_X34Y22.BX      net (fanout=1)        0.470   Wgen/Madd_dataOut_addsub0005C7
    SLICE_X34Y22.COUT    Tbxcy                 0.346   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X37Y25.A6      net (fanout=2)        0.590   Wgen/dataOut_addsub0005<12>
    SLICE_X37Y25.DMUX    Topad                 0.743   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<12>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y25.D5      net (fanout=1)        0.397   datain_rnm0<15>
    SLICE_X36Y25.CLK     Tas                   0.010   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<15>1
                                                       Abuf/writeData_15
    -------------------------------------------------  ---------------------------
    Total                                     14.099ns (8.748ns logic, 5.351ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.066ns (Levels of Logic = 12)
  Clock Path Skew:      -0.408ns (1.370 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A14       net (fanout=1)        0.900   Wgen/gen3/dataOutInt1<14>
    DSP48_X0Y1.P9        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X31Y11.B5      net (fanout=3)        0.819   Wgen/dataOut3<2>
    SLICE_X31Y11.B       Tilo                  0.094   Wgen/gen1/dataIn_mux0000<13>95
                                                       Wgen/Madd_dataOut_addsub0001R1111
    SLICE_X31Y15.C6      net (fanout=1)        0.593   Wgen/Madd_dataOut_addsub0001R1
    SLICE_X31Y15.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y17.D6      net (fanout=3)        0.686   Wgen/dataOut_addsub0001<6>
    SLICE_X32Y17.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C5
                                                       Wgen/Madd_dataOut_addsub0003C511
    SLICE_X33Y20.DX      net (fanout=1)        0.592   Wgen/Madd_dataOut_addsub0003C5
    SLICE_X33Y20.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X32Y22.B6      net (fanout=3)        0.319   Wgen/dataOut_addsub0003<10>
    SLICE_X32Y22.B       Tilo                  0.094   N518
                                                       Wgen/Madd_dataOut_addsub0005C911
    SLICE_X34Y22.DX      net (fanout=1)        0.463   Wgen/Madd_dataOut_addsub0005C9
    SLICE_X34Y22.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X37Y25.A6      net (fanout=2)        0.590   Wgen/dataOut_addsub0005<12>
    SLICE_X37Y25.DMUX    Topad                 0.743   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<12>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y25.D5      net (fanout=1)        0.397   datain_rnm0<15>
    SLICE_X36Y25.CLK     Tas                   0.010   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<15>1
                                                       Abuf/writeData_15
    -------------------------------------------------  ---------------------------
    Total                                     14.066ns (8.707ns logic, 5.359ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.058ns (Levels of Logic = 12)
  Clock Path Skew:      -0.408ns (1.370 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A14       net (fanout=1)        0.900   Wgen/gen3/dataOutInt1<14>
    DSP48_X0Y1.P9        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X31Y11.B5      net (fanout=3)        0.819   Wgen/dataOut3<2>
    SLICE_X31Y11.B       Tilo                  0.094   Wgen/gen1/dataIn_mux0000<13>95
                                                       Wgen/Madd_dataOut_addsub0001R1111
    SLICE_X31Y15.C6      net (fanout=1)        0.593   Wgen/Madd_dataOut_addsub0001R1
    SLICE_X31Y15.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y17.D6      net (fanout=3)        0.686   Wgen/dataOut_addsub0001<6>
    SLICE_X32Y17.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C5
                                                       Wgen/Madd_dataOut_addsub0003C511
    SLICE_X33Y20.DX      net (fanout=1)        0.592   Wgen/Madd_dataOut_addsub0003C5
    SLICE_X33Y20.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.BMUX    Tcinb                 0.335   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y23.D6      net (fanout=3)        0.457   Wgen/dataOut_addsub0003<9>
    SLICE_X35Y23.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C8
                                                       Wgen/Madd_dataOut_addsub0005C811
    SLICE_X34Y22.CX      net (fanout=1)        0.305   Wgen/Madd_dataOut_addsub0005C8
    SLICE_X34Y22.COUT    Tcxcy                 0.253   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X37Y25.A6      net (fanout=2)        0.590   Wgen/dataOut_addsub0005<12>
    SLICE_X37Y25.DMUX    Topad                 0.743   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<12>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y25.D5      net (fanout=1)        0.397   datain_rnm0<15>
    SLICE_X36Y25.CLK     Tas                   0.010   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<15>1
                                                       Abuf/writeData_15
    -------------------------------------------------  ---------------------------
    Total                                     14.058ns (8.719ns logic, 5.339ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point Abuf/writeData_16 (SLICE_X37Y26.C5), 9440530 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.979ns (Levels of Logic = 13)
  Clock Path Skew:      -0.412ns (1.366 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A14       net (fanout=1)        0.900   Wgen/gen3/dataOutInt1<14>
    DSP48_X0Y1.P9        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X31Y11.B5      net (fanout=3)        0.819   Wgen/dataOut3<2>
    SLICE_X31Y11.B       Tilo                  0.094   Wgen/gen1/dataIn_mux0000<13>95
                                                       Wgen/Madd_dataOut_addsub0001R1111
    SLICE_X31Y15.C6      net (fanout=1)        0.593   Wgen/Madd_dataOut_addsub0001R1
    SLICE_X31Y15.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y17.D6      net (fanout=3)        0.686   Wgen/dataOut_addsub0001<6>
    SLICE_X32Y17.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C5
                                                       Wgen/Madd_dataOut_addsub0003C511
    SLICE_X33Y20.DX      net (fanout=1)        0.592   Wgen/Madd_dataOut_addsub0003C5
    SLICE_X33Y20.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X33Y23.C6      net (fanout=3)        0.304   Wgen/dataOut_addsub0003<8>
    SLICE_X33Y23.C       Tilo                  0.094   MIDIDecodeDataPath/decoder/veloc<7>
                                                       Wgen/Madd_dataOut_addsub0005C711
    SLICE_X34Y22.BX      net (fanout=1)        0.470   Wgen/Madd_dataOut_addsub0005C7
    SLICE_X34Y22.COUT    Tbxcy                 0.346   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X37Y25.A6      net (fanout=2)        0.590   Wgen/dataOut_addsub0005<12>
    SLICE_X37Y25.COUT    Topcya                0.509   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<12>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X37Y26.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X37Y26.AMUX    Tcina                 0.271   Abuf/writeData<17>
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X37Y26.C5      net (fanout=1)        0.221   datain_rnm0<16>
    SLICE_X37Y26.CLK     Tas                   0.029   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<16>1
                                                       Abuf/writeData_16
    -------------------------------------------------  ---------------------------
    Total                                     13.979ns (8.804ns logic, 5.175ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.953ns (Levels of Logic = 12)
  Clock Path Skew:      -0.412ns (1.366 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A14       net (fanout=1)        0.900   Wgen/gen3/dataOutInt1<14>
    DSP48_X0Y1.P9        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X31Y11.B5      net (fanout=3)        0.819   Wgen/dataOut3<2>
    SLICE_X31Y11.B       Tilo                  0.094   Wgen/gen1/dataIn_mux0000<13>95
                                                       Wgen/Madd_dataOut_addsub0001R1111
    SLICE_X31Y15.C6      net (fanout=1)        0.593   Wgen/Madd_dataOut_addsub0001R1
    SLICE_X31Y15.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y17.D6      net (fanout=3)        0.686   Wgen/dataOut_addsub0001<6>
    SLICE_X32Y17.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C5
                                                       Wgen/Madd_dataOut_addsub0003C511
    SLICE_X33Y20.DX      net (fanout=1)        0.592   Wgen/Madd_dataOut_addsub0003C5
    SLICE_X33Y20.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.DMUX    Tcind                 0.402   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X32Y20.B6      net (fanout=3)        0.327   Wgen/dataOut_addsub0003<11>
    SLICE_X32Y20.B       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C6
                                                       Wgen/Madd_dataOut_addsub0005C1011
    SLICE_X34Y23.AX      net (fanout=1)        0.493   Wgen/Madd_dataOut_addsub0005C10
    SLICE_X34Y23.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X37Y25.C6      net (fanout=2)        0.468   Wgen/dataOut_addsub0005<14>
    SLICE_X37Y25.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<14>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X37Y26.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X37Y26.AMUX    Tcina                 0.271   Abuf/writeData<17>
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X37Y26.C5      net (fanout=1)        0.221   datain_rnm0<16>
    SLICE_X37Y26.CLK     Tas                   0.029   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<16>1
                                                       Abuf/writeData_16
    -------------------------------------------------  ---------------------------
    Total                                     13.953ns (8.854ns logic, 5.099ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.946ns (Levels of Logic = 13)
  Clock Path Skew:      -0.412ns (1.366 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A14       net (fanout=1)        0.900   Wgen/gen3/dataOutInt1<14>
    DSP48_X0Y1.P9        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X31Y11.B5      net (fanout=3)        0.819   Wgen/dataOut3<2>
    SLICE_X31Y11.B       Tilo                  0.094   Wgen/gen1/dataIn_mux0000<13>95
                                                       Wgen/Madd_dataOut_addsub0001R1111
    SLICE_X31Y15.C6      net (fanout=1)        0.593   Wgen/Madd_dataOut_addsub0001R1
    SLICE_X31Y15.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y17.D6      net (fanout=3)        0.686   Wgen/dataOut_addsub0001<6>
    SLICE_X32Y17.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C5
                                                       Wgen/Madd_dataOut_addsub0003C511
    SLICE_X33Y20.DX      net (fanout=1)        0.592   Wgen/Madd_dataOut_addsub0003C5
    SLICE_X33Y20.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X32Y22.B6      net (fanout=3)        0.319   Wgen/dataOut_addsub0003<10>
    SLICE_X32Y22.B       Tilo                  0.094   N518
                                                       Wgen/Madd_dataOut_addsub0005C911
    SLICE_X34Y22.DX      net (fanout=1)        0.463   Wgen/Madd_dataOut_addsub0005C9
    SLICE_X34Y22.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X37Y25.A6      net (fanout=2)        0.590   Wgen/dataOut_addsub0005<12>
    SLICE_X37Y25.COUT    Topcya                0.509   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<12>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X37Y26.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X37Y26.AMUX    Tcina                 0.271   Abuf/writeData<17>
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X37Y26.C5      net (fanout=1)        0.221   datain_rnm0<16>
    SLICE_X37Y26.CLK     Tas                   0.029   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<16>1
                                                       Abuf/writeData_16
    -------------------------------------------------  ---------------------------
    Total                                     13.946ns (8.763ns logic, 5.183ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point Abuf/writeData_17 (SLICE_X37Y26.D6), 12153065 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.955ns (Levels of Logic = 13)
  Clock Path Skew:      -0.412ns (1.366 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A14       net (fanout=1)        0.900   Wgen/gen3/dataOutInt1<14>
    DSP48_X0Y1.P9        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X31Y11.B5      net (fanout=3)        0.819   Wgen/dataOut3<2>
    SLICE_X31Y11.B       Tilo                  0.094   Wgen/gen1/dataIn_mux0000<13>95
                                                       Wgen/Madd_dataOut_addsub0001R1111
    SLICE_X31Y15.C6      net (fanout=1)        0.593   Wgen/Madd_dataOut_addsub0001R1
    SLICE_X31Y15.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y17.D6      net (fanout=3)        0.686   Wgen/dataOut_addsub0001<6>
    SLICE_X32Y17.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C5
                                                       Wgen/Madd_dataOut_addsub0003C511
    SLICE_X33Y20.DX      net (fanout=1)        0.592   Wgen/Madd_dataOut_addsub0003C5
    SLICE_X33Y20.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X33Y23.C6      net (fanout=3)        0.304   Wgen/dataOut_addsub0003<8>
    SLICE_X33Y23.C       Tilo                  0.094   MIDIDecodeDataPath/decoder/veloc<7>
                                                       Wgen/Madd_dataOut_addsub0005C711
    SLICE_X34Y22.BX      net (fanout=1)        0.470   Wgen/Madd_dataOut_addsub0005C7
    SLICE_X34Y22.COUT    Tbxcy                 0.346   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X37Y25.A6      net (fanout=2)        0.590   Wgen/dataOut_addsub0005<12>
    SLICE_X37Y25.COUT    Topcya                0.509   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<12>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X37Y26.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X37Y26.BMUX    Tcinb                 0.335   Abuf/writeData<17>
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X37Y26.D6      net (fanout=1)        0.134   datain_rnm0<17>
    SLICE_X37Y26.CLK     Tas                   0.028   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<17>1
                                                       Abuf/writeData_17
    -------------------------------------------------  ---------------------------
    Total                                     13.955ns (8.867ns logic, 5.088ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.929ns (Levels of Logic = 12)
  Clock Path Skew:      -0.412ns (1.366 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A14       net (fanout=1)        0.900   Wgen/gen3/dataOutInt1<14>
    DSP48_X0Y1.P9        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X31Y11.B5      net (fanout=3)        0.819   Wgen/dataOut3<2>
    SLICE_X31Y11.B       Tilo                  0.094   Wgen/gen1/dataIn_mux0000<13>95
                                                       Wgen/Madd_dataOut_addsub0001R1111
    SLICE_X31Y15.C6      net (fanout=1)        0.593   Wgen/Madd_dataOut_addsub0001R1
    SLICE_X31Y15.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y17.D6      net (fanout=3)        0.686   Wgen/dataOut_addsub0001<6>
    SLICE_X32Y17.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C5
                                                       Wgen/Madd_dataOut_addsub0003C511
    SLICE_X33Y20.DX      net (fanout=1)        0.592   Wgen/Madd_dataOut_addsub0003C5
    SLICE_X33Y20.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.DMUX    Tcind                 0.402   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X32Y20.B6      net (fanout=3)        0.327   Wgen/dataOut_addsub0003<11>
    SLICE_X32Y20.B       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C6
                                                       Wgen/Madd_dataOut_addsub0005C1011
    SLICE_X34Y23.AX      net (fanout=1)        0.493   Wgen/Madd_dataOut_addsub0005C10
    SLICE_X34Y23.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X37Y25.C6      net (fanout=2)        0.468   Wgen/dataOut_addsub0005<14>
    SLICE_X37Y25.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<14>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X37Y26.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X37Y26.BMUX    Tcinb                 0.335   Abuf/writeData<17>
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X37Y26.D6      net (fanout=1)        0.134   datain_rnm0<17>
    SLICE_X37Y26.CLK     Tas                   0.028   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<17>1
                                                       Abuf/writeData_17
    -------------------------------------------------  ---------------------------
    Total                                     13.929ns (8.917ns logic, 5.012ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.922ns (Levels of Logic = 13)
  Clock Path Skew:      -0.412ns (1.366 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A14       net (fanout=1)        0.900   Wgen/gen3/dataOutInt1<14>
    DSP48_X0Y1.P9        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X31Y11.B5      net (fanout=3)        0.819   Wgen/dataOut3<2>
    SLICE_X31Y11.B       Tilo                  0.094   Wgen/gen1/dataIn_mux0000<13>95
                                                       Wgen/Madd_dataOut_addsub0001R1111
    SLICE_X31Y15.C6      net (fanout=1)        0.593   Wgen/Madd_dataOut_addsub0001R1
    SLICE_X31Y15.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y17.D6      net (fanout=3)        0.686   Wgen/dataOut_addsub0001<6>
    SLICE_X32Y17.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C5
                                                       Wgen/Madd_dataOut_addsub0003C511
    SLICE_X33Y20.DX      net (fanout=1)        0.592   Wgen/Madd_dataOut_addsub0003C5
    SLICE_X33Y20.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X32Y22.B6      net (fanout=3)        0.319   Wgen/dataOut_addsub0003<10>
    SLICE_X32Y22.B       Tilo                  0.094   N518
                                                       Wgen/Madd_dataOut_addsub0005C911
    SLICE_X34Y22.DX      net (fanout=1)        0.463   Wgen/Madd_dataOut_addsub0005C9
    SLICE_X34Y22.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X37Y25.A6      net (fanout=2)        0.590   Wgen/dataOut_addsub0005<12>
    SLICE_X37Y25.COUT    Topcya                0.509   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<12>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X37Y26.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X37Y26.BMUX    Tcinb                 0.335   Abuf/writeData<17>
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X37Y26.D6      net (fanout=1)        0.134   datain_rnm0<17>
    SLICE_X37Y26.CLK     Tas                   0.028   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<17>1
                                                       Abuf/writeData_17
    -------------------------------------------------  ---------------------------
    Total                                     13.922ns (8.826ns logic, 5.096ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point Abuf/writeData_14 (SLICE_X36Y25.C6), 5411215 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.931ns (Levels of Logic = 12)
  Clock Path Skew:      -0.408ns (1.370 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A14       net (fanout=1)        0.900   Wgen/gen3/dataOutInt1<14>
    DSP48_X0Y1.P9        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X31Y11.B5      net (fanout=3)        0.819   Wgen/dataOut3<2>
    SLICE_X31Y11.B       Tilo                  0.094   Wgen/gen1/dataIn_mux0000<13>95
                                                       Wgen/Madd_dataOut_addsub0001R1111
    SLICE_X31Y15.C6      net (fanout=1)        0.593   Wgen/Madd_dataOut_addsub0001R1
    SLICE_X31Y15.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y17.D6      net (fanout=3)        0.686   Wgen/dataOut_addsub0001<6>
    SLICE_X32Y17.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C5
                                                       Wgen/Madd_dataOut_addsub0003C511
    SLICE_X33Y20.DX      net (fanout=1)        0.592   Wgen/Madd_dataOut_addsub0003C5
    SLICE_X33Y20.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X33Y23.C6      net (fanout=3)        0.304   Wgen/dataOut_addsub0003<8>
    SLICE_X33Y23.C       Tilo                  0.094   MIDIDecodeDataPath/decoder/veloc<7>
                                                       Wgen/Madd_dataOut_addsub0005C711
    SLICE_X34Y22.BX      net (fanout=1)        0.470   Wgen/Madd_dataOut_addsub0005C7
    SLICE_X34Y22.COUT    Tbxcy                 0.346   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X37Y25.A6      net (fanout=2)        0.590   Wgen/dataOut_addsub0005<12>
    SLICE_X37Y25.CMUX    Topac                 0.684   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<12>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y25.C6      net (fanout=1)        0.289   datain_rnm0<14>
    SLICE_X36Y25.CLK     Tas                   0.009   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<14>1
                                                       Abuf/writeData_14
    -------------------------------------------------  ---------------------------
    Total                                     13.931ns (8.688ns logic, 5.243ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.898ns (Levels of Logic = 12)
  Clock Path Skew:      -0.408ns (1.370 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A14       net (fanout=1)        0.900   Wgen/gen3/dataOutInt1<14>
    DSP48_X0Y1.P9        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X31Y11.B5      net (fanout=3)        0.819   Wgen/dataOut3<2>
    SLICE_X31Y11.B       Tilo                  0.094   Wgen/gen1/dataIn_mux0000<13>95
                                                       Wgen/Madd_dataOut_addsub0001R1111
    SLICE_X31Y15.C6      net (fanout=1)        0.593   Wgen/Madd_dataOut_addsub0001R1
    SLICE_X31Y15.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y17.D6      net (fanout=3)        0.686   Wgen/dataOut_addsub0001<6>
    SLICE_X32Y17.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C5
                                                       Wgen/Madd_dataOut_addsub0003C511
    SLICE_X33Y20.DX      net (fanout=1)        0.592   Wgen/Madd_dataOut_addsub0003C5
    SLICE_X33Y20.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X32Y22.B6      net (fanout=3)        0.319   Wgen/dataOut_addsub0003<10>
    SLICE_X32Y22.B       Tilo                  0.094   N518
                                                       Wgen/Madd_dataOut_addsub0005C911
    SLICE_X34Y22.DX      net (fanout=1)        0.463   Wgen/Madd_dataOut_addsub0005C9
    SLICE_X34Y22.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X37Y25.A6      net (fanout=2)        0.590   Wgen/dataOut_addsub0005<12>
    SLICE_X37Y25.CMUX    Topac                 0.684   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<12>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y25.C6      net (fanout=1)        0.289   datain_rnm0<14>
    SLICE_X36Y25.CLK     Tas                   0.009   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<14>1
                                                       Abuf/writeData_14
    -------------------------------------------------  ---------------------------
    Total                                     13.898ns (8.647ns logic, 5.251ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.890ns (Levels of Logic = 12)
  Clock Path Skew:      -0.408ns (1.370 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A14       net (fanout=1)        0.900   Wgen/gen3/dataOutInt1<14>
    DSP48_X0Y1.P9        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X31Y11.B5      net (fanout=3)        0.819   Wgen/dataOut3<2>
    SLICE_X31Y11.B       Tilo                  0.094   Wgen/gen1/dataIn_mux0000<13>95
                                                       Wgen/Madd_dataOut_addsub0001R1111
    SLICE_X31Y15.C6      net (fanout=1)        0.593   Wgen/Madd_dataOut_addsub0001R1
    SLICE_X31Y15.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X31Y16.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X32Y17.D6      net (fanout=3)        0.686   Wgen/dataOut_addsub0001<6>
    SLICE_X32Y17.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C5
                                                       Wgen/Madd_dataOut_addsub0003C511
    SLICE_X33Y20.DX      net (fanout=1)        0.592   Wgen/Madd_dataOut_addsub0003C5
    SLICE_X33Y20.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X33Y21.BMUX    Tcinb                 0.335   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X35Y23.D6      net (fanout=3)        0.457   Wgen/dataOut_addsub0003<9>
    SLICE_X35Y23.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C8
                                                       Wgen/Madd_dataOut_addsub0005C811
    SLICE_X34Y22.CX      net (fanout=1)        0.305   Wgen/Madd_dataOut_addsub0005C8
    SLICE_X34Y22.COUT    Tcxcy                 0.253   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X34Y23.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X37Y25.A6      net (fanout=2)        0.590   Wgen/dataOut_addsub0005<12>
    SLICE_X37Y25.CMUX    Topac                 0.684   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<12>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y25.C6      net (fanout=1)        0.289   datain_rnm0<14>
    SLICE_X36Y25.CLK     Tas                   0.009   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<14>1
                                                       Abuf/writeData_14
    -------------------------------------------------  ---------------------------
    Total                                     13.890ns (8.659ns logic, 5.231ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Paths for end point Abuf/writeData_12 (SLICE_X36Y25.A5), 2847794 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.892ns (Levels of Logic = 11)
  Clock Path Skew:      -0.408ns (1.370 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A14       net (fanout=1)        0.900   Wgen/gen3/dataOutInt1<14>
    DSP48_X0Y1.P9        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X31Y11.B5      net (fanout=3)        0.819   Wgen/dataOut3<2>
    SLICE_X31Y11.B       Tilo                  0.094   Wgen/gen1/dataIn_mux0000<13>95
                                                       Wgen/Madd_dataOut_addsub0001R1111
    SLICE_X31Y15.C6      net (fanout=1)        0.593   Wgen/Madd_dataOut_addsub0001R1
    SLICE_X31Y15.DMUX    Topcd                 0.523   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X34Y19.D6      net (fanout=3)        0.680   Wgen/dataOut_addsub0001<3>
    SLICE_X34Y19.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C2
                                                       Wgen/Madd_dataOut_addsub0003C211
    SLICE_X33Y20.AX      net (fanout=1)        0.453   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X33Y20.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X34Y19.B6      net (fanout=3)        0.455   Wgen/dataOut_addsub0003<6>
    SLICE_X34Y19.B       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C2
                                                       Wgen/Madd_dataOut_addsub0005C511
    SLICE_X34Y21.DX      net (fanout=1)        0.460   Wgen/Madd_dataOut_addsub0005C5
    SLICE_X34Y21.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X34Y22.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X34Y22.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X37Y24.A6      net (fanout=2)        0.590   Wgen/dataOut_addsub0005<8>
    SLICE_X37Y24.COUT    Topcya                0.509   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<8>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X37Y25.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<11>
    SLICE_X37Y25.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y25.A5      net (fanout=1)        0.389   datain_rnm0<12>
    SLICE_X36Y25.CLK     Tas                   0.007   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<12>1
                                                       Abuf/writeData_12
    -------------------------------------------------  ---------------------------
    Total                                     13.892ns (8.553ns logic, 5.339ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.864ns (Levels of Logic = 11)
  Clock Path Skew:      -0.408ns (1.370 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A14       net (fanout=1)        0.900   Wgen/gen3/dataOutInt1<14>
    DSP48_X0Y1.P7        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X30Y9.C6       net (fanout=2)        0.707   Wgen/dataOut3<0>
    SLICE_X30Y9.C        Tilo                  0.094   Wgen/data3<0>
                                                       Wgen/data3<0>1
    SLICE_X31Y15.AX      net (fanout=1)        0.494   Wgen/data3<0>
    SLICE_X31Y15.DMUX    Taxd                  0.706   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X34Y19.D6      net (fanout=3)        0.680   Wgen/dataOut_addsub0001<3>
    SLICE_X34Y19.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C2
                                                       Wgen/Madd_dataOut_addsub0003C211
    SLICE_X33Y20.AX      net (fanout=1)        0.453   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X33Y20.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X34Y19.B6      net (fanout=3)        0.455   Wgen/dataOut_addsub0003<6>
    SLICE_X34Y19.B       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C2
                                                       Wgen/Madd_dataOut_addsub0005C511
    SLICE_X34Y21.DX      net (fanout=1)        0.460   Wgen/Madd_dataOut_addsub0005C5
    SLICE_X34Y21.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X34Y22.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X34Y22.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X37Y24.A6      net (fanout=2)        0.590   Wgen/dataOut_addsub0005<8>
    SLICE_X37Y24.COUT    Topcya                0.509   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<8>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X37Y25.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<11>
    SLICE_X37Y25.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y25.A5      net (fanout=1)        0.389   datain_rnm0<12>
    SLICE_X36Y25.CLK     Tas                   0.007   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<12>1
                                                       Abuf/writeData_12
    -------------------------------------------------  ---------------------------
    Total                                     13.864ns (8.736ns logic, 5.128ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.843ns (Levels of Logic = 11)
  Clock Path Skew:      -0.408ns (1.370 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A17       net (fanout=8)        0.851   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y1.P9        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X31Y11.B5      net (fanout=3)        0.819   Wgen/dataOut3<2>
    SLICE_X31Y11.B       Tilo                  0.094   Wgen/gen1/dataIn_mux0000<13>95
                                                       Wgen/Madd_dataOut_addsub0001R1111
    SLICE_X31Y15.C6      net (fanout=1)        0.593   Wgen/Madd_dataOut_addsub0001R1
    SLICE_X31Y15.DMUX    Topcd                 0.523   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X34Y19.D6      net (fanout=3)        0.680   Wgen/dataOut_addsub0001<3>
    SLICE_X34Y19.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C2
                                                       Wgen/Madd_dataOut_addsub0003C211
    SLICE_X33Y20.AX      net (fanout=1)        0.453   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X33Y20.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X34Y19.B6      net (fanout=3)        0.455   Wgen/dataOut_addsub0003<6>
    SLICE_X34Y19.B       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C2
                                                       Wgen/Madd_dataOut_addsub0005C511
    SLICE_X34Y21.DX      net (fanout=1)        0.460   Wgen/Madd_dataOut_addsub0005C5
    SLICE_X34Y21.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X34Y22.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X34Y22.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X37Y24.A6      net (fanout=2)        0.590   Wgen/dataOut_addsub0005<8>
    SLICE_X37Y24.COUT    Topcya                0.509   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<8>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X37Y25.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<11>
    SLICE_X37Y25.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X36Y25.A5      net (fanout=1)        0.389   datain_rnm0<12>
    SLICE_X36Y25.CLK     Tas                   0.007   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<12>1
                                                       Abuf/writeData_12
    -------------------------------------------------  ---------------------------
    Total                                     13.843ns (8.553ns logic, 5.290ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen6/count_4 (SLICE_X39Y46.B6), 5879 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen6/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen6/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.889ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.409ns (1.282 - 1.691)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen6/RAM2/Mram_ram_ren to Wgen/gen6/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL3  Trcko_DOWB            2.180   Wgen/gen6/RAM2/Mram_ram_ren
                                                       Wgen/gen6/RAM2/Mram_ram_ren
    DSP48_X0Y12.A3       net (fanout=1)        0.927   Wgen/gen6/dataOutInt1<3>
    DSP48_X0Y12.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_dataOutInt2
                                                       Wgen/gen6/Mmult_dataOutInt2
    DSP48_X0Y17.A17      net (fanout=10)       1.145   Wgen/dataOut6<17>
    DSP48_X0Y17.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_newData
                                                       Wgen/gen6/Mmult_newData
    SLICE_X33Y40.D3      net (fanout=3)        0.992   Wgen/gen6/newData<24>
    SLICE_X33Y40.D       Tilo                  0.094   N422
                                                       Wgen/gen6/count_or0000_SW1
    SLICE_X37Y46.B6      net (fanout=1)        0.620   N422
    SLICE_X37Y46.B       Tilo                  0.094   Wgen/gen6/count<2>
                                                       Wgen/gen6/count_or0000
    SLICE_X39Y46.B6      net (fanout=10)       0.518   Wgen/gen6/count_or0000
    SLICE_X39Y46.CLK     Tas                   0.027   Wgen/gen6/count<6>
                                                       Wgen/gen6/count_4_rstpot
                                                       Wgen/gen6/count_4
    -------------------------------------------------  ---------------------------
    Total                                     13.889ns (9.687ns logic, 4.202ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen6/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen6/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.889ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.409ns (1.282 - 1.691)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen6/RAM2/Mram_ram_ren to Wgen/gen6/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL3  Trcko_DOWB            2.180   Wgen/gen6/RAM2/Mram_ram_ren
                                                       Wgen/gen6/RAM2/Mram_ram_ren
    DSP48_X0Y12.A3       net (fanout=1)        0.927   Wgen/gen6/dataOutInt1<3>
    DSP48_X0Y12.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_dataOutInt2
                                                       Wgen/gen6/Mmult_dataOutInt2
    DSP48_X0Y17.A18      net (fanout=10)       1.145   Wgen/dataOut6<17>
    DSP48_X0Y17.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_newData
                                                       Wgen/gen6/Mmult_newData
    SLICE_X33Y40.D3      net (fanout=3)        0.992   Wgen/gen6/newData<24>
    SLICE_X33Y40.D       Tilo                  0.094   N422
                                                       Wgen/gen6/count_or0000_SW1
    SLICE_X37Y46.B6      net (fanout=1)        0.620   N422
    SLICE_X37Y46.B       Tilo                  0.094   Wgen/gen6/count<2>
                                                       Wgen/gen6/count_or0000
    SLICE_X39Y46.B6      net (fanout=10)       0.518   Wgen/gen6/count_or0000
    SLICE_X39Y46.CLK     Tas                   0.027   Wgen/gen6/count<6>
                                                       Wgen/gen6/count_4_rstpot
                                                       Wgen/gen6/count_4
    -------------------------------------------------  ---------------------------
    Total                                     13.889ns (9.687ns logic, 4.202ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen6/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen6/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.882ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.409ns (1.282 - 1.691)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen6/RAM2/Mram_ram_ren to Wgen/gen6/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL3  Trcko_DOWB            2.180   Wgen/gen6/RAM2/Mram_ram_ren
                                                       Wgen/gen6/RAM2/Mram_ram_ren
    DSP48_X0Y12.A3       net (fanout=1)        0.927   Wgen/gen6/dataOutInt1<3>
    DSP48_X0Y12.P22      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_dataOutInt2
                                                       Wgen/gen6/Mmult_dataOutInt2
    DSP48_X0Y17.A15      net (fanout=6)        1.138   Wgen/dataOut6<15>
    DSP48_X0Y17.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_newData
                                                       Wgen/gen6/Mmult_newData
    SLICE_X33Y40.D3      net (fanout=3)        0.992   Wgen/gen6/newData<24>
    SLICE_X33Y40.D       Tilo                  0.094   N422
                                                       Wgen/gen6/count_or0000_SW1
    SLICE_X37Y46.B6      net (fanout=1)        0.620   N422
    SLICE_X37Y46.B       Tilo                  0.094   Wgen/gen6/count<2>
                                                       Wgen/gen6/count_or0000
    SLICE_X39Y46.B6      net (fanout=10)       0.518   Wgen/gen6/count_or0000
    SLICE_X39Y46.CLK     Tas                   0.027   Wgen/gen6/count<6>
                                                       Wgen/gen6/count_4_rstpot
                                                       Wgen/gen6/count_4
    -------------------------------------------------  ---------------------------
    Total                                     13.882ns (9.687ns logic, 4.195ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen6/count_3 (SLICE_X39Y46.A6), 5879 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen6/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen6/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.885ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.409ns (1.282 - 1.691)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen6/RAM2/Mram_ram_ren to Wgen/gen6/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL3  Trcko_DOWB            2.180   Wgen/gen6/RAM2/Mram_ram_ren
                                                       Wgen/gen6/RAM2/Mram_ram_ren
    DSP48_X0Y12.A3       net (fanout=1)        0.927   Wgen/gen6/dataOutInt1<3>
    DSP48_X0Y12.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_dataOutInt2
                                                       Wgen/gen6/Mmult_dataOutInt2
    DSP48_X0Y17.A17      net (fanout=10)       1.145   Wgen/dataOut6<17>
    DSP48_X0Y17.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_newData
                                                       Wgen/gen6/Mmult_newData
    SLICE_X33Y40.D3      net (fanout=3)        0.992   Wgen/gen6/newData<24>
    SLICE_X33Y40.D       Tilo                  0.094   N422
                                                       Wgen/gen6/count_or0000_SW1
    SLICE_X37Y46.B6      net (fanout=1)        0.620   N422
    SLICE_X37Y46.B       Tilo                  0.094   Wgen/gen6/count<2>
                                                       Wgen/gen6/count_or0000
    SLICE_X39Y46.A6      net (fanout=10)       0.515   Wgen/gen6/count_or0000
    SLICE_X39Y46.CLK     Tas                   0.026   Wgen/gen6/count<6>
                                                       Wgen/gen6/count_3_rstpot
                                                       Wgen/gen6/count_3
    -------------------------------------------------  ---------------------------
    Total                                     13.885ns (9.686ns logic, 4.199ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen6/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen6/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.885ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.409ns (1.282 - 1.691)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen6/RAM2/Mram_ram_ren to Wgen/gen6/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL3  Trcko_DOWB            2.180   Wgen/gen6/RAM2/Mram_ram_ren
                                                       Wgen/gen6/RAM2/Mram_ram_ren
    DSP48_X0Y12.A3       net (fanout=1)        0.927   Wgen/gen6/dataOutInt1<3>
    DSP48_X0Y12.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_dataOutInt2
                                                       Wgen/gen6/Mmult_dataOutInt2
    DSP48_X0Y17.A18      net (fanout=10)       1.145   Wgen/dataOut6<17>
    DSP48_X0Y17.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_newData
                                                       Wgen/gen6/Mmult_newData
    SLICE_X33Y40.D3      net (fanout=3)        0.992   Wgen/gen6/newData<24>
    SLICE_X33Y40.D       Tilo                  0.094   N422
                                                       Wgen/gen6/count_or0000_SW1
    SLICE_X37Y46.B6      net (fanout=1)        0.620   N422
    SLICE_X37Y46.B       Tilo                  0.094   Wgen/gen6/count<2>
                                                       Wgen/gen6/count_or0000
    SLICE_X39Y46.A6      net (fanout=10)       0.515   Wgen/gen6/count_or0000
    SLICE_X39Y46.CLK     Tas                   0.026   Wgen/gen6/count<6>
                                                       Wgen/gen6/count_3_rstpot
                                                       Wgen/gen6/count_3
    -------------------------------------------------  ---------------------------
    Total                                     13.885ns (9.686ns logic, 4.199ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen6/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen6/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.878ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.409ns (1.282 - 1.691)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen6/RAM2/Mram_ram_ren to Wgen/gen6/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL3  Trcko_DOWB            2.180   Wgen/gen6/RAM2/Mram_ram_ren
                                                       Wgen/gen6/RAM2/Mram_ram_ren
    DSP48_X0Y12.A3       net (fanout=1)        0.927   Wgen/gen6/dataOutInt1<3>
    DSP48_X0Y12.P22      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_dataOutInt2
                                                       Wgen/gen6/Mmult_dataOutInt2
    DSP48_X0Y17.A15      net (fanout=6)        1.138   Wgen/dataOut6<15>
    DSP48_X0Y17.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_newData
                                                       Wgen/gen6/Mmult_newData
    SLICE_X33Y40.D3      net (fanout=3)        0.992   Wgen/gen6/newData<24>
    SLICE_X33Y40.D       Tilo                  0.094   N422
                                                       Wgen/gen6/count_or0000_SW1
    SLICE_X37Y46.B6      net (fanout=1)        0.620   N422
    SLICE_X37Y46.B       Tilo                  0.094   Wgen/gen6/count<2>
                                                       Wgen/gen6/count_or0000
    SLICE_X39Y46.A6      net (fanout=10)       0.515   Wgen/gen6/count_or0000
    SLICE_X39Y46.CLK     Tas                   0.026   Wgen/gen6/count<6>
                                                       Wgen/gen6/count_3_rstpot
                                                       Wgen/gen6/count_3
    -------------------------------------------------  ---------------------------
    Total                                     13.878ns (9.686ns logic, 4.192ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen6/count_8 (SLICE_X38Y46.B6), 5879 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen6/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen6/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.904ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.384ns (1.307 - 1.691)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen6/RAM2/Mram_ram_ren to Wgen/gen6/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL3  Trcko_DOWB            2.180   Wgen/gen6/RAM2/Mram_ram_ren
                                                       Wgen/gen6/RAM2/Mram_ram_ren
    DSP48_X0Y12.A3       net (fanout=1)        0.927   Wgen/gen6/dataOutInt1<3>
    DSP48_X0Y12.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_dataOutInt2
                                                       Wgen/gen6/Mmult_dataOutInt2
    DSP48_X0Y17.A17      net (fanout=10)       1.145   Wgen/dataOut6<17>
    DSP48_X0Y17.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_newData
                                                       Wgen/gen6/Mmult_newData
    SLICE_X33Y40.D3      net (fanout=3)        0.992   Wgen/gen6/newData<24>
    SLICE_X33Y40.D       Tilo                  0.094   N422
                                                       Wgen/gen6/count_or0000_SW1
    SLICE_X37Y46.B6      net (fanout=1)        0.620   N422
    SLICE_X37Y46.B       Tilo                  0.094   Wgen/gen6/count<2>
                                                       Wgen/gen6/count_or0000
    SLICE_X38Y46.B6      net (fanout=10)       0.533   Wgen/gen6/count_or0000
    SLICE_X38Y46.CLK     Tas                   0.027   Wgen/gen6/count<9>
                                                       Wgen/gen6/count_8_rstpot
                                                       Wgen/gen6/count_8
    -------------------------------------------------  ---------------------------
    Total                                     13.904ns (9.687ns logic, 4.217ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen6/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen6/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.904ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.384ns (1.307 - 1.691)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen6/RAM2/Mram_ram_ren to Wgen/gen6/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL3  Trcko_DOWB            2.180   Wgen/gen6/RAM2/Mram_ram_ren
                                                       Wgen/gen6/RAM2/Mram_ram_ren
    DSP48_X0Y12.A3       net (fanout=1)        0.927   Wgen/gen6/dataOutInt1<3>
    DSP48_X0Y12.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_dataOutInt2
                                                       Wgen/gen6/Mmult_dataOutInt2
    DSP48_X0Y17.A18      net (fanout=10)       1.145   Wgen/dataOut6<17>
    DSP48_X0Y17.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_newData
                                                       Wgen/gen6/Mmult_newData
    SLICE_X33Y40.D3      net (fanout=3)        0.992   Wgen/gen6/newData<24>
    SLICE_X33Y40.D       Tilo                  0.094   N422
                                                       Wgen/gen6/count_or0000_SW1
    SLICE_X37Y46.B6      net (fanout=1)        0.620   N422
    SLICE_X37Y46.B       Tilo                  0.094   Wgen/gen6/count<2>
                                                       Wgen/gen6/count_or0000
    SLICE_X38Y46.B6      net (fanout=10)       0.533   Wgen/gen6/count_or0000
    SLICE_X38Y46.CLK     Tas                   0.027   Wgen/gen6/count<9>
                                                       Wgen/gen6/count_8_rstpot
                                                       Wgen/gen6/count_8
    -------------------------------------------------  ---------------------------
    Total                                     13.904ns (9.687ns logic, 4.217ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen6/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen6/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.897ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.384ns (1.307 - 1.691)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen6/RAM2/Mram_ram_ren to Wgen/gen6/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL3  Trcko_DOWB            2.180   Wgen/gen6/RAM2/Mram_ram_ren
                                                       Wgen/gen6/RAM2/Mram_ram_ren
    DSP48_X0Y12.A3       net (fanout=1)        0.927   Wgen/gen6/dataOutInt1<3>
    DSP48_X0Y12.P22      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_dataOutInt2
                                                       Wgen/gen6/Mmult_dataOutInt2
    DSP48_X0Y17.A15      net (fanout=6)        1.138   Wgen/dataOut6<15>
    DSP48_X0Y17.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_newData
                                                       Wgen/gen6/Mmult_newData
    SLICE_X33Y40.D3      net (fanout=3)        0.992   Wgen/gen6/newData<24>
    SLICE_X33Y40.D       Tilo                  0.094   N422
                                                       Wgen/gen6/count_or0000_SW1
    SLICE_X37Y46.B6      net (fanout=1)        0.620   N422
    SLICE_X37Y46.B       Tilo                  0.094   Wgen/gen6/count<2>
                                                       Wgen/gen6/count_or0000
    SLICE_X38Y46.B6      net (fanout=10)       0.533   Wgen/gen6/count_or0000
    SLICE_X38Y46.CLK     Tas                   0.027   Wgen/gen6/count<9>
                                                       Wgen/gen6/count_8_rstpot
                                                       Wgen/gen6/count_8
    -------------------------------------------------  ---------------------------
    Total                                     13.897ns (9.687ns logic, 4.210ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen6/count_7 (SLICE_X38Y46.A6), 5879 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen6/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen6/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.897ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.384ns (1.307 - 1.691)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen6/RAM2/Mram_ram_ren to Wgen/gen6/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL3  Trcko_DOWB            2.180   Wgen/gen6/RAM2/Mram_ram_ren
                                                       Wgen/gen6/RAM2/Mram_ram_ren
    DSP48_X0Y12.A3       net (fanout=1)        0.927   Wgen/gen6/dataOutInt1<3>
    DSP48_X0Y12.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_dataOutInt2
                                                       Wgen/gen6/Mmult_dataOutInt2
    DSP48_X0Y17.A17      net (fanout=10)       1.145   Wgen/dataOut6<17>
    DSP48_X0Y17.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_newData
                                                       Wgen/gen6/Mmult_newData
    SLICE_X33Y40.D3      net (fanout=3)        0.992   Wgen/gen6/newData<24>
    SLICE_X33Y40.D       Tilo                  0.094   N422
                                                       Wgen/gen6/count_or0000_SW1
    SLICE_X37Y46.B6      net (fanout=1)        0.620   N422
    SLICE_X37Y46.B       Tilo                  0.094   Wgen/gen6/count<2>
                                                       Wgen/gen6/count_or0000
    SLICE_X38Y46.A6      net (fanout=10)       0.527   Wgen/gen6/count_or0000
    SLICE_X38Y46.CLK     Tas                   0.026   Wgen/gen6/count<9>
                                                       Wgen/gen6/count_7_rstpot
                                                       Wgen/gen6/count_7
    -------------------------------------------------  ---------------------------
    Total                                     13.897ns (9.686ns logic, 4.211ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen6/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen6/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.897ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.384ns (1.307 - 1.691)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen6/RAM2/Mram_ram_ren to Wgen/gen6/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL3  Trcko_DOWB            2.180   Wgen/gen6/RAM2/Mram_ram_ren
                                                       Wgen/gen6/RAM2/Mram_ram_ren
    DSP48_X0Y12.A3       net (fanout=1)        0.927   Wgen/gen6/dataOutInt1<3>
    DSP48_X0Y12.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_dataOutInt2
                                                       Wgen/gen6/Mmult_dataOutInt2
    DSP48_X0Y17.A18      net (fanout=10)       1.145   Wgen/dataOut6<17>
    DSP48_X0Y17.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_newData
                                                       Wgen/gen6/Mmult_newData
    SLICE_X33Y40.D3      net (fanout=3)        0.992   Wgen/gen6/newData<24>
    SLICE_X33Y40.D       Tilo                  0.094   N422
                                                       Wgen/gen6/count_or0000_SW1
    SLICE_X37Y46.B6      net (fanout=1)        0.620   N422
    SLICE_X37Y46.B       Tilo                  0.094   Wgen/gen6/count<2>
                                                       Wgen/gen6/count_or0000
    SLICE_X38Y46.A6      net (fanout=10)       0.527   Wgen/gen6/count_or0000
    SLICE_X38Y46.CLK     Tas                   0.026   Wgen/gen6/count<9>
                                                       Wgen/gen6/count_7_rstpot
                                                       Wgen/gen6/count_7
    -------------------------------------------------  ---------------------------
    Total                                     13.897ns (9.686ns logic, 4.211ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen6/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen6/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.890ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.384ns (1.307 - 1.691)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen6/RAM2/Mram_ram_ren to Wgen/gen6/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL3  Trcko_DOWB            2.180   Wgen/gen6/RAM2/Mram_ram_ren
                                                       Wgen/gen6/RAM2/Mram_ram_ren
    DSP48_X0Y12.A3       net (fanout=1)        0.927   Wgen/gen6/dataOutInt1<3>
    DSP48_X0Y12.P22      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_dataOutInt2
                                                       Wgen/gen6/Mmult_dataOutInt2
    DSP48_X0Y17.A15      net (fanout=6)        1.138   Wgen/dataOut6<15>
    DSP48_X0Y17.P24      Tdspdo_AP_M           3.646   Wgen/gen6/Mmult_newData
                                                       Wgen/gen6/Mmult_newData
    SLICE_X33Y40.D3      net (fanout=3)        0.992   Wgen/gen6/newData<24>
    SLICE_X33Y40.D       Tilo                  0.094   N422
                                                       Wgen/gen6/count_or0000_SW1
    SLICE_X37Y46.B6      net (fanout=1)        0.620   N422
    SLICE_X37Y46.B       Tilo                  0.094   Wgen/gen6/count<2>
                                                       Wgen/gen6/count_or0000
    SLICE_X38Y46.A6      net (fanout=10)       0.527   Wgen/gen6/count_or0000
    SLICE_X38Y46.CLK     Tas                   0.026   Wgen/gen6/count<9>
                                                       Wgen/gen6/count_7_rstpot
                                                       Wgen/gen6/count_7
    -------------------------------------------------  ---------------------------
    Total                                     13.890ns (9.686ns logic, 4.204ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Paths for end point Abuf/writeData_10 (SLICE_X36Y26.C6), 1337035 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.854ns (Levels of Logic = 10)
  Clock Path Skew:      -0.412ns (1.366 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A14       net (fanout=1)        0.900   Wgen/gen3/dataOutInt1<14>
    DSP48_X0Y1.P9        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X31Y11.B5      net (fanout=3)        0.819   Wgen/dataOut3<2>
    SLICE_X31Y11.B       Tilo                  0.094   Wgen/gen1/dataIn_mux0000<13>95
                                                       Wgen/Madd_dataOut_addsub0001R1111
    SLICE_X31Y15.C6      net (fanout=1)        0.593   Wgen/Madd_dataOut_addsub0001R1
    SLICE_X31Y15.DMUX    Topcd                 0.523   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X34Y19.D6      net (fanout=3)        0.680   Wgen/dataOut_addsub0001<3>
    SLICE_X34Y19.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C2
                                                       Wgen/Madd_dataOut_addsub0003C211
    SLICE_X33Y20.AX      net (fanout=1)        0.453   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X33Y20.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X34Y19.B6      net (fanout=3)        0.455   Wgen/dataOut_addsub0003<6>
    SLICE_X34Y19.B       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C2
                                                       Wgen/Madd_dataOut_addsub0005C511
    SLICE_X34Y21.DX      net (fanout=1)        0.460   Wgen/Madd_dataOut_addsub0005C5
    SLICE_X34Y21.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X34Y22.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X34Y22.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X37Y24.A6      net (fanout=2)        0.590   Wgen/dataOut_addsub0005<8>
    SLICE_X37Y24.CMUX    Topac                 0.684   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<8>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X36Y26.C6      net (fanout=1)        0.445   datain_rnm0<10>
    SLICE_X36Y26.CLK     Tas                   0.009   Abuf/writeData<11>
                                                       Abuf/writeData_mux0000<10>1
                                                       Abuf/writeData_10
    -------------------------------------------------  ---------------------------
    Total                                     13.854ns (8.459ns logic, 5.395ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.826ns (Levels of Logic = 10)
  Clock Path Skew:      -0.412ns (1.366 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOBDOL14 Trcko_DOWB            2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A14       net (fanout=1)        0.900   Wgen/gen3/dataOutInt1<14>
    DSP48_X0Y1.P7        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X30Y9.C6       net (fanout=2)        0.707   Wgen/dataOut3<0>
    SLICE_X30Y9.C        Tilo                  0.094   Wgen/data3<0>
                                                       Wgen/data3<0>1
    SLICE_X31Y15.AX      net (fanout=1)        0.494   Wgen/data3<0>
    SLICE_X31Y15.DMUX    Taxd                  0.706   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X34Y19.D6      net (fanout=3)        0.680   Wgen/dataOut_addsub0001<3>
    SLICE_X34Y19.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C2
                                                       Wgen/Madd_dataOut_addsub0003C211
    SLICE_X33Y20.AX      net (fanout=1)        0.453   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X33Y20.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X34Y19.B6      net (fanout=3)        0.455   Wgen/dataOut_addsub0003<6>
    SLICE_X34Y19.B       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C2
                                                       Wgen/Madd_dataOut_addsub0005C511
    SLICE_X34Y21.DX      net (fanout=1)        0.460   Wgen/Madd_dataOut_addsub0005C5
    SLICE_X34Y21.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X34Y22.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X34Y22.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X37Y24.A6      net (fanout=2)        0.590   Wgen/dataOut_addsub0005<8>
    SLICE_X37Y24.CMUX    Topac                 0.684   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<8>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X36Y26.C6      net (fanout=1)        0.445   datain_rnm0<10>
    SLICE_X36Y26.CLK     Tas                   0.009   Abuf/writeData<11>
                                                       Abuf/writeData_mux0000<10>1
                                                       Abuf/writeData_10
    -------------------------------------------------  ---------------------------
    Total                                     13.826ns (8.642ns logic, 5.184ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.805ns (Levels of Logic = 10)
  Clock Path Skew:      -0.412ns (1.366 - 1.778)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y0.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y1.A17       net (fanout=8)        0.851   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y1.P9        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X31Y11.B5      net (fanout=3)        0.819   Wgen/dataOut3<2>
    SLICE_X31Y11.B       Tilo                  0.094   Wgen/gen1/dataIn_mux0000<13>95
                                                       Wgen/Madd_dataOut_addsub0001R1111
    SLICE_X31Y15.C6      net (fanout=1)        0.593   Wgen/Madd_dataOut_addsub0001R1
    SLICE_X31Y15.DMUX    Topcd                 0.523   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X34Y19.D6      net (fanout=3)        0.680   Wgen/dataOut_addsub0001<3>
    SLICE_X34Y19.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C2
                                                       Wgen/Madd_dataOut_addsub0003C211
    SLICE_X33Y20.AX      net (fanout=1)        0.453   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X33Y20.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X34Y19.B6      net (fanout=3)        0.455   Wgen/dataOut_addsub0003<6>
    SLICE_X34Y19.B       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C2
                                                       Wgen/Madd_dataOut_addsub0005C511
    SLICE_X34Y21.DX      net (fanout=1)        0.460   Wgen/Madd_dataOut_addsub0005C5
    SLICE_X34Y21.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X34Y22.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X34Y22.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X37Y24.A6      net (fanout=2)        0.590   Wgen/dataOut_addsub0005<8>
    SLICE_X37Y24.CMUX    Topac                 0.684   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<8>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X36Y26.C6      net (fanout=1)        0.445   datain_rnm0<10>
    SLICE_X36Y26.CLK     Tas                   0.009   Abuf/writeData<11>
                                                       Abuf/writeData_mux0000<10>1
                                                       Abuf/writeData_10
    -------------------------------------------------  ---------------------------
    Total                                     13.805ns (8.459ns logic, 5.346ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAMB36_X1Y18.ADDRBU10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.776 - 0.622)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y93.CQ         Tcko                  0.414   ila/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<11>
                                                          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR
    RAMB36_X1Y18.ADDRBU10   net (fanout=82)       0.319   ila/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<10>
    RAMB36_X1Y18.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.439ns (0.120ns logic, 0.319ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen3/RAM2/Mram_ram_ren (RAMB36_X1Y0.DIADIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Wgen/gen3/dataIn_0 (FF)
  Destination:          Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.508ns (Levels of Logic = 0)
  Clock Path Skew:      0.221ns (0.800 - 0.579)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Wgen/gen3/dataIn_0 to Wgen/gen3/RAM2/Mram_ram_ren
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X29Y2.AQ         Tcko                  0.414   Wgen/gen3/dataIn<1>
                                                         Wgen/gen3/dataIn_0
    RAMB36_X1Y0.DIADIL0    net (fanout=1)        0.380   Wgen/gen3/dataIn<0>
    RAMB36_X1Y0.CLKARDCLKL Trckd_DIA   (-Th)     0.286   Wgen/gen3/RAM2/Mram_ram_ren
                                                         Wgen/gen3/RAM2/Mram_ram_ren
    ---------------------------------------------------  ---------------------------
    Total                                        0.508ns (0.128ns logic, 0.380ns route)
                                                         (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAMB36_X1Y18.ADDRBU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.776 - 0.622)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y93.DQ         Tcko                  0.414   ila/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<11>
                                                          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR
    RAMB36_X1Y18.ADDRBU11   net (fanout=82)       0.321   ila/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<11>
    RAMB36_X1Y18.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.441ns (0.120ns logic, 0.321ns route)
                                                          (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen2/RAM2/Mram_ram_ren (RAMB36_X1Y2.DIADIL3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Wgen/gen2/dataIn_3 (FF)
  Destination:          Wgen/gen2/RAM2/Mram_ram_ren (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.518ns (Levels of Logic = 0)
  Clock Path Skew:      0.224ns (0.772 - 0.548)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Wgen/gen2/dataIn_3 to Wgen/gen2/RAM2/Mram_ram_ren
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X29Y9.CQ         Tcko                  0.414   Wgen/gen2/dataIn<3>
                                                         Wgen/gen2/dataIn_3
    RAMB36_X1Y2.DIADIL3    net (fanout=1)        0.390   Wgen/gen2/dataIn<3>
    RAMB36_X1Y2.CLKARDCLKL Trckd_DIA   (-Th)     0.286   Wgen/gen2/RAM2/Mram_ram_ren
                                                         Wgen/gen2/RAM2/Mram_ram_ren
    ---------------------------------------------------  ---------------------------
    Total                                        0.518ns (0.128ns logic, 0.390ns route)
                                                         (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAMB36_X1Y18.ADDRBL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.765 - 0.622)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y93.CQ         Tcko                  0.414   ila/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<11>
                                                          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR
    RAMB36_X1Y18.ADDRBL10   net (fanout=82)       0.319   ila/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<10>
    RAMB36_X1Y18.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.439ns (0.120ns logic, 0.319ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAMB36_X1Y18.ADDRBL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.765 - 0.622)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y93.DQ         Tcko                  0.414   ila/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<11>
                                                          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR
    RAMB36_X1Y18.ADDRBL11   net (fanout=82)       0.321   ila/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<11>
    RAMB36_X1Y18.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.441ns (0.120ns logic, 0.321ns route)
                                                          (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen4/RAM2/Mram_ram_ren (RAMB36_X1Y5.DIPADIPL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Wgen/gen4/dataIn_17 (FF)
  Destination:          Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      0.232ns (0.789 - 0.557)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Wgen/gen4/dataIn_17 to Wgen/gen4/RAM2/Mram_ram_ren
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X30Y26.DQ        Tcko                  0.433   Wgen/gen4/dataIn<17>
                                                         Wgen/gen4/dataIn_17
    RAMB36_X1Y5.DIPADIPL1  net (fanout=1)        0.391   Wgen/gen4/dataIn<17>
    RAMB36_X1Y5.CLKARDCLKL Trckd_DIPA  (-Th)     0.286   Wgen/gen4/RAM2/Mram_ram_ren
                                                         Wgen/gen4/RAM2/Mram_ram_ren
    ---------------------------------------------------  ---------------------------
    Total                                        0.538ns (0.147ns logic, 0.391ns route)
                                                         (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (SLICE_X32Y70.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.327ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.123 - 0.115)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 to ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y70.AQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    SLICE_X32Y70.BX      net (fanout=2)        0.155   ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<0>
    SLICE_X32Y70.CLK     Tckdi       (-Th)     0.242   ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.327ns (0.172ns logic, 0.155ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAMB36_X1Y13.DIBDIL0), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Clock Path Skew:      0.210ns (0.776 - 0.566)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y66.AQ         Tcko                  0.433   ila/U0/I_YES_D.U_ILA/iDATA<5>
                                                          ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF
    RAMB36_X1Y13.DIBDIL0    net (fanout=2)        0.389   ila/U0/I_YES_D.U_ILA/iDATA<5>
    RAMB36_X1Y13.CLKBWRCLKL Trckd_DIB   (-Th)     0.286   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.536ns (0.147ns logic, 0.389ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Clock Path Skew:      0.199ns (0.765 - 0.566)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y66.AQ         Tcko                  0.433   ila/U0/I_YES_D.U_ILA/iDATA<5>
                                                          ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF
    RAMB36_X1Y13.DIBDIL0    net (fanout=2)        0.389   ila/U0/I_YES_D.U_ILA/iDATA<5>
    RAMB36_X1Y13.CLKBWRCLKU Trckd_DIB   (-Th)     0.286   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.536ns (0.147ns logic, 0.389ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAMB36_X1Y12.DIBDIL0), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Clock Path Skew:      0.207ns (0.790 - 0.583)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y61.AQ         Tcko                  0.433   ila/U0/I_YES_D.U_ILA/iDATA<4>
                                                          ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF
    RAMB36_X1Y12.DIBDIL0    net (fanout=2)        0.389   ila/U0/I_YES_D.U_ILA/iDATA<4>
    RAMB36_X1Y12.CLKBWRCLKL Trckd_DIB   (-Th)     0.286   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.536ns (0.147ns logic, 0.389ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Clock Path Skew:      0.203ns (0.786 - 0.583)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y61.AQ         Tcko                  0.433   ila/U0/I_YES_D.U_ILA/iDATA<4>
                                                          ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF
    RAMB36_X1Y12.DIBDIL0    net (fanout=2)        0.389   ila/U0/I_YES_D.U_ILA/iDATA<4>
    RAMB36_X1Y12.CLKBWRCLKU Trckd_DIB   (-Th)     0.286   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.536ns (0.147ns logic, 0.389ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Wgen/gen2/RAM2/Mram_ram_ren/CLKAL
  Logical resource: Wgen/gen2/RAM2/Mram_ram_ren/CLKAL
  Location pin: RAMB36_X1Y2.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: Wgen/gen2/RAM2/Mram_ram_ren/CLKBL
  Logical resource: Wgen/gen2/RAM2/Mram_ram_ren/CLKBL
  Location pin: RAMB36_X1Y2.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Wgen/gen2/RAM2/Mram_ram_ren/REGCLKAL
  Logical resource: Wgen/gen2/RAM2/Mram_ram_ren/REGCLKAL
  Location pin: RAMB36_X1Y2.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   14.542|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 244  Score: 708765  (Setup/Max: 708765, Hold: 0)

Constraints cover 47676465 paths, 0 nets, and 17153 connections

Design statistics:
   Minimum period:  14.542ns{1}   (Maximum frequency:  68.766MHz)
   Maximum path delay from/to any node:   2.589ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May  2 03:08:02 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 674 MB



