#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfdae60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xff2440 .scope module, "tb" "tb" 3 129;
 .timescale -12 -12;
L_0xfd8d40 .functor NOT 1, L_0x104f5d0, C4<0>, C4<0>, C4<0>;
L_0x104eca0 .functor XOR 3, L_0x104f240, L_0x104f370, C4<000>, C4<000>;
L_0xffe540 .functor XOR 3, L_0x104eca0, L_0x104f460, C4<000>, C4<000>;
v0x103c530_0 .net *"_ivl_10", 2 0, L_0x104f460;  1 drivers
v0x103c630_0 .net *"_ivl_12", 2 0, L_0xffe540;  1 drivers
v0x103c710_0 .net *"_ivl_2", 2 0, L_0x104f1a0;  1 drivers
v0x103c7d0_0 .net *"_ivl_4", 2 0, L_0x104f240;  1 drivers
v0x103c8b0_0 .net *"_ivl_6", 2 0, L_0x104f370;  1 drivers
v0x103c9e0_0 .net *"_ivl_8", 2 0, L_0x104eca0;  1 drivers
v0x103cac0_0 .var "clk", 0 0;
v0x103cb60_0 .net "g_dut", 3 1, L_0x104dfc0;  1 drivers
v0x103cc20_0 .net "g_ref", 3 1, L_0x104d990;  1 drivers
v0x103ccc0_0 .net "r", 3 1, v0x1039a10_0;  1 drivers
v0x103cd60_0 .net "resetn", 0 0, L_0xfd8f80;  1 drivers
v0x103ce00_0 .var/2u "stats1", 159 0;
v0x103cee0_0 .var/2u "strobe", 0 0;
v0x103cfa0_0 .net "tb_match", 0 0, L_0x104f5d0;  1 drivers
v0x103d040_0 .net "tb_mismatch", 0 0, L_0xfd8d40;  1 drivers
v0x103d0e0_0 .net "wavedrom_enable", 0 0, v0x1039d70_0;  1 drivers
v0x103d180_0 .net "wavedrom_title", 511 0, v0x1039e10_0;  1 drivers
E_0xfeda30/0 .event negedge, v0x1038620_0;
E_0xfeda30/1 .event posedge, v0x1038620_0;
E_0xfeda30 .event/or E_0xfeda30/0, E_0xfeda30/1;
L_0x104f1a0 .concat [ 3 0 0 0], L_0x104d990;
L_0x104f240 .concat [ 3 0 0 0], L_0x104d990;
L_0x104f370 .concat [ 3 0 0 0], L_0x104dfc0;
L_0x104f460 .concat [ 3 0 0 0], L_0x104d990;
L_0x104f5d0 .cmp/eeq 3, L_0x104f1a0, L_0xffe540;
S_0xff25d0 .scope module, "good1" "reference_module" 3 170, 3 4 0, S_0xff2440;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x10166f0 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1016730 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1016770 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x10167b0 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0xfe0550_0 .net *"_ivl_12", 31 0, L_0x104d6b0;  1 drivers
L_0x7f1a9a0140a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfe1980_0 .net *"_ivl_15", 29 0, L_0x7f1a9a0140a8;  1 drivers
L_0x7f1a9a0140f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xfd8db0_0 .net/2u *"_ivl_16", 31 0, L_0x7f1a9a0140f0;  1 drivers
v0xfd9050_0 .net *"_ivl_18", 0 0, L_0x104d7f0;  1 drivers
v0xfd9310_0 .net *"_ivl_2", 31 0, L_0x103d3b0;  1 drivers
v0xfd9b10_0 .net *"_ivl_23", 31 0, L_0x104db20;  1 drivers
L_0x7f1a9a014138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfd9fd0_0 .net *"_ivl_26", 29 0, L_0x7f1a9a014138;  1 drivers
L_0x7f1a9a014180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1038170_0 .net/2u *"_ivl_27", 31 0, L_0x7f1a9a014180;  1 drivers
v0x1038250_0 .net *"_ivl_29", 0 0, L_0x104dca0;  1 drivers
L_0x7f1a9a014018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10383a0_0 .net *"_ivl_5", 29 0, L_0x7f1a9a014018;  1 drivers
L_0x7f1a9a014060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1038480_0 .net/2u *"_ivl_6", 31 0, L_0x7f1a9a014060;  1 drivers
v0x1038560_0 .net *"_ivl_8", 0 0, L_0x104d540;  1 drivers
v0x1038620_0 .net "clk", 0 0, v0x103cac0_0;  1 drivers
v0x10386e0_0 .net "g", 3 1, L_0x104d990;  alias, 1 drivers
v0x10387c0_0 .var "next", 1 0;
v0x10388a0_0 .net "r", 3 1, v0x1039a10_0;  alias, 1 drivers
v0x1038980_0 .net "resetn", 0 0, L_0xfd8f80;  alias, 1 drivers
v0x1038b50_0 .var "state", 1 0;
E_0xfed620 .event anyedge, v0x10388a0_0, v0x1038b50_0;
E_0xfee8b0 .event posedge, v0x1038620_0;
L_0x103d3b0 .concat [ 2 30 0 0], v0x1038b50_0, L_0x7f1a9a014018;
L_0x104d540 .cmp/eq 32, L_0x103d3b0, L_0x7f1a9a014060;
L_0x104d6b0 .concat [ 2 30 0 0], v0x1038b50_0, L_0x7f1a9a0140a8;
L_0x104d7f0 .cmp/eq 32, L_0x104d6b0, L_0x7f1a9a0140f0;
L_0x104d990 .concat8 [ 1 1 1 0], L_0x104d540, L_0x104d7f0, L_0x104dca0;
L_0x104db20 .concat [ 2 30 0 0], v0x1038b50_0, L_0x7f1a9a014138;
L_0x104dca0 .cmp/eq 32, L_0x104db20, L_0x7f1a9a014180;
S_0x1038cb0 .scope module, "stim1" "stimulus_gen" 3 165, 3 37 0, S_0xff2440;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 3 "r";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0xfd8f80 .functor NOT 1, v0x1039ae0_0, C4<0>, C4<0>, C4<0>;
v0x1039940_0 .net "clk", 0 0, v0x103cac0_0;  alias, 1 drivers
v0x1039a10_0 .var "r", 3 1;
v0x1039ae0_0 .var "reset", 0 0;
v0x1039bb0_0 .net "resetn", 0 0, L_0xfd8f80;  alias, 1 drivers
v0x1039c80_0 .net "tb_match", 0 0, L_0x104f5d0;  alias, 1 drivers
v0x1039d70_0 .var "wavedrom_enable", 0 0;
v0x1039e10_0 .var "wavedrom_title", 511 0;
S_0x1038f30 .scope task, "reset_test" "reset_test" 3 48, 3 48 0, S_0x1038cb0;
 .timescale -12 -12;
v0x1039150_0 .var/2u "arfail", 0 0;
v0x1039230_0 .var "async", 0 0;
v0x10392f0_0 .var/2u "datafail", 0 0;
v0x1039390_0 .var/2u "srfail", 0 0;
E_0x101b6f0 .event negedge, v0x1038620_0;
TD_tb.stim1.reset_test ;
    %wait E_0xfee8b0;
    %wait E_0xfee8b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1039ae0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfee8b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x101b6f0;
    %load/vec4 v0x1039c80_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x10392f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1039ae0_0, 0;
    %wait E_0xfee8b0;
    %load/vec4 v0x1039c80_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1039150_0, 0, 1;
    %wait E_0xfee8b0;
    %load/vec4 v0x1039c80_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1039390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1039ae0_0, 0;
    %load/vec4 v0x1039390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 62 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1039150_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1039230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x10392f0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1039230_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 64 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1039450 .scope task, "wavedrom_start" "wavedrom_start" 3 75, 3 75 0, S_0x1038cb0;
 .timescale -12 -12;
v0x1039650_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1039730 .scope task, "wavedrom_stop" "wavedrom_stop" 3 78, 3 78 0, S_0x1038cb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1039fb0 .scope module, "top_module1" "top_module" 3 176, 4 1 0, S_0xff2440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x103a190 .param/l "A" 0 4 9, C4<00>;
P_0x103a1d0 .param/l "B" 0 4 10, C4<01>;
P_0x103a210 .param/l "C" 0 4 11, C4<10>;
P_0x103a250 .param/l "D" 0 4 12, C4<11>;
L_0xfd9240 .functor AND 1, L_0x104e150, L_0x104e560, C4<1>, C4<1>;
L_0xfd99c0 .functor AND 1, L_0xfd9240, L_0x104e920, C4<1>, C4<1>;
L_0xfd9ec0 .functor AND 1, L_0xfd99c0, L_0x104ed60, C4<1>, C4<1>;
L_0x7f1a9a0141c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x103a510_0 .net/2u *"_ivl_11", 1 0, L_0x7f1a9a0141c8;  1 drivers
v0x103a610_0 .net *"_ivl_13", 0 0, L_0x104e150;  1 drivers
v0x103a6d0_0 .net *"_ivl_16", 0 0, L_0x104e270;  1 drivers
v0x103a7c0_0 .net *"_ivl_17", 31 0, L_0x104e3a0;  1 drivers
L_0x7f1a9a014210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x103a8a0_0 .net *"_ivl_20", 30 0, L_0x7f1a9a014210;  1 drivers
L_0x7f1a9a014258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x103a9d0_0 .net/2u *"_ivl_21", 31 0, L_0x7f1a9a014258;  1 drivers
v0x103aab0_0 .net *"_ivl_23", 0 0, L_0x104e560;  1 drivers
v0x103ab70_0 .net *"_ivl_26", 0 0, L_0xfd9240;  1 drivers
v0x103ac30_0 .net *"_ivl_28", 0 0, L_0x104e6f0;  1 drivers
v0x103ada0_0 .net *"_ivl_29", 31 0, L_0x104e7e0;  1 drivers
v0x103ae80_0 .net *"_ivl_3", 0 0, L_0x104de30;  1 drivers
L_0x7f1a9a0142a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x103af60_0 .net *"_ivl_32", 30 0, L_0x7f1a9a0142a0;  1 drivers
L_0x7f1a9a0142e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x103b040_0 .net/2u *"_ivl_33", 31 0, L_0x7f1a9a0142e8;  1 drivers
v0x103b120_0 .net *"_ivl_35", 0 0, L_0x104e920;  1 drivers
v0x103b1e0_0 .net *"_ivl_38", 0 0, L_0xfd99c0;  1 drivers
v0x103b2a0_0 .net *"_ivl_40", 0 0, L_0x104eb10;  1 drivers
v0x103b380_0 .net *"_ivl_41", 31 0, L_0x104ebb0;  1 drivers
L_0x7f1a9a014330 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x103b570_0 .net *"_ivl_44", 30 0, L_0x7f1a9a014330;  1 drivers
L_0x7f1a9a014378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x103b650_0 .net/2u *"_ivl_45", 31 0, L_0x7f1a9a014378;  1 drivers
v0x103b730_0 .net *"_ivl_47", 0 0, L_0x104ed60;  1 drivers
v0x103b7f0_0 .net *"_ivl_50", 0 0, L_0xfd9ec0;  1 drivers
L_0x7f1a9a0143c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x103b8b0_0 .net/2u *"_ivl_51", 0 0, L_0x7f1a9a0143c0;  1 drivers
L_0x7f1a9a014408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x103b990_0 .net/2u *"_ivl_53", 0 0, L_0x7f1a9a014408;  1 drivers
v0x103ba70_0 .net *"_ivl_55", 0 0, L_0x104ef40;  1 drivers
v0x103bb50_0 .net *"_ivl_7", 0 0, L_0x104ded0;  1 drivers
v0x103bc30_0 .net "clk", 0 0, v0x103cac0_0;  alias, 1 drivers
v0x103bcd0_0 .net "g", 3 1, L_0x104dfc0;  alias, 1 drivers
v0x103bdb0_0 .var "g_reg", 3 1;
v0x103be90_0 .var "next_state", 1 0;
v0x103bf70_0 .net "r", 3 1, v0x1039a10_0;  alias, 1 drivers
v0x103c080_0 .net "resetn", 0 0, L_0xfd8f80;  alias, 1 drivers
v0x103c170_0 .var "state", 1 0;
E_0xfd09f0 .event anyedge, v0x10388a0_0, v0x103c170_0;
E_0x103a4b0/0 .event negedge, v0x1038980_0;
E_0x103a4b0/1 .event posedge, v0x1038620_0;
E_0x103a4b0 .event/or E_0x103a4b0/0, E_0x103a4b0/1;
L_0x104de30 .part v0x103bdb0_0, 0, 1;
L_0x104ded0 .part v0x103bdb0_0, 1, 1;
L_0x104dfc0 .concat8 [ 1 1 1 0], L_0x104de30, L_0x104ded0, L_0x104ef40;
L_0x104e150 .cmp/eq 2, v0x103c170_0, L_0x7f1a9a0141c8;
L_0x104e270 .part v0x1039a10_0, 0, 1;
L_0x104e3a0 .concat [ 1 31 0 0], L_0x104e270, L_0x7f1a9a014210;
L_0x104e560 .cmp/eq 32, L_0x104e3a0, L_0x7f1a9a014258;
L_0x104e6f0 .part v0x1039a10_0, 1, 1;
L_0x104e7e0 .concat [ 1 31 0 0], L_0x104e6f0, L_0x7f1a9a0142a0;
L_0x104e920 .cmp/eq 32, L_0x104e7e0, L_0x7f1a9a0142e8;
L_0x104eb10 .part v0x1039a10_0, 2, 1;
L_0x104ebb0 .concat [ 1 31 0 0], L_0x104eb10, L_0x7f1a9a014330;
L_0x104ed60 .cmp/eq 32, L_0x104ebb0, L_0x7f1a9a014378;
L_0x104ef40 .functor MUXZ 1, L_0x7f1a9a014408, L_0x7f1a9a0143c0, L_0xfd9ec0, C4<>;
S_0x103c2d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 184, 3 184 0, S_0xff2440;
 .timescale -12 -12;
E_0x103c4b0 .event anyedge, v0x103cee0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x103cee0_0;
    %nor/r;
    %assign/vec4 v0x103cee0_0, 0;
    %wait E_0x103c4b0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1038cb0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1039ae0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x1039230_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1038f30;
    %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0xfee8b0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1039a10_0, 0;
    %wait E_0x101b6f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1039730;
    %join;
    %wait E_0xfee8b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1039ae0_0, 0;
    %wait E_0xfee8b0;
    %wait E_0xfee8b0;
    %pushi/vec4 500, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x101b6f0;
    %vpi_func 3 120 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1039ae0_0, 0;
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x1039a10_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xff25d0;
T_5 ;
    %wait E_0xfee8b0;
    %load/vec4 v0x1038980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1038b50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x10387c0_0;
    %assign/vec4 v0x1038b50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xff25d0;
T_6 ;
    %wait E_0xfed620;
    %load/vec4 v0x1038b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x10387c0_0, 0, 2;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x10388a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x10387c0_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x10388a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x10387c0_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x10388a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x10387c0_0, 0, 2;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10387c0_0, 0, 2;
T_6.11 ;
T_6.9 ;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x10388a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %pad/s 2;
    %store/vec4 v0x10387c0_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x10388a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 2;
    %store/vec4 v0x10387c0_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x10388a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 2;
    %store/vec4 v0x10387c0_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1039fb0;
T_7 ;
    %wait E_0x103a4b0;
    %load/vec4 v0x103c080_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x103c170_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x103be90_0;
    %assign/vec4 v0x103c170_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1039fb0;
T_8 ;
    %wait E_0xfd09f0;
    %load/vec4 v0x103c170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x103be90_0, 0, 2;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x103bdb0_0, 0;
    %load/vec4 v0x103bf70_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.8, 4;
    %load/vec4 v0x103bf70_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v0x103bf70_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x103be90_0, 0, 2;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x103bf70_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x103be90_0, 0, 2;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x103bf70_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.11, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x103be90_0, 0, 2;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x103be90_0, 0, 2;
T_8.12 ;
T_8.10 ;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x103bf70_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.13, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x103be90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x103bdb0_0, 4, 1;
    %jmp T_8.14;
T_8.13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x103be90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x103bdb0_0, 4, 1;
T_8.14 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x103bf70_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.15, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x103be90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x103bdb0_0, 4, 1;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x103be90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x103bdb0_0, 4, 1;
T_8.16 ;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xff2440;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x103cac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x103cee0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xff2440;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x103cac0_0;
    %inv;
    %store/vec4 v0x103cac0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xff2440;
T_11 ;
    %vpi_call/w 3 157 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 158 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1039940_0, v0x103d040_0, v0x103cac0_0, v0x103cd60_0, v0x103ccc0_0, v0x103cc20_0, v0x103cb60_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xff2440;
T_12 ;
    %load/vec4 v0x103ce00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x103ce00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x103ce00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_12.1 ;
    %load/vec4 v0x103ce00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x103ce00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 196 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 197 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x103ce00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x103ce00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 198 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xff2440;
T_13 ;
    %wait E_0xfeda30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x103ce00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x103ce00_0, 4, 32;
    %load/vec4 v0x103cfa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x103ce00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x103ce00_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x103ce00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x103ce00_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x103cc20_0;
    %load/vec4 v0x103cc20_0;
    %load/vec4 v0x103cb60_0;
    %xor;
    %load/vec4 v0x103cc20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x103ce00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 213 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x103ce00_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x103ce00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x103ce00_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2afsm/2013_q2afsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/2013_q2afsm/iter6/response1/top_module.sv";
