VLNV = "vendor:tinyriscv:fpga_top:0.0.1"
description = "~"

[design]
    top = "tb_top"
    ext_lib = [
    ]
    inc_dirs = [
    ]
    roms = [
        # "$PRJ_ROOT/tests/example/gpio/gpio.mif",
        # "$PRJ_ROOT/tests/isa/generated/rv32um-p-div.mif",
        # "$PRJ_ROOT/tests/debug/test.mif",
        # "$PRJ_ROOT/tb/sID.mif",
        # "$PRJ_ROOT/tb/IF.mif",
        # "$PRJ_ROOT/tb/temp_compress.mif",
        # "$PRJ_ROOT/tb/led.mif",
        # "$PRJ_ROOT/tb/temp.mif",
        # "$PRJ_ROOT/tb/pwm.mif",
        # "$PRJ_ROOT/tb/empty.mif",
        "$PRJ_ROOT/tb/div.mif",
        # "$PRJ_ROOT/tb/inst_sltiu.data",
    ]
    macros = [
        "FPGA",
        "SIM",
    ]
    depend = [
    ]
    [design.param]
        # "fpga_top.i_interposer.u_config_plane.u_ibex_wrapper.SRAMInitFile" = "driver.mem"
        # "fpga_top.i_cpu_chiplet_dummy.i_cpu_chiplet.i_cpu_subsys_xbar.i_bootrom.MemInitFile" = "boot_code.mem"
        # "fpga_top.i_cpu_chiplet_dummy.i_cpu_chiplet_dummy.i_cpu_subsys_xbar.i_bootrom.MemInitFile" = "boot_code.mem"

    [design.filelists]
        ##include "./svlist.toml"

        ##include "./vlist.toml"

[target]
    default_tool = "vcs"
    work_dir = "build"

    [target.tools.vcs]
        name = "fpga_func"
        timescale = "1ns/10ps"
        top = "tb_top"
        lib_path = [
            # '/home2/zhangyw/Xilinx_Kintex_simlib',
        ]
        vlogan_args = [
            "-full64",
            "-kdb",
            "-debug_access+all",
        ]

        vcs_args = [
            "-full64",
            "+vcs+incremental+compile",
            "-debug_acc+pp+dmptf",
            "-licqueue",
            "-notice",
            "-kdb",
        ]

        sim_args = [
            "-ucli",
            "-licqueue",
            "+fsdb+autoflush",
            "-i",
            "/home2/zhangyw/Projects/tinyriscv/script/script/simulate.tcl",
        ]
