Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 22 15:38:51 2022
| Host         : CAE-44 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file T_Calculator_Display_timing_summary_routed.rpt -pb T_Calculator_Display_timing_summary_routed.pb -rpx T_Calculator_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : T_Calculator_Display
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (13)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: mux_divider/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.234        0.000                      0                  240        0.119        0.000                      0                  240        4.500        0.000                       0                   122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.234        0.000                      0                  240        0.119        0.000                      0                  240        4.500        0.000                       0                   122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 bin_bcd/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/bcd_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 1.507ns (43.594%)  route 1.950ns (56.406%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 13.902 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.249     4.180    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.313     4.493 r  bin_bcd/count_reg[3]/Q
                         net (fo=3, routed)           0.610     5.102    bin_bcd/count_reg_n_0_[3]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.211     5.313 r  bin_bcd/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.313    bin_bcd/state1_carry_i_5_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.708 r  bin_bcd/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.708    bin_bcd/state1_carry_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.797 r  bin_bcd/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.797    bin_bcd/state1_carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.886 r  bin_bcd/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.886    bin_bcd/state1_carry__1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.059 r  bin_bcd/state1_carry__2/CO[2]
                         net (fo=2, routed)           0.497     6.557    bin_bcd/state1_carry__2_n_1
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.237     6.794 r  bin_bcd/count[31]_i_1/O
                         net (fo=72, routed)          0.843     7.636    bin_bcd/count[31]_i_1_n_0
    SLICE_X47Y101        FDCE                                         r  bin_bcd/bcd_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.124    13.902    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  bin_bcd/bcd_reg_reg[5]/C
                         clock pessimism              0.153    14.055    
                         clock uncertainty           -0.035    14.020    
    SLICE_X47Y101        FDCE (Setup_fdce_C_CE)      -0.150    13.870    bin_bcd/bcd_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 bin_bcd/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/bcd_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 1.507ns (43.594%)  route 1.950ns (56.406%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 13.902 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.249     4.180    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.313     4.493 r  bin_bcd/count_reg[3]/Q
                         net (fo=3, routed)           0.610     5.102    bin_bcd/count_reg_n_0_[3]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.211     5.313 r  bin_bcd/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.313    bin_bcd/state1_carry_i_5_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.708 r  bin_bcd/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.708    bin_bcd/state1_carry_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.797 r  bin_bcd/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.797    bin_bcd/state1_carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.886 r  bin_bcd/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.886    bin_bcd/state1_carry__1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.059 r  bin_bcd/state1_carry__2/CO[2]
                         net (fo=2, routed)           0.497     6.557    bin_bcd/state1_carry__2_n_1
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.237     6.794 r  bin_bcd/count[31]_i_1/O
                         net (fo=72, routed)          0.843     7.636    bin_bcd/count[31]_i_1_n_0
    SLICE_X47Y101        FDCE                                         r  bin_bcd/bcd_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.124    13.902    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  bin_bcd/bcd_reg_reg[6]/C
                         clock pessimism              0.153    14.055    
                         clock uncertainty           -0.035    14.020    
    SLICE_X47Y101        FDCE (Setup_fdce_C_CE)      -0.150    13.870    bin_bcd/bcd_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 bin_bcd/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/bcd_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 1.507ns (43.594%)  route 1.950ns (56.406%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 13.902 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.249     4.180    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.313     4.493 r  bin_bcd/count_reg[3]/Q
                         net (fo=3, routed)           0.610     5.102    bin_bcd/count_reg_n_0_[3]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.211     5.313 r  bin_bcd/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.313    bin_bcd/state1_carry_i_5_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.708 r  bin_bcd/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.708    bin_bcd/state1_carry_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.797 r  bin_bcd/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.797    bin_bcd/state1_carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.886 r  bin_bcd/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.886    bin_bcd/state1_carry__1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.059 r  bin_bcd/state1_carry__2/CO[2]
                         net (fo=2, routed)           0.497     6.557    bin_bcd/state1_carry__2_n_1
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.237     6.794 r  bin_bcd/count[31]_i_1/O
                         net (fo=72, routed)          0.843     7.636    bin_bcd/count[31]_i_1_n_0
    SLICE_X47Y101        FDCE                                         r  bin_bcd/bcd_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.124    13.902    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  bin_bcd/bcd_reg_reg[7]/C
                         clock pessimism              0.153    14.055    
                         clock uncertainty           -0.035    14.020    
    SLICE_X47Y101        FDCE (Setup_fdce_C_CE)      -0.150    13.870    bin_bcd/bcd_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 bin_bcd/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/bcd_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 1.507ns (43.594%)  route 1.950ns (56.406%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 13.902 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.249     4.180    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.313     4.493 r  bin_bcd/count_reg[3]/Q
                         net (fo=3, routed)           0.610     5.102    bin_bcd/count_reg_n_0_[3]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.211     5.313 r  bin_bcd/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.313    bin_bcd/state1_carry_i_5_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.708 r  bin_bcd/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.708    bin_bcd/state1_carry_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.797 r  bin_bcd/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.797    bin_bcd/state1_carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.886 r  bin_bcd/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.886    bin_bcd/state1_carry__1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.059 r  bin_bcd/state1_carry__2/CO[2]
                         net (fo=2, routed)           0.497     6.557    bin_bcd/state1_carry__2_n_1
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.237     6.794 r  bin_bcd/count[31]_i_1/O
                         net (fo=72, routed)          0.843     7.636    bin_bcd/count[31]_i_1_n_0
    SLICE_X47Y101        FDCE                                         r  bin_bcd/bcd_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.124    13.902    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  bin_bcd/bcd_reg_reg[8]/C
                         clock pessimism              0.153    14.055    
                         clock uncertainty           -0.035    14.020    
    SLICE_X47Y101        FDCE (Setup_fdce_C_CE)      -0.150    13.870    bin_bcd/bcd_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 bin_bcd/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 1.507ns (45.259%)  route 1.823ns (54.741%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 13.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.249     4.180    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.313     4.493 r  bin_bcd/count_reg[3]/Q
                         net (fo=3, routed)           0.610     5.102    bin_bcd/count_reg_n_0_[3]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.211     5.313 r  bin_bcd/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.313    bin_bcd/state1_carry_i_5_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.708 r  bin_bcd/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.708    bin_bcd/state1_carry_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.797 r  bin_bcd/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.797    bin_bcd/state1_carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.886 r  bin_bcd/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.886    bin_bcd/state1_carry__1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.059 r  bin_bcd/state1_carry__2/CO[2]
                         net (fo=2, routed)           0.497     6.557    bin_bcd/state1_carry__2_n_1
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.237     6.794 r  bin_bcd/count[31]_i_1/O
                         net (fo=72, routed)          0.715     7.509    bin_bcd/count[31]_i_1_n_0
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.145    13.923    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[0]/C
                         clock pessimism              0.257    14.180    
                         clock uncertainty           -0.035    14.144    
    SLICE_X49Y93         FDCE (Setup_fdce_C_CE)      -0.150    13.994    bin_bcd/count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.994    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 bin_bcd/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 1.507ns (45.259%)  route 1.823ns (54.741%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 13.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.249     4.180    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.313     4.493 r  bin_bcd/count_reg[3]/Q
                         net (fo=3, routed)           0.610     5.102    bin_bcd/count_reg_n_0_[3]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.211     5.313 r  bin_bcd/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.313    bin_bcd/state1_carry_i_5_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.708 r  bin_bcd/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.708    bin_bcd/state1_carry_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.797 r  bin_bcd/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.797    bin_bcd/state1_carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.886 r  bin_bcd/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.886    bin_bcd/state1_carry__1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.059 r  bin_bcd/state1_carry__2/CO[2]
                         net (fo=2, routed)           0.497     6.557    bin_bcd/state1_carry__2_n_1
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.237     6.794 r  bin_bcd/count[31]_i_1/O
                         net (fo=72, routed)          0.715     7.509    bin_bcd/count[31]_i_1_n_0
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.145    13.923    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[1]/C
                         clock pessimism              0.257    14.180    
                         clock uncertainty           -0.035    14.144    
    SLICE_X49Y93         FDCE (Setup_fdce_C_CE)      -0.150    13.994    bin_bcd/count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.994    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 bin_bcd/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 1.507ns (45.259%)  route 1.823ns (54.741%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 13.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.249     4.180    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.313     4.493 r  bin_bcd/count_reg[3]/Q
                         net (fo=3, routed)           0.610     5.102    bin_bcd/count_reg_n_0_[3]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.211     5.313 r  bin_bcd/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.313    bin_bcd/state1_carry_i_5_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.708 r  bin_bcd/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.708    bin_bcd/state1_carry_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.797 r  bin_bcd/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.797    bin_bcd/state1_carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.886 r  bin_bcd/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.886    bin_bcd/state1_carry__1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.059 r  bin_bcd/state1_carry__2/CO[2]
                         net (fo=2, routed)           0.497     6.557    bin_bcd/state1_carry__2_n_1
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.237     6.794 r  bin_bcd/count[31]_i_1/O
                         net (fo=72, routed)          0.715     7.509    bin_bcd/count[31]_i_1_n_0
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.145    13.923    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[2]/C
                         clock pessimism              0.257    14.180    
                         clock uncertainty           -0.035    14.144    
    SLICE_X49Y93         FDCE (Setup_fdce_C_CE)      -0.150    13.994    bin_bcd/count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.994    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 bin_bcd/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 1.507ns (45.259%)  route 1.823ns (54.741%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 13.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.249     4.180    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.313     4.493 r  bin_bcd/count_reg[3]/Q
                         net (fo=3, routed)           0.610     5.102    bin_bcd/count_reg_n_0_[3]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.211     5.313 r  bin_bcd/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.313    bin_bcd/state1_carry_i_5_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.708 r  bin_bcd/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.708    bin_bcd/state1_carry_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.797 r  bin_bcd/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.797    bin_bcd/state1_carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.886 r  bin_bcd/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.886    bin_bcd/state1_carry__1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.059 r  bin_bcd/state1_carry__2/CO[2]
                         net (fo=2, routed)           0.497     6.557    bin_bcd/state1_carry__2_n_1
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.237     6.794 r  bin_bcd/count[31]_i_1/O
                         net (fo=72, routed)          0.715     7.509    bin_bcd/count[31]_i_1_n_0
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.145    13.923    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[3]/C
                         clock pessimism              0.257    14.180    
                         clock uncertainty           -0.035    14.144    
    SLICE_X49Y93         FDCE (Setup_fdce_C_CE)      -0.150    13.994    bin_bcd/count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.994    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 bin_bcd/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/bin_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.507ns (46.571%)  route 1.729ns (53.429%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 13.925 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.249     4.180    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.313     4.493 r  bin_bcd/count_reg[3]/Q
                         net (fo=3, routed)           0.610     5.102    bin_bcd/count_reg_n_0_[3]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.211     5.313 r  bin_bcd/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.313    bin_bcd/state1_carry_i_5_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.708 r  bin_bcd/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.708    bin_bcd/state1_carry_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.797 r  bin_bcd/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.797    bin_bcd/state1_carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.886 r  bin_bcd/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.886    bin_bcd/state1_carry__1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.059 r  bin_bcd/state1_carry__2/CO[2]
                         net (fo=2, routed)           0.497     6.557    bin_bcd/state1_carry__2_n_1
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.237     6.794 r  bin_bcd/count[31]_i_1/O
                         net (fo=72, routed)          0.622     7.415    bin_bcd/count[31]_i_1_n_0
    SLICE_X45Y99         FDCE                                         r  bin_bcd/bin_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.147    13.925    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y99         FDCE                                         r  bin_bcd/bin_reg_reg[0]/C
                         clock pessimism              0.214    14.139    
                         clock uncertainty           -0.035    14.103    
    SLICE_X45Y99         FDCE (Setup_fdce_C_CE)      -0.150    13.953    bin_bcd/bin_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 bin_bcd/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/bin_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.507ns (46.571%)  route 1.729ns (53.429%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 13.925 - 10.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.249     4.180    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDCE                                         r  bin_bcd/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.313     4.493 r  bin_bcd/count_reg[3]/Q
                         net (fo=3, routed)           0.610     5.102    bin_bcd/count_reg_n_0_[3]
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.211     5.313 r  bin_bcd/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.313    bin_bcd/state1_carry_i_5_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.708 r  bin_bcd/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.708    bin_bcd/state1_carry_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.797 r  bin_bcd/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.797    bin_bcd/state1_carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.886 r  bin_bcd/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.886    bin_bcd/state1_carry__1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.059 r  bin_bcd/state1_carry__2/CO[2]
                         net (fo=2, routed)           0.497     6.557    bin_bcd/state1_carry__2_n_1
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.237     6.794 r  bin_bcd/count[31]_i_1/O
                         net (fo=72, routed)          0.622     7.415    bin_bcd/count[31]_i_1_n_0
    SLICE_X45Y99         FDCE                                         r  bin_bcd/bin_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.147    13.925    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y99         FDCE                                         r  bin_bcd/bin_reg_reg[1]/C
                         clock pessimism              0.214    14.139    
                         clock uncertainty           -0.035    14.103    
    SLICE_X45Y99         FDCE (Setup_fdce_C_CE)      -0.150    13.953    bin_bcd/bin_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                  6.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bin_bcd/bcd_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/bcd_buf_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.209ns (40.531%)  route 0.307ns (59.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.561     1.480    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  bin_bcd/bcd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDCE (Prop_fdce_C_Q)         0.164     1.644 r  bin_bcd/bcd_reg_reg[10]/Q
                         net (fo=5, routed)           0.307     1.951    bin_bcd/bcd_reg_reg_n_0_[10]
    SLICE_X46Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.996 r  bin_bcd/bcd_buf[10]_i_1/O
                         net (fo=1, routed)           0.000     1.996    bin_bcd/bcd_buf[10]_i_1_n_0
    SLICE_X46Y99         FDPE                                         r  bin_bcd/bcd_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.838     2.003    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y99         FDPE                                         r  bin_bcd/bcd_buf_reg[10]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X46Y99         FDPE (Hold_fdpe_C_D)         0.120     1.877    bin_bcd/bcd_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bin_bcd/bcd_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/bcd_buf_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.246ns (46.392%)  route 0.284ns (53.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.561     1.480    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  bin_bcd/bcd_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDCE (Prop_fdce_C_Q)         0.148     1.628 r  bin_bcd/bcd_reg_reg[11]/Q
                         net (fo=5, routed)           0.284     1.913    bin_bcd/bcd_reg_reg_n_0_[11]
    SLICE_X46Y99         LUT5 (Prop_lut5_I2_O)        0.098     2.011 r  bin_bcd/bcd_buf[11]_i_1/O
                         net (fo=1, routed)           0.000     2.011    bin_bcd/bcd_buf[11]_i_1_n_0
    SLICE_X46Y99         FDPE                                         r  bin_bcd/bcd_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.838     2.003    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y99         FDPE                                         r  bin_bcd/bcd_buf_reg[11]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X46Y99         FDPE (Hold_fdpe_C_D)         0.121     1.878    bin_bcd/bcd_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 bin_bcd/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/bcd_buf_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.826%)  route 0.348ns (65.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.567     1.486    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDPE                                         r  bin_bcd/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.627 r  bin_bcd/FSM_onehot_state_reg[0]/Q
                         net (fo=44, routed)          0.348     1.975    bin_bcd/FSM_onehot_state_reg_n_0_[0]
    SLICE_X49Y100        LUT5 (Prop_lut5_I3_O)        0.045     2.020 r  bin_bcd/bcd_buf[14]_i_1/O
                         net (fo=1, routed)           0.000     2.020    bin_bcd/bcd_buf[14]_i_1_n_0
    SLICE_X49Y100        FDPE                                         r  bin_bcd/bcd_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.832     1.997    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y100        FDPE                                         r  bin_bcd/bcd_buf_reg[14]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDPE (Hold_fdpe_C_D)         0.092     1.843    bin_bcd/bcd_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bin_bcd/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/bcd_buf_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.479%)  route 0.353ns (65.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.567     1.486    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  bin_bcd/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  bin_bcd/FSM_onehot_state_reg[2]/Q
                         net (fo=31, routed)          0.353     1.981    bin_bcd/FSM_onehot_state_reg_n_0_[2]
    SLICE_X49Y101        LUT5 (Prop_lut5_I1_O)        0.045     2.026 r  bin_bcd/bcd_buf[26]_i_1/O
                         net (fo=1, routed)           0.000     2.026    bin_bcd/bcd_buf[26]_i_1_n_0
    SLICE_X49Y101        FDPE                                         r  bin_bcd/bcd_buf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.832     1.997    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y101        FDPE                                         r  bin_bcd/bcd_buf_reg[26]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y101        FDPE (Hold_fdpe_C_D)         0.092     1.843    bin_bcd/bcd_buf_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bin_bcd/bcd_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/bcd_buf_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.227ns (38.527%)  route 0.362ns (61.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.561     1.480    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  bin_bcd/bcd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.128     1.608 r  bin_bcd/bcd_reg_reg[8]/Q
                         net (fo=5, routed)           0.362     1.971    bin_bcd/bcd_reg_reg_n_0_[8]
    SLICE_X46Y99         LUT5 (Prop_lut5_I2_O)        0.099     2.070 r  bin_bcd/bcd_buf[8]_i_1/O
                         net (fo=1, routed)           0.000     2.070    bin_bcd/bcd_buf[8]_i_1_n_0
    SLICE_X46Y99         FDPE                                         r  bin_bcd/bcd_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.838     2.003    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y99         FDPE                                         r  bin_bcd/bcd_buf_reg[8]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X46Y99         FDPE (Hold_fdpe_C_D)         0.121     1.878    bin_bcd/bcd_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 bin_bcd/bcd_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/bcd_buf_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.246ns (40.980%)  route 0.354ns (59.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.561     1.480    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  bin_bcd/bcd_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDCE (Prop_fdce_C_Q)         0.148     1.628 r  bin_bcd/bcd_reg_reg[15]/Q
                         net (fo=5, routed)           0.354     1.983    bin_bcd/bcd_reg_reg_n_0_[15]
    SLICE_X46Y99         LUT5 (Prop_lut5_I2_O)        0.098     2.081 r  bin_bcd/bcd_buf[15]_i_1/O
                         net (fo=1, routed)           0.000     2.081    bin_bcd/bcd_buf[15]_i_1_n_0
    SLICE_X46Y99         FDPE                                         r  bin_bcd/bcd_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.838     2.003    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y99         FDPE                                         r  bin_bcd/bcd_buf_reg[15]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X46Y99         FDPE (Hold_fdpe_C_D)         0.121     1.878    bin_bcd/bcd_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bin_bcd/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/bcd_buf_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.462%)  route 0.405ns (68.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.567     1.486    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  bin_bcd/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  bin_bcd/FSM_onehot_state_reg[2]/Q
                         net (fo=31, routed)          0.405     2.033    bin_bcd/FSM_onehot_state_reg_n_0_[2]
    SLICE_X46Y101        LUT5 (Prop_lut5_I1_O)        0.045     2.078 r  bin_bcd/bcd_buf[6]_i_1/O
                         net (fo=1, routed)           0.000     2.078    bin_bcd/bcd_buf[6]_i_1_n_0
    SLICE_X46Y101        FDPE                                         r  bin_bcd/bcd_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.832     1.997    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y101        FDPE                                         r  bin_bcd/bcd_buf_reg[6]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDPE (Hold_fdpe_C_D)         0.121     1.872    bin_bcd/bcd_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 bin_bcd/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/bcd_buf_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.199%)  route 0.410ns (68.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.567     1.486    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  bin_bcd/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  bin_bcd/FSM_onehot_state_reg[2]/Q
                         net (fo=31, routed)          0.410     2.038    bin_bcd/FSM_onehot_state_reg_n_0_[2]
    SLICE_X46Y101        LUT5 (Prop_lut5_I1_O)        0.045     2.083 r  bin_bcd/bcd_buf[2]_i_1/O
                         net (fo=1, routed)           0.000     2.083    bin_bcd/bcd_buf[2]_i_1_n_0
    SLICE_X46Y101        FDPE                                         r  bin_bcd/bcd_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.832     1.997    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y101        FDPE                                         r  bin_bcd/bcd_buf_reg[2]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDPE (Hold_fdpe_C_D)         0.120     1.871    bin_bcd/bcd_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 bin_bcd/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/bcd_buf_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.863%)  route 0.417ns (69.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.567     1.486    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  bin_bcd/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  bin_bcd/FSM_onehot_state_reg[2]/Q
                         net (fo=31, routed)          0.417     2.044    bin_bcd/FSM_onehot_state_reg_n_0_[2]
    SLICE_X46Y102        LUT5 (Prop_lut5_I1_O)        0.045     2.089 r  bin_bcd/bcd_buf[7]_i_1/O
                         net (fo=1, routed)           0.000     2.089    bin_bcd/bcd_buf[7]_i_1_n_0
    SLICE_X46Y102        FDPE                                         r  bin_bcd/bcd_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.832     1.997    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDPE                                         r  bin_bcd/bcd_buf_reg[7]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y102        FDPE (Hold_fdpe_C_D)         0.121     1.872    bin_bcd/bcd_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 mux_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_bcd/bcd_buf_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.667%)  route 0.188ns (50.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.563     1.482    mux_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y102        FDRE                                         r  mux_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  mux_divider/clk_out_reg/Q
                         net (fo=33, routed)          0.188     1.812    bin_bcd/clk_mux_for_bcd
    SLICE_X46Y102        LUT5 (Prop_lut5_I4_O)        0.045     1.857 r  bin_bcd/bcd_buf[16]_i_1/O
                         net (fo=1, routed)           0.000     1.857    bin_bcd/bcd_buf[16]_i_1_n_0
    SLICE_X46Y102        FDPE                                         r  bin_bcd/bcd_buf_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.832     1.997    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDPE                                         r  bin_bcd/bcd_buf_reg[16]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X46Y102        FDPE (Hold_fdpe_C_D)         0.120     1.637    bin_bcd/bcd_buf_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X48Y99    bin_bcd/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y99    bin_bcd/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y99    bin_bcd/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X45Y100   bin_bcd/bcd_buf_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X46Y99    bin_bcd/bcd_buf_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X46Y99    bin_bcd/bcd_buf_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X45Y100   bin_bcd/bcd_buf_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X49Y100   bin_bcd/bcd_buf_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X49Y100   bin_bcd/bcd_buf_reg[14]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    bin_bcd/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    bin_bcd/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    bin_bcd/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    bin_bcd/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    bin_bcd/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    bin_bcd/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y100   bin_bcd/bcd_buf_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y100   bin_bcd/bcd_buf_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    bin_bcd/bcd_buf_reg[10]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    bin_bcd/bcd_buf_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    bin_bcd/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    bin_bcd/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    bin_bcd/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    bin_bcd/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    bin_bcd/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y99    bin_bcd/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y100   bin_bcd/bcd_buf_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y100   bin_bcd/bcd_buf_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    bin_bcd/bcd_buf_reg[10]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    bin_bcd/bcd_buf_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mux_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.263ns  (logic 4.074ns (43.979%)  route 5.189ns (56.021%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[1]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.361     0.361 r  mux_count/counter_reg[1]/Q
                         net (fo=13, routed)          0.557     0.918    bin_bcd/counter[0]
    SLICE_X47Y100        LUT6 (Prop_lut6_I2_O)        0.199     1.117 r  bin_bcd/C_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.579     1.697    bin_bcd/C_OBUF[0]_inst_i_8_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I5_O)        0.097     1.794 r  bin_bcd/C_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.848     2.642    bin_bcd/bcd_single_display[2]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.097     2.739 r  bin_bcd/C_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.204     5.943    C_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.320     9.263 r  C_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.263    C[1]
    R10                                                               r  C[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.123ns  (logic 3.883ns (42.567%)  route 5.240ns (57.433%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[0]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  mux_count/counter_reg[0]/Q
                         net (fo=14, routed)          0.660     1.053    bin_bcd/counter[1]
    SLICE_X47Y100        LUT6 (Prop_lut6_I3_O)        0.097     1.150 r  bin_bcd/C_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.524     1.674    bin_bcd/C_OBUF[0]_inst_i_10_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I5_O)        0.097     1.771 r  bin_bcd/C_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.865     2.635    bin_bcd/bcd_single_display[1]
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.097     2.732 r  bin_bcd/C_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.191     5.924    C_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.199     9.123 r  C_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.123    C[0]
    T10                                                               r  C[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.718ns  (logic 3.867ns (44.358%)  route 4.851ns (55.642%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[0]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  mux_count/counter_reg[0]/Q
                         net (fo=14, routed)          0.660     1.053    bin_bcd/counter[1]
    SLICE_X47Y100        LUT6 (Prop_lut6_I3_O)        0.097     1.150 r  bin_bcd/C_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.524     1.674    bin_bcd/C_OBUF[0]_inst_i_10_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I5_O)        0.097     1.771 r  bin_bcd/C_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.866     2.637    bin_bcd/bcd_single_display[1]
    SLICE_X44Y99         LUT4 (Prop_lut4_I2_O)        0.097     2.734 r  bin_bcd/C_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.801     5.535    C_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.183     8.718 r  C_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.718    C[5]
    T11                                                               r  C[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.414ns  (logic 4.060ns (48.252%)  route 4.354ns (51.748%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[1]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.361     0.361 r  mux_count/counter_reg[1]/Q
                         net (fo=13, routed)          0.557     0.918    bin_bcd/counter[0]
    SLICE_X47Y100        LUT6 (Prop_lut6_I2_O)        0.199     1.117 r  bin_bcd/C_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.579     1.697    bin_bcd/C_OBUF[0]_inst_i_8_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I5_O)        0.097     1.794 r  bin_bcd/C_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.855     2.649    bin_bcd/bcd_single_display[2]
    SLICE_X44Y99         LUT4 (Prop_lut4_I2_O)        0.097     2.746 r  bin_bcd/C_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.362     5.108    C_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.306     8.414 r  C_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.414    C[4]
    P15                                                               r  C[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.185ns  (logic 3.989ns (48.735%)  route 4.196ns (51.265%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[0]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  mux_count/counter_reg[0]/Q
                         net (fo=14, routed)          0.660     1.053    bin_bcd/counter[1]
    SLICE_X47Y100        LUT6 (Prop_lut6_I3_O)        0.097     1.150 r  bin_bcd/C_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.524     1.674    bin_bcd/C_OBUF[0]_inst_i_10_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I5_O)        0.097     1.771 r  bin_bcd/C_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.866     2.637    bin_bcd/bcd_single_display[1]
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.099     2.736 r  bin_bcd/C_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.146     4.882    C_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.303     8.185 r  C_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.185    C[6]
    L18                                                               r  C[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.136ns  (logic 3.927ns (48.264%)  route 4.209ns (51.736%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[1]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.361     0.361 r  mux_count/counter_reg[1]/Q
                         net (fo=13, routed)          0.557     0.918    bin_bcd/counter[0]
    SLICE_X47Y100        LUT6 (Prop_lut6_I2_O)        0.199     1.117 r  bin_bcd/C_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.579     1.697    bin_bcd/C_OBUF[0]_inst_i_8_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I5_O)        0.097     1.794 r  bin_bcd/C_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.855     2.649    bin_bcd/bcd_single_display[2]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.097     2.746 r  bin_bcd/C_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.217     4.963    C_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.173     8.136 r  C_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.136    C[3]
    K13                                                               r  C[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.755ns  (logic 3.869ns (49.899%)  route 3.885ns (50.101%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[1]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.361     0.361 r  mux_count/counter_reg[1]/Q
                         net (fo=13, routed)          0.557     0.918    bin_bcd/counter[0]
    SLICE_X47Y100        LUT6 (Prop_lut6_I2_O)        0.199     1.117 r  bin_bcd/C_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.579     1.697    bin_bcd/C_OBUF[0]_inst_i_8_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I5_O)        0.097     1.794 r  bin_bcd/C_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.848     2.642    bin_bcd/bcd_single_display[2]
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.097     2.739 r  bin_bcd/C_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.900     4.639    C_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.115     7.755 r  C_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.755    C[2]
    K16                                                               r  C[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.446ns  (logic 3.687ns (49.515%)  route 3.759ns (50.485%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[0]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  mux_count/counter_reg[0]/Q
                         net (fo=14, routed)          0.655     1.048    mux_count/counter[1]
    SLICE_X42Y100        LUT2 (Prop_lut2_I0_O)        0.097     1.145 r  mux_count/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.104     4.249    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.197     7.446 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.446    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.674ns  (logic 3.804ns (57.007%)  route 2.869ns (42.993%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[0]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.393     0.393 f  mux_count/counter_reg[0]/Q
                         net (fo=14, routed)          0.664     1.057    mux_count/counter[1]
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.100     1.157 r  mux_count/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.206     3.362    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.311     6.674 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.674    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.385ns  (logic 3.804ns (59.575%)  route 2.581ns (40.425%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[0]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  mux_count/counter_reg[0]/Q
                         net (fo=14, routed)          0.655     1.048    mux_count/counter[1]
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.100     1.148 r  mux_count/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.927     3.074    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.311     6.385 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.385    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mux_count/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mux_count/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.209ns (45.309%)  route 0.252ns (54.691%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[0]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  mux_count/counter_reg[0]/Q
                         net (fo=14, routed)          0.252     0.416    mux_count/counter[1]
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.045     0.461 r  mux_count/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.461    mux_count/counter[0]_i_1_n_0
    SLICE_X42Y100        FDRE                                         r  mux_count/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mux_count/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.209ns (45.309%)  route 0.252ns (54.691%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[0]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mux_count/counter_reg[0]/Q
                         net (fo=14, routed)          0.252     0.416    mux_count/counter[1]
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.045     0.461 r  mux_count/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.461    mux_count/counter[1]_i_1_n_0
    SLICE_X42Y100        FDRE                                         r  mux_count/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.482ns (62.310%)  route 0.897ns (37.690%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[1]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mux_count/counter_reg[1]/Q
                         net (fo=13, routed)          0.131     0.279    mux_count/counter[0]
    SLICE_X42Y100        LUT2 (Prop_lut2_I0_O)        0.098     0.377 r  mux_count/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.766     1.143    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.379 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.379    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.558ns (63.420%)  route 0.899ns (36.580%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[1]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mux_count/counter_reg[1]/Q
                         net (fo=13, routed)          0.135     0.283    mux_count/counter[0]
    SLICE_X42Y100        LUT2 (Prop_lut2_I0_O)        0.101     0.384 r  mux_count/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.764     1.148    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.309     2.457 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.457    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.568ns (60.145%)  route 1.039ns (39.855%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[1]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.148     0.148 f  mux_count/counter_reg[1]/Q
                         net (fo=13, routed)          0.131     0.279    mux_count/counter[0]
    SLICE_X42Y100        LUT2 (Prop_lut2_I0_O)        0.101     0.380 r  mux_count/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.908     1.288    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.319     2.607 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.607    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.715ns  (logic 1.493ns (55.010%)  route 1.221ns (44.990%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[0]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mux_count/counter_reg[0]/Q
                         net (fo=14, routed)          0.202     0.366    bin_bcd/counter[1]
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.045     0.411 f  bin_bcd/C_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.054     0.465    bin_bcd/C_OBUF[0]_inst_i_9_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I5_O)        0.045     0.510 f  bin_bcd/C_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.223     0.733    bin_bcd/bcd_single_display[0]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.045     0.778 r  bin_bcd/C_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.742     1.520    C_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.715 r  C_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.715    C[2]
    K16                                                               r  C[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.894ns  (logic 1.542ns (53.280%)  route 1.352ns (46.720%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[1]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.148     0.148 f  mux_count/counter_reg[1]/Q
                         net (fo=13, routed)          0.218     0.366    bin_bcd/counter[0]
    SLICE_X44Y100        LUT6 (Prop_lut6_I2_O)        0.098     0.464 r  bin_bcd/C_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.229     0.693    bin_bcd/bcd_single_display[1]
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.045     0.738 r  bin_bcd/C_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.905     1.643    C_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.894 r  C_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.894    C[3]
    K13                                                               r  C[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.035ns  (logic 1.554ns (51.201%)  route 1.481ns (48.799%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[0]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mux_count/counter_reg[0]/Q
                         net (fo=14, routed)          0.270     0.434    bin_bcd/counter[1]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.045     0.479 r  bin_bcd/C_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.293     0.772    bin_bcd/bcd_single_display[2]
    SLICE_X44Y99         LUT4 (Prop_lut4_I2_O)        0.042     0.814 r  bin_bcd/C_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.918     1.732    C_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     3.035 r  C_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.035    C[6]
    L18                                                               r  C[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.055ns  (logic 1.596ns (52.248%)  route 1.459ns (47.752%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[1]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mux_count/counter_reg[1]/Q
                         net (fo=13, routed)          0.218     0.366    bin_bcd/counter[0]
    SLICE_X44Y100        LUT6 (Prop_lut6_I2_O)        0.098     0.464 f  bin_bcd/C_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.229     0.693    bin_bcd/bcd_single_display[1]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.049     0.742 r  bin_bcd/C_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.012     1.754    C_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     3.055 r  C_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.055    C[4]
    P15                                                               r  C[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_count/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.090ns  (logic 1.521ns (49.210%)  route 1.570ns (50.790%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE                         0.000     0.000 r  mux_count/counter_reg[1]/C
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.148     0.148 f  mux_count/counter_reg[1]/Q
                         net (fo=13, routed)          0.135     0.283    mux_count/counter[0]
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.098     0.381 r  mux_count/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.434     1.816    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.090 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.090    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin_bcd/bcd_buf_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.839ns  (logic 4.146ns (38.248%)  route 6.694ns (61.752%))
  Logic Levels:           6  (LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.227     4.158    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y103        FDPE                                         r  bin_bcd/bcd_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.341     4.499 f  bin_bcd/bcd_buf_reg[21]/Q
                         net (fo=1, routed)           0.589     5.088    bin_bcd/bcd_buf_reg_n_0_[21]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.097     5.185 f  bin_bcd/C_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           0.739     5.925    bin_bcd/C_OBUF[0]_inst_i_16_n_0
    SLICE_X47Y102        LUT4 (Prop_lut4_I2_O)        0.097     6.022 f  bin_bcd/C_OBUF[0]_inst_i_11/O
                         net (fo=5, routed)           0.733     6.755    bin_bcd/blanker/enable_3__3
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.852 r  bin_bcd/C_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.579     7.431    bin_bcd/C_OBUF[0]_inst_i_8_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I5_O)        0.097     7.528 r  bin_bcd/C_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.848     8.376    bin_bcd/bcd_single_display[2]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.097     8.473 r  bin_bcd/C_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.204    11.677    C_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.320    14.997 r  C_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.997    C[1]
    R10                                                               r  C[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd/bcd_buf_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.545ns  (logic 4.025ns (38.173%)  route 6.520ns (61.827%))
  Logic Levels:           6  (LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.227     4.158    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y103        FDPE                                         r  bin_bcd/bcd_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.341     4.499 f  bin_bcd/bcd_buf_reg[21]/Q
                         net (fo=1, routed)           0.589     5.088    bin_bcd/bcd_buf_reg_n_0_[21]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.097     5.185 f  bin_bcd/C_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           0.739     5.925    bin_bcd/C_OBUF[0]_inst_i_16_n_0
    SLICE_X47Y102        LUT4 (Prop_lut4_I2_O)        0.097     6.022 f  bin_bcd/C_OBUF[0]_inst_i_11/O
                         net (fo=5, routed)           0.611     6.633    bin_bcd/blanker/enable_3__3
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.730 r  bin_bcd/C_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.524     7.254    bin_bcd/C_OBUF[0]_inst_i_10_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I5_O)        0.097     7.351 r  bin_bcd/C_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.865     8.215    bin_bcd/bcd_single_display[1]
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.097     8.312 r  bin_bcd/C_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.191    11.504    C_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.199    14.703 r  C_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.703    C[0]
    T10                                                               r  C[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd/bcd_buf_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.140ns  (logic 4.009ns (39.538%)  route 6.131ns (60.462%))
  Logic Levels:           6  (LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.227     4.158    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y103        FDPE                                         r  bin_bcd/bcd_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.341     4.499 f  bin_bcd/bcd_buf_reg[21]/Q
                         net (fo=1, routed)           0.589     5.088    bin_bcd/bcd_buf_reg_n_0_[21]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.097     5.185 f  bin_bcd/C_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           0.739     5.925    bin_bcd/C_OBUF[0]_inst_i_16_n_0
    SLICE_X47Y102        LUT4 (Prop_lut4_I2_O)        0.097     6.022 f  bin_bcd/C_OBUF[0]_inst_i_11/O
                         net (fo=5, routed)           0.611     6.633    bin_bcd/blanker/enable_3__3
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.730 r  bin_bcd/C_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.524     7.254    bin_bcd/C_OBUF[0]_inst_i_10_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I5_O)        0.097     7.351 r  bin_bcd/C_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.866     8.217    bin_bcd/bcd_single_display[1]
    SLICE_X44Y99         LUT4 (Prop_lut4_I2_O)        0.097     8.314 r  bin_bcd/C_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.801    11.115    C_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.183    14.298 r  C_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.298    C[5]
    T11                                                               r  C[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd/bcd_buf_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.990ns  (logic 4.132ns (41.359%)  route 5.858ns (58.641%))
  Logic Levels:           6  (LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.227     4.158    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y103        FDPE                                         r  bin_bcd/bcd_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.341     4.499 f  bin_bcd/bcd_buf_reg[21]/Q
                         net (fo=1, routed)           0.589     5.088    bin_bcd/bcd_buf_reg_n_0_[21]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.097     5.185 f  bin_bcd/C_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           0.739     5.925    bin_bcd/C_OBUF[0]_inst_i_16_n_0
    SLICE_X47Y102        LUT4 (Prop_lut4_I2_O)        0.097     6.022 f  bin_bcd/C_OBUF[0]_inst_i_11/O
                         net (fo=5, routed)           0.733     6.755    bin_bcd/blanker/enable_3__3
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.852 r  bin_bcd/C_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.579     7.431    bin_bcd/C_OBUF[0]_inst_i_8_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I5_O)        0.097     7.528 r  bin_bcd/C_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.855     8.383    bin_bcd/bcd_single_display[2]
    SLICE_X44Y99         LUT4 (Prop_lut4_I2_O)        0.097     8.480 r  bin_bcd/C_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.362    10.842    C_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.306    14.148 r  C_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.148    C[4]
    P15                                                               r  C[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd/bcd_buf_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.712ns  (logic 3.999ns (41.172%)  route 5.713ns (58.828%))
  Logic Levels:           6  (LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.227     4.158    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y103        FDPE                                         r  bin_bcd/bcd_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.341     4.499 f  bin_bcd/bcd_buf_reg[21]/Q
                         net (fo=1, routed)           0.589     5.088    bin_bcd/bcd_buf_reg_n_0_[21]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.097     5.185 f  bin_bcd/C_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           0.739     5.925    bin_bcd/C_OBUF[0]_inst_i_16_n_0
    SLICE_X47Y102        LUT4 (Prop_lut4_I2_O)        0.097     6.022 f  bin_bcd/C_OBUF[0]_inst_i_11/O
                         net (fo=5, routed)           0.733     6.755    bin_bcd/blanker/enable_3__3
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.852 r  bin_bcd/C_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.579     7.431    bin_bcd/C_OBUF[0]_inst_i_8_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I5_O)        0.097     7.528 r  bin_bcd/C_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.855     8.383    bin_bcd/bcd_single_display[2]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.097     8.480 r  bin_bcd/C_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.217    10.697    C_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.173    13.870 r  C_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.870    C[3]
    K13                                                               r  C[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd/bcd_buf_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.607ns  (logic 4.131ns (42.999%)  route 5.476ns (57.001%))
  Logic Levels:           6  (LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.227     4.158    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y103        FDPE                                         r  bin_bcd/bcd_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.341     4.499 f  bin_bcd/bcd_buf_reg[21]/Q
                         net (fo=1, routed)           0.589     5.088    bin_bcd/bcd_buf_reg_n_0_[21]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.097     5.185 f  bin_bcd/C_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           0.739     5.925    bin_bcd/C_OBUF[0]_inst_i_16_n_0
    SLICE_X47Y102        LUT4 (Prop_lut4_I2_O)        0.097     6.022 f  bin_bcd/C_OBUF[0]_inst_i_11/O
                         net (fo=5, routed)           0.611     6.633    bin_bcd/blanker/enable_3__3
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.730 r  bin_bcd/C_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.524     7.254    bin_bcd/C_OBUF[0]_inst_i_10_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I5_O)        0.097     7.351 r  bin_bcd/C_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.866     8.217    bin_bcd/bcd_single_display[1]
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.099     8.316 r  bin_bcd/C_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.146    10.462    C_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.303    13.764 r  C_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.764    C[6]
    L18                                                               r  C[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd/bcd_buf_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.331ns  (logic 3.941ns (42.241%)  route 5.389ns (57.759%))
  Logic Levels:           6  (LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.227     4.158    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y103        FDPE                                         r  bin_bcd/bcd_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDPE (Prop_fdpe_C_Q)         0.341     4.499 f  bin_bcd/bcd_buf_reg[21]/Q
                         net (fo=1, routed)           0.589     5.088    bin_bcd/bcd_buf_reg_n_0_[21]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.097     5.185 f  bin_bcd/C_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           0.739     5.925    bin_bcd/C_OBUF[0]_inst_i_16_n_0
    SLICE_X47Y102        LUT4 (Prop_lut4_I2_O)        0.097     6.022 f  bin_bcd/C_OBUF[0]_inst_i_11/O
                         net (fo=5, routed)           0.733     6.755    bin_bcd/blanker/enable_3__3
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.852 r  bin_bcd/C_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.579     7.431    bin_bcd/C_OBUF[0]_inst_i_8_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I5_O)        0.097     7.528 r  bin_bcd/C_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.848     8.376    bin_bcd/bcd_single_display[2]
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.097     8.473 r  bin_bcd/C_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.900    10.373    C_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.115    13.489 r  C_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.489    C[2]
    K16                                                               r  C[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin_bcd/bcd_buf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.425ns (56.232%)  route 1.109ns (43.768%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.563     1.482    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y100        FDPE                                         r  bin_bcd/bcd_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.623 f  bin_bcd/bcd_buf_reg[0]/Q
                         net (fo=1, routed)           0.144     1.768    bin_bcd/bin_to_bcd_value[0]
    SLICE_X44Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.813 f  bin_bcd/C_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.223     2.036    bin_bcd/bcd_single_display[0]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.045     2.081 r  bin_bcd/C_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.742     2.823    C_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.017 r  C_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.017    C[2]
    K16                                                               r  C[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd/bcd_buf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.822ns  (logic 1.482ns (52.513%)  route 1.340ns (47.487%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.563     1.482    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y100        FDPE                                         r  bin_bcd/bcd_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.623 r  bin_bcd/bcd_buf_reg[0]/Q
                         net (fo=1, routed)           0.144     1.768    bin_bcd/bin_to_bcd_value[0]
    SLICE_X44Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  bin_bcd/C_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.291     2.103    bin_bcd/bcd_single_display[0]
    SLICE_X44Y99         LUT4 (Prop_lut4_I2_O)        0.045     2.148 r  bin_bcd/C_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.905     3.054    C_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.304 r  C_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.304    C[3]
    K13                                                               r  C[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd/bcd_buf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.955ns  (logic 1.533ns (51.879%)  route 1.422ns (48.121%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.563     1.482    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y100        FDPE                                         r  bin_bcd/bcd_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.623 r  bin_bcd/bcd_buf_reg[0]/Q
                         net (fo=1, routed)           0.144     1.768    bin_bcd/bin_to_bcd_value[0]
    SLICE_X44Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  bin_bcd/C_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.360     2.172    bin_bcd/bcd_single_display[0]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.044     2.216 r  bin_bcd/C_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.918     3.135    C_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     4.438 r  C_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.438    C[6]
    L18                                                               r  C[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd/bcd_buf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.977ns  (logic 1.530ns (51.399%)  route 1.447ns (48.601%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.563     1.482    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y100        FDPE                                         r  bin_bcd/bcd_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.623 r  bin_bcd/bcd_buf_reg[0]/Q
                         net (fo=1, routed)           0.144     1.768    bin_bcd/bin_to_bcd_value[0]
    SLICE_X44Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  bin_bcd/C_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.291     2.103    bin_bcd/bcd_single_display[0]
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.043     2.146 r  bin_bcd/C_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.012     3.158    C_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     4.460 r  C_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.460    C[4]
    P15                                                               r  C[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd/bcd_buf_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.288ns  (logic 1.515ns (46.083%)  route 1.773ns (53.917%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.561     1.480    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDPE                                         r  bin_bcd/bcd_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.644 r  bin_bcd/bcd_buf_reg[3]/Q
                         net (fo=1, routed)           0.189     1.834    bin_bcd/bin_to_bcd_value[3]
    SLICE_X46Y101        LUT6 (Prop_lut6_I4_O)        0.045     1.879 r  bin_bcd/C_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.290     2.169    bin_bcd/bcd_single_display[3]
    SLICE_X44Y99         LUT4 (Prop_lut4_I0_O)        0.045     2.214 r  bin_bcd/C_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.293     3.507    C_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.769 r  C_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.769    C[5]
    T11                                                               r  C[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd/bcd_buf_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.416ns  (logic 1.531ns (44.838%)  route 1.884ns (55.162%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.561     1.480    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDPE                                         r  bin_bcd/bcd_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.644 r  bin_bcd/bcd_buf_reg[3]/Q
                         net (fo=1, routed)           0.189     1.834    bin_bcd/bin_to_bcd_value[3]
    SLICE_X46Y101        LUT6 (Prop_lut6_I4_O)        0.045     1.879 r  bin_bcd/C_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.199     2.078    bin_bcd/bcd_single_display[3]
    SLICE_X44Y99         LUT4 (Prop_lut4_I0_O)        0.045     2.123 r  bin_bcd/C_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.495     3.619    C_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.896 r  C_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.896    C[0]
    T10                                                               r  C[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd/bcd_buf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.418ns  (logic 1.552ns (45.415%)  route 1.865ns (54.585%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.563     1.482    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y100        FDPE                                         r  bin_bcd/bcd_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.623 r  bin_bcd/bcd_buf_reg[0]/Q
                         net (fo=1, routed)           0.144     1.768    bin_bcd/bin_to_bcd_value[0]
    SLICE_X44Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  bin_bcd/C_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.223     2.036    bin_bcd/bcd_single_display[0]
    SLICE_X44Y99         LUT4 (Prop_lut4_I2_O)        0.048     2.084 r  bin_bcd/C_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.498     3.582    C_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.318     4.900 r  C_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.900    C[1]
    R10                                                               r  C[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            bin_bcd/bin_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.009ns  (logic 1.447ns (36.093%)  route 2.562ns (63.907%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           2.562     3.912    bin_bcd/SW_IBUF[11]
    SLICE_X47Y97         LUT4 (Prop_lut4_I0_O)        0.097     4.009 r  bin_bcd/bin_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     4.009    bin_bcd/bin_reg[11]_i_1_n_0
    SLICE_X47Y97         FDCE                                         r  bin_bcd/bin_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.145     3.923    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y97         FDCE                                         r  bin_bcd/bin_reg_reg[11]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            bin_bcd/bin_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.939ns  (logic 1.439ns (36.542%)  route 2.499ns (63.458%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.342     1.342 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           2.499     3.842    bin_bcd/SW_IBUF[6]
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.097     3.939 r  bin_bcd/bin_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.939    bin_bcd/bin_reg[6]_i_1_n_0
    SLICE_X49Y99         FDCE                                         r  bin_bcd/bin_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.145     3.923    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  bin_bcd/bin_reg_reg[6]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            bin_bcd/bcd_buf_reg[21]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.926ns  (logic 1.334ns (33.972%)  route 2.593ns (66.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.334     1.334 f  BTNU_IBUF_inst/O
                         net (fo=103, routed)         2.593     3.926    bin_bcd/AR[0]
    SLICE_X49Y103        FDPE                                         f  bin_bcd/bcd_buf_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.124     3.902    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y103        FDPE                                         r  bin_bcd/bcd_buf_reg[21]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            bin_bcd/bin_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 1.422ns (36.504%)  route 2.474ns (63.496%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           2.474     3.799    bin_bcd/SW_IBUF[3]
    SLICE_X47Y99         LUT4 (Prop_lut4_I0_O)        0.097     3.896 r  bin_bcd/bin_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.896    bin_bcd/bin_reg[3]_i_1_n_0
    SLICE_X47Y99         FDCE                                         r  bin_bcd/bin_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.145     3.923    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y99         FDCE                                         r  bin_bcd/bin_reg_reg[3]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            bin_bcd/bin_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.890ns  (logic 0.928ns (23.861%)  route 2.962ns (76.139%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           2.962     3.793    bin_bcd/SW_IBUF[8]
    SLICE_X50Y99         LUT4 (Prop_lut4_I0_O)        0.097     3.890 r  bin_bcd/bin_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.890    bin_bcd/bin_reg[8]_i_1_n_0
    SLICE_X50Y99         FDCE                                         r  bin_bcd/bin_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.143     3.921    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  bin_bcd/bin_reg_reg[8]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            bin_bcd/bcd_reg_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.832ns  (logic 1.334ns (34.810%)  route 2.498ns (65.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.334     1.334 f  BTNU_IBUF_inst/O
                         net (fo=103, routed)         2.498     3.832    bin_bcd/AR[0]
    SLICE_X48Y102        FDCE                                         f  bin_bcd/bcd_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.124     3.902    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y102        FDCE                                         r  bin_bcd/bcd_reg_reg[17]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            bin_bcd/bcd_reg_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.832ns  (logic 1.334ns (34.810%)  route 2.498ns (65.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.334     1.334 f  BTNU_IBUF_inst/O
                         net (fo=103, routed)         2.498     3.832    bin_bcd/AR[0]
    SLICE_X48Y102        FDCE                                         f  bin_bcd/bcd_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.124     3.902    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y102        FDCE                                         r  bin_bcd/bcd_reg_reg[18]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            bin_bcd/bcd_reg_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.832ns  (logic 1.334ns (34.810%)  route 2.498ns (65.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.334     1.334 f  BTNU_IBUF_inst/O
                         net (fo=103, routed)         2.498     3.832    bin_bcd/AR[0]
    SLICE_X48Y102        FDCE                                         f  bin_bcd/bcd_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.124     3.902    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y102        FDCE                                         r  bin_bcd/bcd_reg_reg[19]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            bin_bcd/bcd_reg_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.832ns  (logic 1.334ns (34.810%)  route 2.498ns (65.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.334     1.334 f  BTNU_IBUF_inst/O
                         net (fo=103, routed)         2.498     3.832    bin_bcd/AR[0]
    SLICE_X48Y102        FDCE                                         f  bin_bcd/bcd_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.124     3.902    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y102        FDCE                                         r  bin_bcd/bcd_reg_reg[20]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            bin_bcd/bcd_reg_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.832ns  (logic 1.334ns (34.810%)  route 2.498ns (65.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.334     1.334 f  BTNU_IBUF_inst/O
                         net (fo=103, routed)         2.498     3.832    bin_bcd/AR[0]
    SLICE_X48Y102        FDCE                                         f  bin_bcd/bcd_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.124     3.902    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y102        FDCE                                         r  bin_bcd/bcd_reg_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            bin_bcd/bin_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.290ns (26.574%)  route 0.803ns (73.426%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.803     1.048    bin_bcd/SW_IBUF[0]
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.093 r  bin_bcd/bin_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.093    bin_bcd/bin_reg[0]_i_1_n_0
    SLICE_X45Y99         FDCE                                         r  bin_bcd/bin_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.839     2.004    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y99         FDCE                                         r  bin_bcd/bin_reg_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            bin_bcd/bcd_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.254ns (20.280%)  route 0.997ns (79.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=103, routed)         0.997     1.250    bin_bcd/AR[0]
    SLICE_X47Y97         FDCE                                         f  bin_bcd/bcd_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.838     2.003    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y97         FDCE                                         r  bin_bcd/bcd_reg_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            bin_bcd/bin_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.254ns (20.280%)  route 0.997ns (79.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=103, routed)         0.997     1.250    bin_bcd/AR[0]
    SLICE_X47Y97         FDCE                                         f  bin_bcd/bin_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.838     2.003    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y97         FDCE                                         r  bin_bcd/bin_reg_reg[10]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            bin_bcd/bin_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.254ns (20.280%)  route 0.997ns (79.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=103, routed)         0.997     1.250    bin_bcd/AR[0]
    SLICE_X47Y97         FDCE                                         f  bin_bcd/bin_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.838     2.003    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y97         FDCE                                         r  bin_bcd/bin_reg_reg[11]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            bin_bcd/count_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.254ns (20.280%)  route 0.997ns (79.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=103, routed)         0.997     1.250    bin_bcd/AR[0]
    SLICE_X47Y97         FDCE                                         f  bin_bcd/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.838     2.003    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y97         FDCE                                         r  bin_bcd/count_reg[22]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            bin_bcd/count_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.254ns (20.280%)  route 0.997ns (79.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=103, routed)         0.997     1.250    bin_bcd/AR[0]
    SLICE_X47Y97         FDCE                                         f  bin_bcd/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.838     2.003    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y97         FDCE                                         r  bin_bcd/count_reg[23]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            bin_bcd/bin_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.298ns (22.075%)  route 1.052ns (77.925%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           1.052     1.305    bin_bcd/SW_IBUF[2]
    SLICE_X47Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.350 r  bin_bcd/bin_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.350    bin_bcd/bin_reg[2]_i_1_n_0
    SLICE_X47Y99         FDCE                                         r  bin_bcd/bin_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.838     2.003    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y99         FDCE                                         r  bin_bcd/bin_reg_reg[2]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            bin_bcd/bin_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.291ns (21.288%)  route 1.078ns (78.712%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.078     1.325    bin_bcd/SW_IBUF[1]
    SLICE_X45Y99         LUT4 (Prop_lut4_I0_O)        0.044     1.369 r  bin_bcd/bin_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.369    bin_bcd/bin_reg[1]_i_1_n_0
    SLICE_X45Y99         FDCE                                         r  bin_bcd/bin_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.839     2.004    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y99         FDCE                                         r  bin_bcd/bin_reg_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            bin_bcd/count_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.254ns (18.367%)  route 1.127ns (81.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=103, routed)         1.127     1.381    bin_bcd/AR[0]
    SLICE_X50Y97         FDCE                                         f  bin_bcd/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.836     2.001    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  bin_bcd/count_reg[18]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            bin_bcd/count_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.254ns (18.367%)  route 1.127ns (81.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=103, routed)         1.127     1.381    bin_bcd/AR[0]
    SLICE_X50Y97         FDCE                                         f  bin_bcd/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.836     2.001    bin_bcd/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  bin_bcd/count_reg[19]/C





