/* This is a 4-bit Priority Encoder using the Verilog hardware description language */

module Priority_Encoder (
  input [3:0] data_in, // input data to be encoded
  output reg [1:0] encoding // output encoded data in 2-bit binary
  );

  // declare local wires and registers
  wire [2:0] priority;
  reg [1:0] temp;
  integer i; 

  // assign priority based on input data
  assign priority[0] = (data_in[0] == 1) ? 0 : 1;
  assign priority[1] = (data_in[1] == 1) ? 0 : 1;
  assign priority[2] = (data_in[2] == 1) ? 0 : 1;
  assign priority[3] = (data_in[3] == 1) ? 0 : 1;

  // loop through priority values to find highest priority
  always @(posedge data_in) begin
    temp <= 2'b00; // initialize temp variable
    for (i = 0; i < 4; i = i+1) begin
      if (priority[i] == 1) // if current bit is highest priority
        temp <= i; // assign temp to current priority value
    end
    encoding <= temp; // assign output encoding to temp variable
  end
  
endmodule