Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/ChiChaChai/Documents/CE-KMITL/AdvDigital/Bus_Machine/Bus_Machine_isim_beh.exe -prj C:/Users/ChiChaChai/Documents/CE-KMITL/AdvDigital/Bus_Machine/Bus_Machine_beh.prj work.Bus_Machine 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ChiChaChai/Documents/CE-KMITL/AdvDigital/Bus_Machine/Clock_Counter.vhd" into library work
Parsing VHDL file "C:/Users/ChiChaChai/Documents/CE-KMITL/AdvDigital/Bus_Machine/Display_LED.vhd" into library work
WARNING:HDLCompiler:1369 - "C:/Users/ChiChaChai/Documents/CE-KMITL/AdvDigital/Bus_Machine/Display_LED.vhd" Line 85: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "C:/Users/ChiChaChai/Documents/CE-KMITL/AdvDigital/Bus_Machine/Bus_Machine.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Clock_Counter [\Clock_Counter(10)\]
Compiling architecture behavioral of entity Display_LED [\Display_LED(10)\]
Compiling architecture behavioral of entity bus_machine
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Users/ChiChaChai/Documents/CE-KMITL/AdvDigital/Bus_Machine/Bus_Machine_isim_beh.exe
Fuse Memory Usage: 35888 KB
Fuse CPU Usage: 562 ms
