Timing Analyzer report for Processador
Sun Dec  3 09:12:50 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CPUControl:inst4|state.00000'
 13. Slow 1200mV 85C Model Setup: 'CPUControl:inst4|ir[0]'
 14. Slow 1200mV 85C Model Setup: 'CPUControl:inst4|state.00011'
 15. Slow 1200mV 85C Model Setup: 'CPUControl:inst4|ir[1]'
 16. Slow 1200mV 85C Model Setup: 'clk'
 17. Slow 1200mV 85C Model Setup: 'CPUControl:inst4|values_ram_clk'
 18. Slow 1200mV 85C Model Hold: 'clk'
 19. Slow 1200mV 85C Model Hold: 'CPUControl:inst4|ir[1]'
 20. Slow 1200mV 85C Model Hold: 'CPUControl:inst4|values_ram_clk'
 21. Slow 1200mV 85C Model Hold: 'CPUControl:inst4|state.00000'
 22. Slow 1200mV 85C Model Hold: 'CPUControl:inst4|ir[0]'
 23. Slow 1200mV 85C Model Hold: 'CPUControl:inst4|state.00011'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'CPUControl:inst4|state.00000'
 32. Slow 1200mV 0C Model Setup: 'CPUControl:inst4|state.00011'
 33. Slow 1200mV 0C Model Setup: 'CPUControl:inst4|ir[0]'
 34. Slow 1200mV 0C Model Setup: 'CPUControl:inst4|ir[1]'
 35. Slow 1200mV 0C Model Setup: 'clk'
 36. Slow 1200mV 0C Model Setup: 'CPUControl:inst4|values_ram_clk'
 37. Slow 1200mV 0C Model Hold: 'clk'
 38. Slow 1200mV 0C Model Hold: 'CPUControl:inst4|ir[1]'
 39. Slow 1200mV 0C Model Hold: 'CPUControl:inst4|values_ram_clk'
 40. Slow 1200mV 0C Model Hold: 'CPUControl:inst4|state.00000'
 41. Slow 1200mV 0C Model Hold: 'CPUControl:inst4|ir[0]'
 42. Slow 1200mV 0C Model Hold: 'CPUControl:inst4|state.00011'
 43. Slow 1200mV 0C Model Metastability Summary
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'CPUControl:inst4|state.00000'
 50. Fast 1200mV 0C Model Setup: 'CPUControl:inst4|ir[0]'
 51. Fast 1200mV 0C Model Setup: 'CPUControl:inst4|ir[1]'
 52. Fast 1200mV 0C Model Setup: 'CPUControl:inst4|state.00011'
 53. Fast 1200mV 0C Model Setup: 'clk'
 54. Fast 1200mV 0C Model Setup: 'CPUControl:inst4|values_ram_clk'
 55. Fast 1200mV 0C Model Hold: 'clk'
 56. Fast 1200mV 0C Model Hold: 'CPUControl:inst4|ir[1]'
 57. Fast 1200mV 0C Model Hold: 'CPUControl:inst4|values_ram_clk'
 58. Fast 1200mV 0C Model Hold: 'CPUControl:inst4|state.00000'
 59. Fast 1200mV 0C Model Hold: 'CPUControl:inst4|ir[0]'
 60. Fast 1200mV 0C Model Hold: 'CPUControl:inst4|state.00011'
 61. Fast 1200mV 0C Model Metastability Summary
 62. Multicorner Timing Analysis Summary
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths Summary
 73. Clock Status Summary
 74. Unconstrained Input Ports
 75. Unconstrained Output Ports
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Processador                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.8%      ;
;     Processor 3            ;   0.5%      ;
;     Processor 4            ;   0.5%      ;
;     Processors 5-16        ;   0.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                           ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; Clock Name                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                             ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; clk                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                             ;
; CPUControl:inst4|ir[0]          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPUControl:inst4|ir[0] }          ;
; CPUControl:inst4|ir[1]          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPUControl:inst4|ir[1] }          ;
; CPUControl:inst4|state.00000    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPUControl:inst4|state.00000 }    ;
; CPUControl:inst4|state.00011    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPUControl:inst4|state.00011 }    ;
; CPUControl:inst4|values_ram_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPUControl:inst4|values_ram_clk } ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                          ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                                          ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; 142.61 MHz ; 142.61 MHz      ; CPUControl:inst4|state.00000 ;                                                               ;
; 278.24 MHz ; 278.24 MHz      ; CPUControl:inst4|ir[1]       ;                                                               ;
; 314.56 MHz ; 250.0 MHz       ; clk                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                      ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CPUControl:inst4|state.00000    ; -3.569 ; -75.504       ;
; CPUControl:inst4|ir[0]          ; -2.890 ; -18.510       ;
; CPUControl:inst4|state.00011    ; -2.855 ; -24.184       ;
; CPUControl:inst4|ir[1]          ; -2.702 ; -18.728       ;
; clk                             ; -2.179 ; -30.108       ;
; CPUControl:inst4|values_ram_clk ; -1.074 ; -2.525        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -0.343 ; -0.343        ;
; CPUControl:inst4|ir[1]          ; -0.053 ; -0.053        ;
; CPUControl:inst4|values_ram_clk ; 0.632  ; 0.000         ;
; CPUControl:inst4|state.00000    ; 0.834  ; 0.000         ;
; CPUControl:inst4|ir[0]          ; 1.114  ; 0.000         ;
; CPUControl:inst4|state.00011    ; 1.482  ; 0.000         ;
+---------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -3.000 ; -31.270       ;
; CPUControl:inst4|values_ram_clk ; -2.693 ; -8.079        ;
; CPUControl:inst4|state.00000    ; 0.363  ; 0.000         ;
; CPUControl:inst4|state.00011    ; 0.407  ; 0.000         ;
; CPUControl:inst4|ir[1]          ; 0.429  ; 0.000         ;
; CPUControl:inst4|ir[0]          ; 0.465  ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CPUControl:inst4|state.00000'                                                                                                                           ;
+--------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                         ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -3.569 ; CPUControl:inst4|state.10001        ; CPUControl:inst4|values_ram_clk ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -2.787     ; 0.880      ;
; -3.538 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[3]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -2.362     ; 1.092      ;
; -3.516 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[2]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -2.358     ; 1.089      ;
; -3.400 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[1]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -2.269     ; 1.093      ;
; -3.394 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[0]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -2.274     ; 1.085      ;
; -3.006 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 4.369      ; 6.831      ;
; -2.759 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.075     ; 2.652      ;
; -2.728 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.268     ; 2.545      ;
; -2.667 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.064     ; 2.552      ;
; -2.666 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.258     ; 2.499      ;
; -2.636 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.074     ; 2.530      ;
; -2.629 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.066     ; 2.511      ;
; -2.574 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.074     ; 2.471      ;
; -2.544 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.063     ; 2.430      ;
; -2.543 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.257     ; 2.377      ;
; -2.514 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.259     ; 2.346      ;
; -2.456 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.075     ; 2.352      ;
; -2.451 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.073     ; 2.349      ;
; -2.446 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 4.571      ; 6.721      ;
; -2.441 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.076     ; 2.333      ;
; -2.427 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 4.370      ; 6.639      ;
; -2.383 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.046     ; 2.428      ;
; -2.376 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.146      ; 2.470      ;
; -2.347 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.056     ; 2.382      ;
; -2.345 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 4.399      ; 6.578      ;
; -2.340 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.136      ; 2.424      ;
; -2.338 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 4.399      ; 6.578      ;
; -2.325 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.138      ; 2.434      ;
; -2.311 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 4.366      ; 6.517      ;
; -2.310 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.137      ; 2.415      ;
; -2.309 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[2]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.259      ; 2.643      ;
; -2.296 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 4.570      ; 6.576      ;
; -2.289 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.128      ; 2.388      ;
; -2.277 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.127      ; 2.372      ;
; -2.273 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[1] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.109      ; 3.097      ;
; -2.270 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[5]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.269      ; 2.620      ;
; -2.269 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 4.397      ; 6.507      ;
; -2.256 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 4.369      ; 6.581      ;
; -2.251 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[3]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.461      ; 2.650      ;
; -2.250 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[1]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.137      ; 2.343      ;
; -2.246 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.066     ; 2.265      ;
; -2.226 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[0]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.268      ; 2.582      ;
; -2.207 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.148      ; 2.304      ;
; -2.199 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[6]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.452      ; 2.609      ;
; -2.185 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.138      ; 2.272      ;
; -2.130 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ew_ram_values  ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -0.593     ; 0.641      ;
; -2.102 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[7]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.453      ; 2.516      ;
; -2.099 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.127      ; 2.194      ;
; -2.095 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[1]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.065     ; 1.986      ;
; -2.083 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[4]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.463      ; 2.485      ;
; -2.083 ; CPUControl:inst4|ip[6]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.063     ; 1.991      ;
; -2.062 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.065     ; 1.945      ;
; -2.020 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[1]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.462      ; 2.428      ;
; -1.933 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[3] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.107      ; 3.113      ;
; -1.921 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[0] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.109      ; 3.111      ;
; -1.920 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[6] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.106      ; 3.112      ;
; -1.914 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.128      ; 2.013      ;
; -1.909 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.065     ; 1.793      ;
; -1.872 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.056     ; 1.901      ;
; -1.805 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 4.370      ; 6.517      ;
; -1.803 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 4.570      ; 6.583      ;
; -1.785 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 4.399      ; 6.525      ;
; -1.779 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 4.399      ; 6.512      ;
; -1.762 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[7] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.047      ; 2.889      ;
; -1.762 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[4] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.107      ; 3.131      ;
; -1.760 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 4.366      ; 6.466      ;
; -1.749 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[5] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.105      ; 3.113      ;
; -1.747 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 4.397      ; 6.485      ;
; -1.724 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 4.571      ; 6.499      ;
; -1.721 ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|values_data[1] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.214      ; 2.650      ;
; -1.705 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[0]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.057     ; 1.746      ;
; -1.691 ; CPUControl:inst4|ip[6]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.064     ; 1.595      ;
; -1.532 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.056     ; 1.567      ;
; -1.513 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[2] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.109      ; 2.882      ;
; -1.416 ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|values_data[6] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.211      ; 2.713      ;
; -1.414 ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|values_data[7] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.152      ; 2.646      ;
; -1.410 ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|values_data[3] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.212      ; 2.695      ;
; -1.392 ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|values_data[0] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.214      ; 2.687      ;
; -1.228 ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|values_data[2] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.214      ; 2.702      ;
; -1.228 ; CPUControl:inst4|ip[7]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.064     ; 1.135      ;
; -1.227 ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|values_data[4] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.212      ; 2.701      ;
; -1.199 ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|values_data[5] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.210      ; 2.668      ;
; -1.187 ; CPUControl:inst4|state.00110        ; CPUControl:inst4|reg_selector   ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -0.490     ; 0.730      ;
+--------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CPUControl:inst4|ir[0]'                                                                                                                    ;
+--------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                         ; Launch Clock                 ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+
; -2.890 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 4.485      ; 6.831      ;
; -2.330 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 4.687      ; 6.721      ;
; -2.311 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 4.486      ; 6.639      ;
; -2.229 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 4.515      ; 6.578      ;
; -2.222 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 4.515      ; 6.578      ;
; -2.195 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 4.482      ; 6.517      ;
; -2.180 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 4.686      ; 6.576      ;
; -2.153 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 4.513      ; 6.507      ;
; -2.140 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 4.485      ; 6.581      ;
; -1.689 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 4.486      ; 6.517      ;
; -1.687 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 4.686      ; 6.583      ;
; -1.669 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 4.515      ; 6.525      ;
; -1.663 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 4.515      ; 6.512      ;
; -1.644 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 4.482      ; 6.466      ;
; -1.631 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 4.513      ; 6.485      ;
; -1.608 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 4.687      ; 6.499      ;
+--------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CPUControl:inst4|state.00011'                                                                                                           ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                         ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+
; -2.855 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[1] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 1.027      ; 3.097      ;
; -2.653 ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ew_reg         ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; -0.713     ; 1.444      ;
; -2.515 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[3] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 1.025      ; 3.113      ;
; -2.503 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[0] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 1.027      ; 3.111      ;
; -2.503 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ew_reg         ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; -0.723     ; 1.284      ;
; -2.502 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[6] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 1.024      ; 3.112      ;
; -2.344 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[7] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.965      ; 2.889      ;
; -2.344 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[4] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 1.025      ; 3.131      ;
; -2.331 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[5] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 1.023      ; 3.113      ;
; -2.303 ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|values_data[1] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 1.132      ; 2.650      ;
; -2.095 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[2] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 1.027      ; 2.882      ;
; -2.042 ; CPUControl:inst4|state.00110        ; CPUControl:inst4|reg_selector   ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; -0.845     ; 0.730      ;
; -1.998 ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|values_data[6] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 1.129      ; 2.713      ;
; -1.996 ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|values_data[7] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 1.070      ; 2.646      ;
; -1.992 ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|values_data[3] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 1.130      ; 2.695      ;
; -1.974 ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|values_data[0] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 1.132      ; 2.687      ;
; -1.810 ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|values_data[2] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 1.132      ; 2.702      ;
; -1.809 ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|values_data[4] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 1.130      ; 2.701      ;
; -1.781 ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|values_data[5] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 1.128      ; 2.668      ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CPUControl:inst4|ir[1]'                                                                                                                              ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                   ; Launch Clock                 ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+
; -2.702 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 4.673      ; 6.831      ;
; -2.142 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 4.875      ; 6.721      ;
; -2.123 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 4.674      ; 6.639      ;
; -2.041 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 4.703      ; 6.578      ;
; -2.034 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 4.703      ; 6.578      ;
; -2.007 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 4.670      ; 6.517      ;
; -1.992 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 4.874      ; 6.576      ;
; -1.965 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 4.701      ; 6.507      ;
; -1.952 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 4.673      ; 6.581      ;
; -1.722 ; CPUControl:inst4|ir[2]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 0.138      ; 1.819      ;
; -1.632 ; CPUControl:inst4|ir[3]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 0.142      ; 1.733      ;
; -1.501 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 4.674      ; 6.517      ;
; -1.499 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 4.874      ; 6.583      ;
; -1.481 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 4.703      ; 6.525      ;
; -1.475 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 4.703      ; 6.512      ;
; -1.456 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 4.670      ; 6.466      ;
; -1.443 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 4.701      ; 6.485      ;
; -1.420 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 4.875      ; 6.499      ;
; -1.297 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|ir[1] ; 0.500        ; 1.498      ; 2.254      ;
; -0.815 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|ir[1] ; 1.000        ; 1.498      ; 2.272      ;
; -0.642 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|ir[1] ; 0.500        ; 1.498      ; 1.599      ;
; -0.133 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|ir[1] ; 1.000        ; 1.498      ; 1.590      ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                             ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                             ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -2.179 ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 1.000        ; -0.062     ; 3.115      ;
; -2.113 ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.00011        ; clk                          ; clk         ; 1.000        ; -0.720     ; 2.391      ;
; -1.974 ; CPUControl:inst4|state.10010              ; CPUControl:inst4|state.00001        ; clk                          ; clk         ; 1.000        ; -0.111     ; 2.861      ;
; -1.837 ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.01000        ; clk                          ; clk         ; 1.000        ; -0.720     ; 2.115      ;
; -1.798 ; CPUControl:inst4|values_data[3]           ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -1.455     ; 0.831      ;
; -1.772 ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.10000        ; clk                          ; clk         ; 1.000        ; -0.156     ; 2.614      ;
; -1.727 ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 2.209      ; 4.924      ;
; -1.640 ; CPUControl:inst4|values_data[0]           ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -1.456     ; 0.672      ;
; -1.640 ; CPUControl:inst4|values_data[4]           ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -1.454     ; 0.674      ;
; -1.639 ; CPUControl:inst4|values_data[2]           ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -1.456     ; 0.671      ;
; -1.637 ; CPUControl:inst4|values_data[6]           ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -1.453     ; 0.672      ;
; -1.636 ; CPUControl:inst4|values_data[5]           ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -1.452     ; 0.672      ;
; -1.628 ; CPUControl:inst4|values_data[1]           ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -1.457     ; 0.659      ;
; -1.575 ; CPUControl:inst4|values_data[7]           ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -1.391     ; 0.672      ;
; -1.391 ; CPUControl:inst4|values_data[3]           ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -1.548     ; 0.831      ;
; -1.327 ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 2.133      ; 4.448      ;
; -1.319 ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.00101        ; clk                          ; clk         ; 1.000        ; -0.049     ; 2.268      ;
; -1.297 ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 2.200      ; 4.485      ;
; -1.263 ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 1.000        ; -0.062     ; 2.199      ;
; -1.259 ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 1.617      ; 3.864      ;
; -1.233 ; CPUControl:inst4|values_data[0]           ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -1.549     ; 0.672      ;
; -1.233 ; CPUControl:inst4|values_data[4]           ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -1.547     ; 0.674      ;
; -1.232 ; CPUControl:inst4|values_data[2]           ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -1.549     ; 0.671      ;
; -1.230 ; CPUControl:inst4|values_data[6]           ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -1.546     ; 0.672      ;
; -1.229 ; CPUControl:inst4|values_data[5]           ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -1.545     ; 0.672      ;
; -1.221 ; CPUControl:inst4|values_data[1]           ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -1.550     ; 0.659      ;
; -1.186 ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 2.205      ; 4.379      ;
; -1.179 ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 2.129      ; 4.296      ;
; -1.174 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.378      ; 2.040      ;
; -1.174 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.378      ; 2.040      ;
; -1.174 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.378      ; 2.040      ;
; -1.174 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.378      ; 2.040      ;
; -1.174 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.378      ; 2.040      ;
; -1.174 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.378      ; 2.040      ;
; -1.174 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.378      ; 2.040      ;
; -1.172 ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 2.196      ; 4.356      ;
; -1.168 ; CPUControl:inst4|values_data[7]           ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -1.484     ; 0.672      ;
; -1.165 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.263      ; 1.916      ;
; -1.165 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.263      ; 1.916      ;
; -1.165 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.263      ; 1.916      ;
; -1.165 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.263      ; 1.916      ;
; -1.165 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.263      ; 1.916      ;
; -1.165 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.263      ; 1.916      ;
; -1.165 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.263      ; 1.916      ;
; -1.136 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.379      ; 2.003      ;
; -1.127 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.264      ; 1.879      ;
; -1.096 ; CPUControl:inst4|state.00110              ; CPUControl:inst4|state.00111        ; clk                          ; clk         ; 1.000        ; -0.720     ; 1.374      ;
; -1.096 ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 2.209      ; 4.293      ;
; -1.013 ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 1.613      ; 3.614      ;
; -1.012 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.040      ; 2.040      ;
; -1.012 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.040      ; 2.040      ;
; -1.012 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.040      ; 2.040      ;
; -1.012 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.040      ; 2.040      ;
; -1.012 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.040      ; 2.040      ;
; -1.012 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.040      ; 2.040      ;
; -1.012 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.040      ; 2.040      ;
; -0.974 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.041      ; 2.003      ;
; -0.922 ; CPUControl:inst4|state.00101              ; CPUControl:inst4|state.00110        ; clk                          ; clk         ; 1.000        ; -0.049     ; 1.871      ;
; -0.865 ; CPUControl:inst4|state.00011              ; CPUControl:inst4|state.00100        ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 3.556      ; 5.141      ;
; -0.807 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; 0.500        ; 3.556      ; 4.851      ;
; -0.801 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|ir[1]       ; clk         ; 0.500        ; 2.973      ; 4.262      ;
; -0.787 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[1]       ; clk         ; 0.500        ; 3.489      ; 4.764      ;
; -0.785 ; CPUControl:inst4|state.00001              ; CPUControl:inst4|state.00010        ; clk                          ; clk         ; 1.000        ; -0.041     ; 1.742      ;
; -0.774 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; 0.500        ; 3.565      ; 4.827      ;
; -0.680 ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.01000        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 1.413      ; 3.081      ;
; -0.656 ; CPUControl:inst4|state.00000              ; CPUControl:inst4|state.00001        ; CPUControl:inst4|state.00000 ; clk         ; 0.500        ; 3.526      ; 4.902      ;
; -0.587 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[1]       ; clk         ; 0.500        ; 3.565      ; 4.640      ;
; -0.536 ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 2.205      ; 3.729      ;
; -0.521 ; CPUControl:inst4|state.01010              ; CPUControl:inst4|state.01011        ; clk                          ; clk         ; 1.000        ; -0.351     ; 1.168      ;
; -0.520 ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 1.996      ; 3.504      ;
; -0.436 ; CPUControl:inst4|state.10000              ; CPUControl:inst4|state.10001        ; clk                          ; clk         ; 1.000        ; -0.016     ; 1.418      ;
; -0.431 ; CPUControl:inst4|state.00011              ; CPUControl:inst4|state.00100        ; CPUControl:inst4|state.00011 ; clk         ; 1.000        ; 3.556      ; 5.207      ;
; -0.392 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 3.565      ; 4.945      ;
; -0.385 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 3.489      ; 4.862      ;
; -0.355 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 3.556      ; 4.899      ;
; -0.354 ; CPUControl:inst4|state.01000              ; CPUControl:inst4|state.00111        ; clk                          ; clk         ; 1.000        ; -0.081     ; 1.271      ;
; -0.308 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 2.973      ; 4.269      ;
; -0.272 ; CPUControl:inst4|state.10001              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 1.000        ; -0.066     ; 1.204      ;
; -0.200 ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.01010        ; clk                          ; clk         ; 1.000        ; -0.062     ; 1.136      ;
; -0.175 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 3.565      ; 4.728      ;
; -0.125 ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[0]       ; clk         ; 0.500        ; 3.556      ; 4.169      ;
; -0.105 ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[0]       ; clk         ; 0.500        ; 3.489      ; 4.082      ;
; -0.097 ; CPUControl:inst4|state.00000              ; CPUControl:inst4|state.00001        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 3.526      ; 4.843      ;
; -0.079 ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 2.005      ; 3.072      ;
; -0.064 ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[0]       ; clk         ; 0.500        ; 3.565      ; 4.117      ;
; -0.045 ; CPUControl:inst4|state.01011              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 1.000        ; 0.084      ; 1.127      ;
; 0.018  ; CPUControl:inst4|state.00111              ; CPUControl:inst4|state.01010        ; clk                          ; clk         ; 1.000        ; 0.479      ; 1.459      ;
; 0.330  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[0]       ; clk         ; 1.000        ; 3.565      ; 4.223      ;
; 0.337  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[0]       ; clk         ; 1.000        ; 3.489      ; 4.140      ;
; 0.358  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[0]       ; clk         ; 0.500        ; 3.565      ; 3.695      ;
; 0.367  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[0]       ; clk         ; 1.000        ; 3.556      ; 4.177      ;
; 0.803  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[0]       ; clk         ; 1.000        ; 3.565      ; 3.750      ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CPUControl:inst4|values_ram_clk'                                                                                                                                                                                                     ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                       ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; -1.074 ; CPUControl:inst4|values_data[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.783     ; 0.829      ;
; -1.073 ; CPUControl:inst4|values_data[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.782     ; 0.829      ;
; -1.069 ; CPUControl:inst4|values_data[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.786     ; 0.821      ;
; -1.064 ; CPUControl:inst4|values_data[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.785     ; 0.817      ;
; -1.062 ; CPUControl:inst4|values_data[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.784     ; 0.816      ;
; -1.046 ; CPUControl:inst4|values_data[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.781     ; 0.803      ;
; -1.042 ; CPUControl:inst4|values_data[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.785     ; 0.795      ;
; -0.986 ; CPUControl:inst4|values_data[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.721     ; 0.803      ;
; -0.790 ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -1.028     ; 0.800      ;
; -0.779 ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -1.027     ; 0.790      ;
; -0.667 ; CPUControl:inst4|values_data[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.876     ; 0.829      ;
; -0.666 ; CPUControl:inst4|values_data[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.875     ; 0.829      ;
; -0.662 ; CPUControl:inst4|values_data[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.879     ; 0.821      ;
; -0.661 ; CPUControl:inst4|ew_ram_values  ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_we_reg       ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; 0.844      ; 2.543      ;
; -0.657 ; CPUControl:inst4|values_data[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.878     ; 0.817      ;
; -0.655 ; CPUControl:inst4|values_data[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.877     ; 0.816      ;
; -0.639 ; CPUControl:inst4|values_data[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.874     ; 0.803      ;
; -0.635 ; CPUControl:inst4|values_data[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.878     ; 0.795      ;
; -0.593 ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.831     ; 0.800      ;
; -0.590 ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.849     ; 0.779      ;
; -0.582 ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.830     ; 0.790      ;
; -0.579 ; CPUControl:inst4|values_data[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.814     ; 0.803      ;
; -0.577 ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.849     ; 0.766      ;
; -0.567 ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.847     ; 0.758      ;
; -0.566 ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.818     ; 0.786      ;
; -0.564 ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.818     ; 0.784      ;
; -0.543 ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.815     ; 0.766      ;
; -0.505 ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.743     ; 0.800      ;
; -0.494 ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.742     ; 0.790      ;
; -0.393 ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.652     ; 0.779      ;
; -0.380 ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.652     ; 0.766      ;
; -0.370 ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.650     ; 0.758      ;
; -0.369 ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.621     ; 0.786      ;
; -0.367 ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.621     ; 0.784      ;
; -0.346 ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.618     ; 0.766      ;
; -0.305 ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.564     ; 0.779      ;
; -0.292 ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.564     ; 0.766      ;
; -0.282 ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.562     ; 0.758      ;
; -0.281 ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.533     ; 0.786      ;
; -0.279 ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.533     ; 0.784      ;
; -0.258 ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.530     ; 0.766      ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                             ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.343 ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[0]       ; clk         ; 0.000        ; 3.703      ; 3.576      ;
; 0.102  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[0]       ; clk         ; 0.000        ; 3.693      ; 4.011      ;
; 0.114  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[0]       ; clk         ; -0.500       ; 3.703      ; 3.533      ;
; 0.121  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[0]       ; clk         ; 0.000        ; 3.703      ; 4.040      ;
; 0.124  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[0]       ; clk         ; 0.000        ; 3.623      ; 3.963      ;
; 0.387  ; CPUControl:inst4|state.00111              ; CPUControl:inst4|state.01010        ; clk                          ; clk         ; 0.000        ; 0.730      ; 1.303      ;
; 0.479  ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 2.205      ; 2.900      ;
; 0.480  ; CPUControl:inst4|state.01011              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 0.000        ; 0.351      ; 1.017      ;
; 0.509  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[0]       ; clk         ; -0.500       ; 3.703      ; 3.928      ;
; 0.547  ; CPUControl:inst4|state.00000              ; CPUControl:inst4|state.00001        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 3.663      ; 4.658      ;
; 0.548  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[0]       ; clk         ; -0.500       ; 3.623      ; 3.887      ;
; 0.593  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[0]       ; clk         ; -0.500       ; 3.693      ; 4.002      ;
; 0.596  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 3.703      ; 4.515      ;
; 0.694  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 3.703      ; 4.613      ;
; 0.751  ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.01010        ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.018      ;
; 0.795  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 3.693      ; 4.704      ;
; 0.796  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 3.086      ; 4.098      ;
; 0.817  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 3.623      ; 4.656      ;
; 0.848  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 2.398      ; 3.462      ;
; 0.859  ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 2.195      ; 3.270      ;
; 0.867  ; CPUControl:inst4|state.10001              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 0.000        ; 0.078      ; 1.131      ;
; 0.868  ; CPUControl:inst4|state.00011              ; CPUControl:inst4|state.00100        ; CPUControl:inst4|state.00011 ; clk         ; 0.000        ; 3.693      ; 5.009      ;
; 0.929  ; CPUControl:inst4|state.01000              ; CPUControl:inst4|state.00111        ; clk                          ; clk         ; 0.000        ; 0.081      ; 1.196      ;
; 0.959  ; CPUControl:inst4|state.10000              ; CPUControl:inst4|state.10001        ; clk                          ; clk         ; 0.000        ; 0.160      ; 1.305      ;
; 0.963  ; CPUControl:inst4|state.01010              ; CPUControl:inst4|state.01011        ; clk                          ; clk         ; 0.000        ; -0.084     ; 1.065      ;
; 1.021  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[1]       ; clk         ; -0.500       ; 3.703      ; 4.440      ;
; 1.095  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; -0.500       ; 3.703      ; 4.514      ;
; 1.105  ; CPUControl:inst4|state.00000              ; CPUControl:inst4|state.00001        ; CPUControl:inst4|state.00000 ; clk         ; -0.500       ; 3.663      ; 4.716      ;
; 1.143  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 2.398      ; 3.757      ;
; 1.146  ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.01000        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 1.588      ; 2.950      ;
; 1.203  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[1]       ; clk         ; -0.500       ; 3.623      ; 4.542      ;
; 1.248  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; -0.500       ; 3.693      ; 4.657      ;
; 1.290  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|ir[1]       ; clk         ; -0.500       ; 3.086      ; 4.092      ;
; 1.304  ; CPUControl:inst4|state.00011              ; CPUControl:inst4|state.00100        ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 3.693      ; 4.945      ;
; 1.352  ; CPUControl:inst4|state.00001              ; CPUControl:inst4|state.00010        ; clk                          ; clk         ; 0.000        ; 0.101      ; 1.639      ;
; 1.368  ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 2.402      ; 3.986      ;
; 1.399  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 1.781      ; 3.396      ;
; 1.403  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.315      ; 1.934      ;
; 1.445  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.315      ; 1.976      ;
; 1.445  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.315      ; 1.976      ;
; 1.445  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.315      ; 1.976      ;
; 1.445  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.315      ; 1.976      ;
; 1.445  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.315      ; 1.976      ;
; 1.445  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.315      ; 1.976      ;
; 1.445  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.315      ; 1.976      ;
; 1.525  ; CPUControl:inst4|state.00101              ; CPUControl:inst4|state.00110        ; clk                          ; clk         ; 0.000        ; 0.049      ; 1.760      ;
; 1.531  ; CPUControl:inst4|state.00110              ; CPUControl:inst4|state.00111        ; clk                          ; clk         ; 0.000        ; -0.470     ; 1.247      ;
; 1.534  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 2.318      ; 4.068      ;
; 1.548  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.670      ; 1.934      ;
; 1.551  ; CPUControl:inst4|values_data[7]           ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -1.152     ; 0.615      ;
; 1.557  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 2.388      ; 4.161      ;
; 1.590  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.670      ; 1.976      ;
; 1.590  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.670      ; 1.976      ;
; 1.590  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.670      ; 1.976      ;
; 1.590  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.670      ; 1.976      ;
; 1.590  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.670      ; 1.976      ;
; 1.590  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.670      ; 1.976      ;
; 1.590  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.670      ; 1.976      ;
; 1.599  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.538      ; 1.853      ;
; 1.605  ; CPUControl:inst4|values_data[1]           ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -1.214     ; 0.607      ;
; 1.607  ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 2.402      ; 4.225      ;
; 1.610  ; CPUControl:inst4|values_data[5]           ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -1.210     ; 0.616      ;
; 1.610  ; CPUControl:inst4|values_data[6]           ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -1.211     ; 0.615      ;
; 1.611  ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 1.785      ; 3.612      ;
; 1.613  ; CPUControl:inst4|values_data[0]           ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -1.214     ; 0.615      ;
; 1.613  ; CPUControl:inst4|values_data[2]           ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -1.214     ; 0.615      ;
; 1.614  ; CPUControl:inst4|values_data[4]           ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -1.212     ; 0.618      ;
; 1.641  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.538      ; 1.895      ;
; 1.641  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.538      ; 1.895      ;
; 1.641  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.538      ; 1.895      ;
; 1.641  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.538      ; 1.895      ;
; 1.641  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.538      ; 1.895      ;
; 1.641  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.538      ; 1.895      ;
; 1.641  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.538      ; 1.895      ;
; 1.646  ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 2.322      ; 4.184      ;
; 1.691  ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 2.392      ; 4.299      ;
; 1.792  ; CPUControl:inst4|values_data[3]           ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -1.212     ; 0.796      ;
; 1.830  ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 0.000        ; 0.081      ; 2.097      ;
; 1.888  ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.00101        ; clk                          ; clk         ; 0.000        ; 0.049      ; 2.123      ;
; 1.969  ; CPUControl:inst4|values_data[7]           ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -1.070     ; 0.615      ;
; 2.023  ; CPUControl:inst4|values_data[1]           ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -1.132     ; 0.607      ;
; 2.028  ; CPUControl:inst4|values_data[5]           ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -1.128     ; 0.616      ;
; 2.028  ; CPUControl:inst4|values_data[6]           ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -1.129     ; 0.615      ;
; 2.031  ; CPUControl:inst4|values_data[0]           ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -1.132     ; 0.615      ;
; 2.031  ; CPUControl:inst4|values_data[2]           ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -1.132     ; 0.615      ;
; 2.032  ; CPUControl:inst4|values_data[4]           ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -1.130     ; 0.618      ;
; 2.210  ; CPUControl:inst4|values_data[3]           ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -1.130     ; 0.796      ;
; 2.233  ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.10000        ; clk                          ; clk         ; 0.000        ; 0.019      ; 2.438      ;
; 2.307  ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.01000        ; clk                          ; clk         ; 0.000        ; -0.470     ; 2.023      ;
; 2.513  ; CPUControl:inst4|state.10010              ; CPUControl:inst4|state.00001        ; clk                          ; clk         ; 0.000        ; 0.032      ; 2.731      ;
; 2.570  ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.00011        ; clk                          ; clk         ; 0.000        ; -0.470     ; 2.286      ;
; 2.613  ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 0.000        ; 0.081      ; 2.880      ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CPUControl:inst4|ir[1]'                                                                                                                               ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                   ; Launch Clock                 ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+
; -0.053 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|ir[1] ; 0.000        ; 1.560      ; 1.527      ;
; 0.456  ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|ir[1] ; -0.500       ; 1.560      ; 1.536      ;
; 0.621  ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|ir[1] ; 0.000        ; 1.560      ; 2.181      ;
; 0.917  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 5.080      ; 6.249      ;
; 0.999  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 5.079      ; 6.330      ;
; 1.065  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 4.899      ; 6.216      ;
; 1.085  ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|ir[1] ; -0.500       ; 1.560      ; 2.165      ;
; 1.097  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 4.867      ; 6.216      ;
; 1.109  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 4.901      ; 6.262      ;
; 1.120  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 4.901      ; 6.273      ;
; 1.122  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 4.870      ; 6.244      ;
; 1.204  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 4.870      ; 6.326      ;
; 1.334  ; CPUControl:inst4|ir[3]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 0.259      ; 1.613      ;
; 1.387  ; CPUControl:inst4|ir[2]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 0.255      ; 1.662      ;
; 1.492  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 5.079      ; 6.323      ;
; 1.576  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 4.899      ; 6.227      ;
; 1.629  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 5.080      ; 6.461      ;
; 1.647  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 4.867      ; 6.266      ;
; 1.671  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 4.901      ; 6.324      ;
; 1.671  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 4.901      ; 6.324      ;
; 1.731  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 4.870      ; 6.353      ;
; 1.945  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 4.870      ; 6.567      ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CPUControl:inst4|values_ram_clk'                                                                                                                                                                                                     ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                       ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; 0.632 ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.144     ; 0.730      ;
; 0.654 ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.148     ; 0.748      ;
; 0.655 ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.147     ; 0.750      ;
; 0.660 ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.175     ; 0.727      ;
; 0.668 ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.177     ; 0.733      ;
; 0.678 ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.177     ; 0.743      ;
; 0.748 ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.260     ; 0.730      ;
; 0.770 ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.264     ; 0.748      ;
; 0.771 ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.263     ; 0.750      ;
; 0.776 ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.291     ; 0.727      ;
; 0.784 ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.293     ; 0.733      ;
; 0.794 ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.293     ; 0.743      ;
; 0.856 ; CPUControl:inst4|ew_ram_values  ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_we_reg       ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; 1.192      ; 2.290      ;
; 0.859 ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.348     ; 0.753      ;
; 0.872 ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.349     ; 0.765      ;
; 0.936 ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.448     ; 0.730      ;
; 0.954 ; CPUControl:inst4|values_data[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.442     ; 0.754      ;
; 0.958 ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.452     ; 0.748      ;
; 0.959 ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.451     ; 0.750      ;
; 0.964 ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.479     ; 0.727      ;
; 0.972 ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.481     ; 0.733      ;
; 0.975 ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.464     ; 0.753      ;
; 0.982 ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.481     ; 0.743      ;
; 0.988 ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.465     ; 0.765      ;
; 1.011 ; CPUControl:inst4|values_data[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.504     ; 0.749      ;
; 1.014 ; CPUControl:inst4|values_data[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.500     ; 0.756      ;
; 1.015 ; CPUControl:inst4|values_data[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.502     ; 0.755      ;
; 1.030 ; CPUControl:inst4|values_data[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.504     ; 0.768      ;
; 1.034 ; CPUControl:inst4|values_data[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.504     ; 0.772      ;
; 1.038 ; CPUControl:inst4|values_data[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.502     ; 0.778      ;
; 1.041 ; CPUControl:inst4|values_data[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.501     ; 0.782      ;
; 1.163 ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.652     ; 0.753      ;
; 1.176 ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.653     ; 0.765      ;
; 1.372 ; CPUControl:inst4|values_data[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.360     ; 0.754      ;
; 1.429 ; CPUControl:inst4|values_data[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.422     ; 0.749      ;
; 1.432 ; CPUControl:inst4|values_data[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.418     ; 0.756      ;
; 1.433 ; CPUControl:inst4|values_data[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.420     ; 0.755      ;
; 1.448 ; CPUControl:inst4|values_data[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.422     ; 0.768      ;
; 1.452 ; CPUControl:inst4|values_data[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.422     ; 0.772      ;
; 1.456 ; CPUControl:inst4|values_data[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.420     ; 0.778      ;
; 1.459 ; CPUControl:inst4|values_data[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.419     ; 0.782      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CPUControl:inst4|state.00000'                                                                                                                           ;
+-------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                         ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.834 ; CPUControl:inst4|state.00110        ; CPUControl:inst4|reg_selector   ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -0.209     ; 0.655      ;
; 0.844 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ew_ram_values  ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -0.281     ; 0.593      ;
; 0.889 ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|values_data[1] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.550      ; 2.469      ;
; 0.902 ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|values_data[0] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.549      ; 2.481      ;
; 0.907 ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|values_data[5] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.545      ; 2.482      ;
; 0.923 ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|values_data[4] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.547      ; 2.500      ;
; 0.939 ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|values_data[3] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.548      ; 2.517      ;
; 0.940 ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|values_data[6] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.546      ; 2.516      ;
; 0.950 ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|values_data[7] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.484      ; 2.464      ;
; 0.959 ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|values_data[2] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.549      ; 2.538      ;
; 0.975 ; CPUControl:inst4|ip[7]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.064      ; 1.039      ;
; 1.222 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[2] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.447      ; 2.699      ;
; 1.222 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 4.795      ; 6.249      ;
; 1.304 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 4.794      ; 6.330      ;
; 1.333 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[1] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.448      ; 2.811      ;
; 1.333 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.056      ; 1.389      ;
; 1.336 ; CPUControl:inst4|ip[6]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.064      ; 1.400      ;
; 1.339 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[7] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.383      ; 2.752      ;
; 1.357 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[5] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.443      ; 2.830      ;
; 1.370 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[0] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.447      ; 2.847      ;
; 1.370 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 4.614      ; 6.216      ;
; 1.386 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[4] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.445      ; 2.861      ;
; 1.395 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[3] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.446      ; 2.871      ;
; 1.402 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 4.582      ; 6.216      ;
; 1.414 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 4.616      ; 6.262      ;
; 1.415 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[6] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.444      ; 2.889      ;
; 1.425 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 4.616      ; 6.273      ;
; 1.427 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 4.585      ; 6.244      ;
; 1.434 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.248      ; 1.682      ;
; 1.464 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.247      ; 1.711      ;
; 1.506 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[1]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.774      ; 2.310      ;
; 1.509 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 4.585      ; 6.326      ;
; 1.517 ; CPUControl:inst4|ip[6]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.065      ; 1.582      ;
; 1.521 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[0]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.057      ; 1.578      ;
; 1.535 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.065      ; 1.600      ;
; 1.589 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[4]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.775      ; 2.394      ;
; 1.618 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.260      ; 1.878      ;
; 1.621 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[1]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.259      ; 1.880      ;
; 1.627 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[7]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.764      ; 2.421      ;
; 1.641 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[6]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.763      ; 2.434      ;
; 1.655 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.269      ; 1.924      ;
; 1.665 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[3]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.773      ; 2.468      ;
; 1.669 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.056      ; 1.725      ;
; 1.703 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.065      ; 1.768      ;
; 1.711 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.249      ; 1.960      ;
; 1.711 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[1]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.065      ; 1.776      ;
; 1.736 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.248      ; 1.984      ;
; 1.741 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.258      ; 1.999      ;
; 1.748 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.258      ; 2.006      ;
; 1.773 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.257      ; 2.030      ;
; 1.775 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.267      ; 2.042      ;
; 1.777 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 4.794      ; 6.323      ;
; 1.838 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.047      ; 1.885      ;
; 1.843 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[0]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.572      ; 2.445      ;
; 1.848 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.054      ; 1.902      ;
; 1.861 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 4.614      ; 6.227      ;
; 1.885 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[5]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.572      ; 2.487      ;
; 1.891 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.067      ; 1.958      ;
; 1.898 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.053      ; 1.951      ;
; 1.906 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.057      ; 1.963      ;
; 1.914 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 4.795      ; 6.461      ;
; 1.920 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[2]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.562      ; 2.512      ;
; 1.932 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 4.582      ; 6.266      ;
; 1.936 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.066      ; 2.002      ;
; 1.950 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.056      ; 2.006      ;
; 1.956 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 4.616      ; 6.324      ;
; 1.956 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 4.616      ; 6.324      ;
; 2.009 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.055      ; 2.064      ;
; 2.016 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.066      ; 2.082      ;
; 2.016 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 4.585      ; 6.353      ;
; 2.034 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; -0.138     ; 1.896      ;
; 2.065 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.055      ; 2.120      ;
; 2.090 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.064      ; 2.154      ;
; 2.134 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.054      ; 2.188      ;
; 2.136 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; -0.136     ; 2.000      ;
; 2.230 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 4.585      ; 6.567      ;
; 2.236 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; -0.147     ; 2.089      ;
; 2.251 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; -0.137     ; 2.114      ;
; 3.035 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[1]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -2.050     ; 1.015      ;
; 3.036 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[0]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -2.056     ; 1.010      ;
; 3.149 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[2]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -2.166     ; 1.013      ;
; 3.155 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[3]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -2.170     ; 1.015      ;
; 3.359 ; CPUControl:inst4|state.10001        ; CPUControl:inst4|values_ram_clk ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -2.611     ; 0.778      ;
+-------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CPUControl:inst4|ir[0]'                                                                                                                    ;
+-------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                         ; Launch Clock                 ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+
; 1.114 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 4.883      ; 6.249      ;
; 1.196 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 4.882      ; 6.330      ;
; 1.262 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 4.702      ; 6.216      ;
; 1.294 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 4.670      ; 6.216      ;
; 1.306 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 4.704      ; 6.262      ;
; 1.317 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 4.704      ; 6.273      ;
; 1.319 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 4.673      ; 6.244      ;
; 1.401 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 4.673      ; 6.326      ;
; 1.689 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 4.882      ; 6.323      ;
; 1.773 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 4.702      ; 6.227      ;
; 1.826 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 4.883      ; 6.461      ;
; 1.844 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 4.670      ; 6.266      ;
; 1.868 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 4.704      ; 6.324      ;
; 1.868 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 4.704      ; 6.324      ;
; 1.928 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 4.673      ; 6.353      ;
; 2.142 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 4.673      ; 6.567      ;
+-------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CPUControl:inst4|state.00011'                                                                                                           ;
+-------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                         ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+
; 1.482 ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|values_data[1] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.457      ; 2.469      ;
; 1.495 ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|values_data[0] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.456      ; 2.481      ;
; 1.500 ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|values_data[5] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.452      ; 2.482      ;
; 1.516 ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|values_data[4] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.454      ; 2.500      ;
; 1.532 ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|values_data[3] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.455      ; 2.517      ;
; 1.533 ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|values_data[6] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.453      ; 2.516      ;
; 1.543 ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|values_data[7] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.391      ; 2.464      ;
; 1.552 ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|values_data[2] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.456      ; 2.538      ;
; 1.672 ; CPUControl:inst4|state.00110        ; CPUControl:inst4|reg_selector   ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; -0.547     ; 0.655      ;
; 1.815 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[2] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.354      ; 2.699      ;
; 1.926 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[1] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.355      ; 2.811      ;
; 1.932 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[7] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.290      ; 2.752      ;
; 1.950 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[5] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.350      ; 2.830      ;
; 1.963 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[0] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.354      ; 2.847      ;
; 1.979 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[4] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.352      ; 2.861      ;
; 1.988 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[3] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.353      ; 2.871      ;
; 2.008 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[6] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.351      ; 2.889      ;
; 2.088 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ew_reg         ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; -0.441     ; 1.177      ;
; 2.143 ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ew_reg         ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; -0.432     ; 1.241      ;
+-------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                           ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                                          ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; 157.53 MHz ; 157.53 MHz      ; CPUControl:inst4|state.00000 ;                                                               ;
; 308.26 MHz ; 308.26 MHz      ; CPUControl:inst4|ir[1]       ;                                                               ;
; 340.6 MHz  ; 250.0 MHz       ; clk                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CPUControl:inst4|state.00000    ; -3.181 ; -66.674       ;
; CPUControl:inst4|state.00011    ; -2.656 ; -22.610       ;
; CPUControl:inst4|ir[0]          ; -2.588 ; -16.384       ;
; CPUControl:inst4|ir[1]          ; -2.412 ; -16.469       ;
; clk                             ; -1.936 ; -25.429       ;
; CPUControl:inst4|values_ram_clk ; -0.898 ; -2.173        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -0.259 ; -0.259        ;
; CPUControl:inst4|ir[1]          ; -0.051 ; -0.051        ;
; CPUControl:inst4|values_ram_clk ; 0.548  ; 0.000         ;
; CPUControl:inst4|state.00000    ; 0.702  ; 0.000         ;
; CPUControl:inst4|ir[0]          ; 1.241  ; 0.000         ;
; CPUControl:inst4|state.00011    ; 1.443  ; 0.000         ;
+---------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -3.000 ; -31.270       ;
; CPUControl:inst4|values_ram_clk ; -2.649 ; -7.947        ;
; CPUControl:inst4|state.00000    ; 0.313  ; 0.000         ;
; CPUControl:inst4|state.00011    ; 0.393  ; 0.000         ;
; CPUControl:inst4|ir[0]          ; 0.405  ; 0.000         ;
; CPUControl:inst4|ir[1]          ; 0.421  ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CPUControl:inst4|state.00000'                                                                                                                            ;
+--------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                         ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -3.181 ; CPUControl:inst4|state.10001        ; CPUControl:inst4|values_ram_clk ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -2.563     ; 0.797      ;
; -3.137 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[3]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -2.167     ; 0.986      ;
; -3.116 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[2]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -2.163     ; 0.982      ;
; -3.024 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[1]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -2.087     ; 0.986      ;
; -3.019 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[0]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -2.093     ; 0.978      ;
; -2.674 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 3.921      ; 6.119      ;
; -2.386 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.065     ; 2.383      ;
; -2.375 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.240     ; 2.305      ;
; -2.317 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.056     ; 2.308      ;
; -2.304 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.058     ; 2.292      ;
; -2.294 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.232     ; 2.237      ;
; -2.277 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.064     ; 2.275      ;
; -2.239 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.065     ; 2.239      ;
; -2.208 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.055     ; 2.200      ;
; -2.203 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.233     ; 2.145      ;
; -2.198 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 3.921      ; 6.143      ;
; -2.179 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.231     ; 2.123      ;
; -2.148 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.066     ; 2.147      ;
; -2.145 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 4.105      ; 6.029      ;
; -2.124 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.064     ; 2.125      ;
; -2.124 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 3.922      ; 5.950      ;
; -2.114 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.066     ; 2.110      ;
; -2.110 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[2]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.153      ; 2.423      ;
; -2.091 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.132      ; 2.269      ;
; -2.090 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[3]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.335      ; 2.461      ;
; -2.081 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.042     ; 2.214      ;
; -2.077 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[5]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.161      ; 2.403      ;
; -2.058 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 3.949      ; 5.910      ;
; -2.053 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 3.949      ; 5.901      ;
; -2.049 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[6]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.328      ; 2.429      ;
; -2.042 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.124      ; 2.212      ;
; -2.039 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[1] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.941      ; 2.785      ;
; -2.037 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[0]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.161      ; 2.370      ;
; -2.032 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.050     ; 2.157      ;
; -2.026 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.125      ; 2.216      ;
; -2.025 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 3.918      ; 5.845      ;
; -2.010 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 4.104      ; 5.898      ;
; -1.992 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.125      ; 2.179      ;
; -1.983 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 3.947      ; 5.833      ;
; -1.977 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.117      ; 2.159      ;
; -1.976 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[1]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.125      ; 2.153      ;
; -1.960 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.117      ; 2.139      ;
; -1.957 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[7]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.328      ; 2.340      ;
; -1.949 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.058     ; 2.061      ;
; -1.938 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[4]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.337      ; 2.312      ;
; -1.911 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.134      ; 2.092      ;
; -1.891 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.126      ; 2.064      ;
; -1.887 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[1]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.336      ; 2.265      ;
; -1.830 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[1]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.057     ; 1.825      ;
; -1.827 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ew_ram_values  ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -0.486     ; 0.579      ;
; -1.805 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.116      ; 1.983      ;
; -1.801 ; CPUControl:inst4|ip[6]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.056     ; 1.810      ;
; -1.785 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.057     ; 1.774      ;
; -1.767 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 4.104      ; 6.155      ;
; -1.751 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[6] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.938      ; 2.859      ;
; -1.751 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 3.922      ; 6.077      ;
; -1.740 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[3] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.939      ; 2.837      ;
; -1.736 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 3.949      ; 6.088      ;
; -1.730 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 3.949      ; 6.078      ;
; -1.729 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 3.918      ; 6.049      ;
; -1.712 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[0] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.941      ; 2.819      ;
; -1.712 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 3.947      ; 6.062      ;
; -1.689 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 4.105      ; 6.073      ;
; -1.681 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.057     ; 1.671      ;
; -1.632 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[7] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.888      ; 2.685      ;
; -1.623 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.116      ; 1.804      ;
; -1.622 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.050     ; 1.742      ;
; -1.587 ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|values_data[1] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.058      ; 2.450      ;
; -1.575 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[4] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.939      ; 2.833      ;
; -1.550 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[5] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.937      ; 2.803      ;
; -1.439 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[2] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.941      ; 2.696      ;
; -1.439 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[0]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.050     ; 1.571      ;
; -1.429 ; CPUControl:inst4|ip[6]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.056     ; 1.435      ;
; -1.305 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.051     ; 1.429      ;
; -1.302 ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|values_data[6] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.055      ; 2.527      ;
; -1.291 ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|values_data[3] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.056      ; 2.505      ;
; -1.278 ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|values_data[7] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.004      ; 2.447      ;
; -1.260 ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|values_data[0] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.058      ; 2.484      ;
; -1.151 ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|values_data[2] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.058      ; 2.525      ;
; -1.121 ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|values_data[4] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.056      ; 2.496      ;
; -1.097 ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|values_data[5] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 1.054      ; 2.467      ;
; -1.033 ; CPUControl:inst4|ip[7]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.057     ; 1.041      ;
; -0.932 ; CPUControl:inst4|state.00110        ; CPUControl:inst4|reg_selector   ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -0.382     ; 0.660      ;
+--------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CPUControl:inst4|state.00011'                                                                                                            ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                         ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+
; -2.656 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[1] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.824      ; 2.785      ;
; -2.417 ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ew_reg         ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; -0.707     ; 1.301      ;
; -2.368 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[6] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.821      ; 2.859      ;
; -2.357 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[3] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.822      ; 2.837      ;
; -2.329 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[0] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.824      ; 2.819      ;
; -2.281 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ew_reg         ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; -0.715     ; 1.157      ;
; -2.249 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[7] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.771      ; 2.685      ;
; -2.204 ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|values_data[1] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.941      ; 2.450      ;
; -2.192 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[4] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.822      ; 2.833      ;
; -2.167 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[5] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.820      ; 2.803      ;
; -2.056 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[2] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.824      ; 2.696      ;
; -1.919 ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|values_data[6] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.938      ; 2.527      ;
; -1.908 ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|values_data[3] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.939      ; 2.505      ;
; -1.895 ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|values_data[7] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.887      ; 2.447      ;
; -1.877 ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|values_data[0] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.941      ; 2.484      ;
; -1.819 ; CPUControl:inst4|state.00110        ; CPUControl:inst4|reg_selector   ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; -0.769     ; 0.660      ;
; -1.768 ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|values_data[2] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.941      ; 2.525      ;
; -1.738 ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|values_data[4] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.939      ; 2.496      ;
; -1.714 ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|values_data[5] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.937      ; 2.467      ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CPUControl:inst4|ir[0]'                                                                                                                     ;
+--------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                         ; Launch Clock                 ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+
; -2.588 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 4.007      ; 6.119      ;
; -2.112 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 4.007      ; 6.143      ;
; -2.059 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 4.191      ; 6.029      ;
; -2.038 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 4.008      ; 5.950      ;
; -1.972 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 4.035      ; 5.910      ;
; -1.967 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 4.035      ; 5.901      ;
; -1.939 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 4.004      ; 5.845      ;
; -1.924 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 4.190      ; 5.898      ;
; -1.897 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 4.033      ; 5.833      ;
; -1.681 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 4.190      ; 6.155      ;
; -1.665 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 4.008      ; 6.077      ;
; -1.650 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 4.035      ; 6.088      ;
; -1.644 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 4.035      ; 6.078      ;
; -1.643 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 4.004      ; 6.049      ;
; -1.626 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 4.033      ; 6.062      ;
; -1.603 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 4.191      ; 6.073      ;
+--------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CPUControl:inst4|ir[1]'                                                                                                                               ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                   ; Launch Clock                 ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+
; -2.412 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 4.183      ; 6.119      ;
; -1.936 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 4.183      ; 6.143      ;
; -1.883 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 4.367      ; 6.029      ;
; -1.862 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 4.184      ; 5.950      ;
; -1.796 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 4.211      ; 5.910      ;
; -1.791 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 4.211      ; 5.901      ;
; -1.763 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 4.180      ; 5.845      ;
; -1.748 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 4.366      ; 5.898      ;
; -1.721 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 4.209      ; 5.833      ;
; -1.505 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 4.366      ; 6.155      ;
; -1.493 ; CPUControl:inst4|ir[2]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 0.122      ; 1.677      ;
; -1.489 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 4.184      ; 6.077      ;
; -1.474 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 4.211      ; 6.088      ;
; -1.468 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 4.211      ; 6.078      ;
; -1.467 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 4.180      ; 6.049      ;
; -1.450 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 4.209      ; 6.062      ;
; -1.439 ; CPUControl:inst4|ir[3]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 0.126      ; 1.627      ;
; -1.427 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 4.367      ; 6.073      ;
; -1.122 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|ir[1] ; 0.500        ; 1.357      ; 2.041      ;
; -0.658 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|ir[1] ; 1.000        ; 1.357      ; 2.077      ;
; -0.554 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|ir[1] ; 0.500        ; 1.357      ; 1.473      ;
; -0.020 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|ir[1] ; 1.000        ; 1.357      ; 1.439      ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                             ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -1.936 ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 1.000        ; -0.056     ; 2.879      ;
; -1.881 ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.00011        ; clk                          ; clk         ; 1.000        ; -0.674     ; 2.206      ;
; -1.759 ; CPUControl:inst4|state.10010              ; CPUControl:inst4|state.00001        ; clk                          ; clk         ; 1.000        ; -0.097     ; 2.661      ;
; -1.654 ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.01000        ; clk                          ; clk         ; 1.000        ; -0.674     ; 1.979      ;
; -1.584 ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 2.028      ; 4.601      ;
; -1.508 ; CPUControl:inst4|values_data[3]           ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -1.229     ; 0.768      ;
; -1.498 ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.10000        ; clk                          ; clk         ; 1.000        ; -0.138     ; 2.359      ;
; -1.357 ; CPUControl:inst4|values_data[0]           ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -1.230     ; 0.616      ;
; -1.355 ; CPUControl:inst4|values_data[2]           ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -1.231     ; 0.613      ;
; -1.355 ; CPUControl:inst4|values_data[4]           ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -1.228     ; 0.616      ;
; -1.353 ; CPUControl:inst4|values_data[6]           ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -1.228     ; 0.614      ;
; -1.352 ; CPUControl:inst4|values_data[5]           ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -1.227     ; 0.614      ;
; -1.345 ; CPUControl:inst4|values_data[1]           ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -1.231     ; 0.603      ;
; -1.301 ; CPUControl:inst4|values_data[7]           ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -1.175     ; 0.615      ;
; -1.158 ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 1.963      ; 4.110      ;
; -1.154 ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 1.470      ; 3.613      ;
; -1.141 ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.00101        ; clk                          ; clk         ; 1.000        ; -0.044     ; 2.096      ;
; -1.130 ; CPUControl:inst4|values_data[3]           ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -1.351     ; 0.768      ;
; -1.114 ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 1.000        ; -0.056     ; 2.057      ;
; -1.089 ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 2.020      ; 4.098      ;
; -1.046 ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 2.024      ; 4.059      ;
; -1.044 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.338      ; 1.871      ;
; -1.044 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.338      ; 1.871      ;
; -1.044 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.338      ; 1.871      ;
; -1.044 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.338      ; 1.871      ;
; -1.044 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.338      ; 1.871      ;
; -1.044 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.338      ; 1.871      ;
; -1.044 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.338      ; 1.871      ;
; -1.036 ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 1.959      ; 3.984      ;
; -1.015 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.286      ; 1.790      ;
; -1.015 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.286      ; 1.790      ;
; -1.015 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.286      ; 1.790      ;
; -1.015 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.286      ; 1.790      ;
; -1.015 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.286      ; 1.790      ;
; -1.015 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.286      ; 1.790      ;
; -1.015 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.286      ; 1.790      ;
; -1.008 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.339      ; 1.836      ;
; -0.985 ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 2.016      ; 3.990      ;
; -0.979 ; CPUControl:inst4|values_data[0]           ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -1.352     ; 0.616      ;
; -0.979 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.287      ; 1.755      ;
; -0.977 ; CPUControl:inst4|values_data[2]           ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -1.353     ; 0.613      ;
; -0.977 ; CPUControl:inst4|values_data[4]           ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -1.350     ; 0.616      ;
; -0.975 ; CPUControl:inst4|values_data[6]           ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -1.350     ; 0.614      ;
; -0.974 ; CPUControl:inst4|values_data[5]           ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -1.349     ; 0.614      ;
; -0.967 ; CPUControl:inst4|values_data[1]           ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -1.353     ; 0.603      ;
; -0.961 ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 2.028      ; 3.978      ;
; -0.926 ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 1.466      ; 3.381      ;
; -0.924 ; CPUControl:inst4|state.00110              ; CPUControl:inst4|state.00111        ; clk                          ; clk         ; 1.000        ; -0.674     ; 1.249      ;
; -0.923 ; CPUControl:inst4|values_data[7]           ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -1.297     ; 0.615      ;
; -0.922 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -0.040     ; 1.871      ;
; -0.922 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -0.040     ; 1.871      ;
; -0.922 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -0.040     ; 1.871      ;
; -0.922 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -0.040     ; 1.871      ;
; -0.922 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -0.040     ; 1.871      ;
; -0.922 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -0.040     ; 1.871      ;
; -0.922 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -0.040     ; 1.871      ;
; -0.886 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -0.039     ; 1.836      ;
; -0.742 ; CPUControl:inst4|state.00101              ; CPUControl:inst4|state.00110        ; clk                          ; clk         ; 1.000        ; -0.044     ; 1.697      ;
; -0.691 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|ir[1]       ; clk         ; 0.500        ; 2.701      ; 3.881      ;
; -0.667 ; CPUControl:inst4|state.00001              ; CPUControl:inst4|state.00010        ; clk                          ; clk         ; 1.000        ; -0.038     ; 1.628      ;
; -0.663 ; CPUControl:inst4|state.00011              ; CPUControl:inst4|state.00100        ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 3.251      ; 4.616      ;
; -0.662 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; 0.500        ; 3.251      ; 4.402      ;
; -0.584 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[1]       ; clk         ; 0.500        ; 3.194      ; 4.267      ;
; -0.561 ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.01000        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 1.288      ; 2.838      ;
; -0.561 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; 0.500        ; 3.259      ; 4.309      ;
; -0.540 ; CPUControl:inst4|state.00000              ; CPUControl:inst4|state.00001        ; CPUControl:inst4|state.00000 ; clk         ; 0.500        ; 3.226      ; 4.468      ;
; -0.451 ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 1.838      ; 3.278      ;
; -0.441 ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 2.024      ; 3.454      ;
; -0.413 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[1]       ; clk         ; 0.500        ; 3.259      ; 4.161      ;
; -0.409 ; CPUControl:inst4|state.00011              ; CPUControl:inst4|state.00100        ; CPUControl:inst4|state.00011 ; clk         ; 1.000        ; 3.251      ; 4.862      ;
; -0.388 ; CPUControl:inst4|state.01010              ; CPUControl:inst4|state.01011        ; clk                          ; clk         ; 1.000        ; -0.336     ; 1.051      ;
; -0.372 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 3.259      ; 4.620      ;
; -0.362 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 3.194      ; 4.545      ;
; -0.289 ; CPUControl:inst4|state.10000              ; CPUControl:inst4|state.10001        ; clk                          ; clk         ; 1.000        ; -0.017     ; 1.271      ;
; -0.283 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 3.251      ; 4.523      ;
; -0.254 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 2.701      ; 3.944      ;
; -0.222 ; CPUControl:inst4|state.01000              ; CPUControl:inst4|state.00111        ; clk                          ; clk         ; 1.000        ; -0.072     ; 1.149      ;
; -0.171 ; CPUControl:inst4|state.10001              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 1.000        ; -0.060     ; 1.110      ;
; -0.144 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 3.259      ; 4.392      ;
; -0.075 ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.01010        ; clk                          ; clk         ; 1.000        ; -0.056     ; 1.018      ;
; -0.047 ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[0]       ; clk         ; 0.500        ; 3.251      ; 3.787      ;
; -0.036 ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 1.846      ; 2.871      ;
; -0.030 ; CPUControl:inst4|state.00000              ; CPUControl:inst4|state.00001        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 3.226      ; 4.458      ;
; 0.031  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[0]       ; clk         ; 0.500        ; 3.194      ; 3.652      ;
; 0.081  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[0]       ; clk         ; 0.500        ; 3.259      ; 3.667      ;
; 0.089  ; CPUControl:inst4|state.01011              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 1.000        ; 0.097      ; 1.007      ;
; 0.130  ; CPUControl:inst4|state.00111              ; CPUControl:inst4|state.01010        ; clk                          ; clk         ; 1.000        ; 0.458      ; 1.327      ;
; 0.304  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[0]       ; clk         ; 1.000        ; 3.259      ; 3.944      ;
; 0.314  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[0]       ; clk         ; 1.000        ; 3.194      ; 3.869      ;
; 0.393  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[0]       ; clk         ; 1.000        ; 3.251      ; 3.847      ;
; 0.445  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[0]       ; clk         ; 0.500        ; 3.259      ; 3.303      ;
; 0.762  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[0]       ; clk         ; 1.000        ; 3.259      ; 3.486      ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CPUControl:inst4|values_ram_clk'                                                                                                                                                                                                      ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                       ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; -0.898 ; CPUControl:inst4|values_data[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.646     ; 0.782      ;
; -0.898 ; CPUControl:inst4|values_data[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.646     ; 0.782      ;
; -0.891 ; CPUControl:inst4|values_data[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.649     ; 0.772      ;
; -0.888 ; CPUControl:inst4|values_data[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.649     ; 0.769      ;
; -0.882 ; CPUControl:inst4|values_data[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.647     ; 0.765      ;
; -0.872 ; CPUControl:inst4|values_data[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.645     ; 0.757      ;
; -0.870 ; CPUControl:inst4|values_data[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.648     ; 0.752      ;
; -0.817 ; CPUControl:inst4|values_data[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.594     ; 0.753      ;
; -0.654 ; CPUControl:inst4|ew_ram_values  ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_we_reg       ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; 0.665      ; 2.349      ;
; -0.621 ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.890     ; 0.761      ;
; -0.610 ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.890     ; 0.750      ;
; -0.520 ; CPUControl:inst4|values_data[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.768     ; 0.782      ;
; -0.520 ; CPUControl:inst4|values_data[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.768     ; 0.782      ;
; -0.513 ; CPUControl:inst4|values_data[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.771     ; 0.772      ;
; -0.510 ; CPUControl:inst4|values_data[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.771     ; 0.769      ;
; -0.504 ; CPUControl:inst4|values_data[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.769     ; 0.765      ;
; -0.494 ; CPUControl:inst4|values_data[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.767     ; 0.757      ;
; -0.492 ; CPUControl:inst4|values_data[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.770     ; 0.752      ;
; -0.439 ; CPUControl:inst4|values_data[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.716     ; 0.753      ;
; -0.438 ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.707     ; 0.761      ;
; -0.434 ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.729     ; 0.735      ;
; -0.427 ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.707     ; 0.750      ;
; -0.425 ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.729     ; 0.726      ;
; -0.418 ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.727     ; 0.721      ;
; -0.409 ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.700     ; 0.739      ;
; -0.409 ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.700     ; 0.739      ;
; -0.388 ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.697     ; 0.721      ;
; -0.375 ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.644     ; 0.761      ;
; -0.364 ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.644     ; 0.750      ;
; -0.251 ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.546     ; 0.735      ;
; -0.242 ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.546     ; 0.726      ;
; -0.235 ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.544     ; 0.721      ;
; -0.226 ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.517     ; 0.739      ;
; -0.226 ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.517     ; 0.739      ;
; -0.205 ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.514     ; 0.721      ;
; -0.188 ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.483     ; 0.735      ;
; -0.179 ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.483     ; 0.726      ;
; -0.172 ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.481     ; 0.721      ;
; -0.163 ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.454     ; 0.739      ;
; -0.163 ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.454     ; 0.739      ;
; -0.142 ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.451     ; 0.721      ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                             ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.259 ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[0]       ; clk         ; 0.000        ; 3.383      ; 3.325      ;
; 0.073  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[0]       ; clk         ; -0.500       ; 3.383      ; 3.157      ;
; 0.117  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[0]       ; clk         ; 0.000        ; 3.375      ; 3.693      ;
; 0.185  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[0]       ; clk         ; 0.000        ; 3.315      ; 3.701      ;
; 0.188  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[0]       ; clk         ; 0.000        ; 3.383      ; 3.772      ;
; 0.316  ; CPUControl:inst4|state.00111              ; CPUControl:inst4|state.01010        ; clk                          ; clk         ; 0.000        ; 0.682      ; 1.169      ;
; 0.360  ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 2.026      ; 2.587      ;
; 0.414  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[0]       ; clk         ; -0.500       ; 3.383      ; 3.498      ;
; 0.437  ; CPUControl:inst4|state.01011              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 0.000        ; 0.336      ; 0.944      ;
; 0.463  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[0]       ; clk         ; -0.500       ; 3.315      ; 3.479      ;
; 0.525  ; CPUControl:inst4|state.00000              ; CPUControl:inst4|state.00001        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 3.349      ; 4.288      ;
; 0.560  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[0]       ; clk         ; -0.500       ; 3.375      ; 3.636      ;
; 0.612  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 3.383      ; 4.196      ;
; 0.692  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 2.197      ; 3.090      ;
; 0.699  ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.01010        ; clk                          ; clk         ; 0.000        ; 0.072      ; 0.942      ;
; 0.708  ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 2.018      ; 2.927      ;
; 0.727  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 3.383      ; 4.311      ;
; 0.767  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 3.375      ; 4.343      ;
; 0.778  ; CPUControl:inst4|state.10001              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 0.000        ; 0.068      ; 1.017      ;
; 0.785  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 2.801      ; 3.787      ;
; 0.835  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 3.315      ; 4.351      ;
; 0.845  ; CPUControl:inst4|state.01000              ; CPUControl:inst4|state.00111        ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.088      ;
; 0.887  ; CPUControl:inst4|state.00011              ; CPUControl:inst4|state.00100        ; CPUControl:inst4|state.00011 ; clk         ; 0.000        ; 3.375      ; 4.676      ;
; 0.894  ; CPUControl:inst4|state.10000              ; CPUControl:inst4|state.10001        ; clk                          ; clk         ; 0.000        ; 0.142      ; 1.207      ;
; 0.896  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[1]       ; clk         ; -0.500       ; 3.383      ; 3.980      ;
; 0.908  ; CPUControl:inst4|state.01010              ; CPUControl:inst4|state.01011        ; clk                          ; clk         ; 0.000        ; -0.097     ; 0.982      ;
; 0.939  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 2.197      ; 3.337      ;
; 0.943  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; -0.500       ; 3.383      ; 4.027      ;
; 1.036  ; CPUControl:inst4|state.00000              ; CPUControl:inst4|state.00001        ; CPUControl:inst4|state.00000 ; clk         ; -0.500       ; 3.349      ; 4.299      ;
; 1.042  ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.01000        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 1.444      ; 2.687      ;
; 1.052  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[1]       ; clk         ; -0.500       ; 3.315      ; 4.068      ;
; 1.149  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; -0.500       ; 3.375      ; 4.225      ;
; 1.150  ; CPUControl:inst4|state.00011              ; CPUControl:inst4|state.00100        ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 3.375      ; 4.439      ;
; 1.161  ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 2.201      ; 3.563      ;
; 1.203  ; CPUControl:inst4|state.00001              ; CPUControl:inst4|state.00010        ; clk                          ; clk         ; 0.000        ; 0.089      ; 1.463      ;
; 1.224  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|ir[1]       ; clk         ; -0.500       ; 2.801      ; 3.726      ;
; 1.235  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 1.615      ; 3.051      ;
; 1.344  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 2.129      ; 3.674      ;
; 1.359  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.206      ; 1.766      ;
; 1.365  ; CPUControl:inst4|values_data[7]           ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -1.004     ; 0.562      ;
; 1.395  ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 2.201      ; 3.797      ;
; 1.396  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.205      ; 1.802      ;
; 1.396  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.205      ; 1.802      ;
; 1.396  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.205      ; 1.802      ;
; 1.396  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.205      ; 1.802      ;
; 1.396  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.205      ; 1.802      ;
; 1.396  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.205      ; 1.802      ;
; 1.396  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.205      ; 1.802      ;
; 1.410  ; CPUControl:inst4|state.00101              ; CPUControl:inst4|state.00110        ; clk                          ; clk         ; 0.000        ; 0.044      ; 1.625      ;
; 1.412  ; CPUControl:inst4|values_data[1]           ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -1.058     ; 0.555      ;
; 1.414  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 2.189      ; 3.804      ;
; 1.415  ; CPUControl:inst4|values_data[5]           ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -1.054     ; 0.562      ;
; 1.415  ; CPUControl:inst4|values_data[6]           ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -1.055     ; 0.561      ;
; 1.417  ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 1.619      ; 3.237      ;
; 1.419  ; CPUControl:inst4|values_data[2]           ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -1.058     ; 0.562      ;
; 1.419  ; CPUControl:inst4|values_data[4]           ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -1.056     ; 0.564      ;
; 1.420  ; CPUControl:inst4|values_data[0]           ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -1.058     ; 0.563      ;
; 1.423  ; CPUControl:inst4|state.00110              ; CPUControl:inst4|state.00111        ; clk                          ; clk         ; 0.000        ; -0.450     ; 1.144      ;
; 1.443  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.531      ; 1.675      ;
; 1.444  ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 2.133      ; 3.778      ;
; 1.472  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.593      ; 1.766      ;
; 1.480  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.530      ; 1.711      ;
; 1.480  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.530      ; 1.711      ;
; 1.480  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.530      ; 1.711      ;
; 1.480  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.530      ; 1.711      ;
; 1.480  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.530      ; 1.711      ;
; 1.480  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.530      ; 1.711      ;
; 1.480  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.530      ; 1.711      ;
; 1.509  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.592      ; 1.802      ;
; 1.509  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.592      ; 1.802      ;
; 1.509  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.592      ; 1.802      ;
; 1.509  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.592      ; 1.802      ;
; 1.509  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.592      ; 1.802      ;
; 1.509  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.592      ; 1.802      ;
; 1.509  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.592      ; 1.802      ;
; 1.531  ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 2.193      ; 3.925      ;
; 1.574  ; CPUControl:inst4|values_data[3]           ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -1.056     ; 0.719      ;
; 1.620  ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 0.000        ; 0.072      ; 1.863      ;
; 1.695  ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.00101        ; clk                          ; clk         ; 0.000        ; 0.044      ; 1.910      ;
; 1.748  ; CPUControl:inst4|values_data[7]           ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -0.887     ; 0.562      ;
; 1.795  ; CPUControl:inst4|values_data[1]           ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -0.941     ; 0.555      ;
; 1.798  ; CPUControl:inst4|values_data[5]           ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -0.937     ; 0.562      ;
; 1.798  ; CPUControl:inst4|values_data[6]           ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -0.938     ; 0.561      ;
; 1.802  ; CPUControl:inst4|values_data[2]           ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -0.941     ; 0.562      ;
; 1.802  ; CPUControl:inst4|values_data[4]           ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -0.939     ; 0.564      ;
; 1.803  ; CPUControl:inst4|values_data[0]           ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -0.941     ; 0.563      ;
; 1.957  ; CPUControl:inst4|values_data[3]           ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -0.939     ; 0.719      ;
; 2.051  ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.10000        ; clk                          ; clk         ; 0.000        ; 0.021      ; 2.243      ;
; 2.092  ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.01000        ; clk                          ; clk         ; 0.000        ; -0.450     ; 1.813      ;
; 2.254  ; CPUControl:inst4|state.10010              ; CPUControl:inst4|state.00001        ; clk                          ; clk         ; 0.000        ; 0.030      ; 2.455      ;
; 2.319  ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 0.000        ; 0.072      ; 2.562      ;
; 2.356  ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.00011        ; clk                          ; clk         ; 0.000        ; -0.450     ; 2.077      ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CPUControl:inst4|ir[1]'                                                                                                                                ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                   ; Launch Clock                 ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+
; -0.051 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|ir[1] ; 0.000        ; 1.413      ; 1.382      ;
; 0.482  ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|ir[1] ; -0.500       ; 1.413      ; 1.415      ;
; 0.582  ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|ir[1] ; 0.000        ; 1.413      ; 1.995      ;
; 1.028  ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|ir[1] ; -0.500       ; 1.413      ; 1.961      ;
; 1.058  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 4.549      ; 5.840      ;
; 1.137  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 4.549      ; 5.919      ;
; 1.182  ; CPUControl:inst4|ir[3]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 0.231      ; 1.433      ;
; 1.187  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 4.386      ; 5.806      ;
; 1.222  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 4.388      ; 5.843      ;
; 1.223  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 4.356      ; 5.812      ;
; 1.227  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 4.359      ; 5.819      ;
; 1.232  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 4.388      ; 5.853      ;
; 1.261  ; CPUControl:inst4|ir[2]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 0.227      ; 1.508      ;
; 1.310  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 4.359      ; 5.902      ;
; 1.387  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 4.549      ; 5.669      ;
; 1.462  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 4.386      ; 5.581      ;
; 1.514  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 4.549      ; 5.796      ;
; 1.530  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 4.356      ; 5.619      ;
; 1.551  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 4.388      ; 5.672      ;
; 1.561  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 4.388      ; 5.682      ;
; 1.601  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 4.359      ; 5.693      ;
; 1.790  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 4.359      ; 5.882      ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CPUControl:inst4|values_ram_clk'                                                                                                                                                                                                      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                       ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; 0.548 ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.101     ; 0.668      ;
; 0.569 ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.130     ; 0.660      ;
; 0.570 ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.105     ; 0.686      ;
; 0.571 ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.104     ; 0.688      ;
; 0.579 ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.132     ; 0.668      ;
; 0.591 ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.132     ; 0.680      ;
; 0.634 ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.187     ; 0.668      ;
; 0.655 ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.216     ; 0.660      ;
; 0.656 ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.191     ; 0.686      ;
; 0.657 ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.190     ; 0.688      ;
; 0.665 ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.218     ; 0.668      ;
; 0.677 ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.218     ; 0.680      ;
; 0.748 ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.287     ; 0.682      ;
; 0.762 ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.288     ; 0.695      ;
; 0.810 ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.363     ; 0.668      ;
; 0.831 ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.392     ; 0.660      ;
; 0.832 ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.367     ; 0.686      ;
; 0.833 ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.366     ; 0.688      ;
; 0.834 ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.373     ; 0.682      ;
; 0.841 ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.394     ; 0.668      ;
; 0.845 ; CPUControl:inst4|ew_ram_values  ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_we_reg       ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; 0.988      ; 2.054      ;
; 0.848 ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.374     ; 0.695      ;
; 0.851 ; CPUControl:inst4|values_data[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.381     ; 0.691      ;
; 0.853 ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.394     ; 0.680      ;
; 0.894 ; CPUControl:inst4|values_data[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.430     ; 0.685      ;
; 0.898 ; CPUControl:inst4|values_data[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.434     ; 0.685      ;
; 0.902 ; CPUControl:inst4|values_data[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.432     ; 0.691      ;
; 0.910 ; CPUControl:inst4|values_data[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.434     ; 0.697      ;
; 0.917 ; CPUControl:inst4|values_data[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.434     ; 0.704      ;
; 0.918 ; CPUControl:inst4|values_data[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.431     ; 0.708      ;
; 0.920 ; CPUControl:inst4|values_data[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.432     ; 0.709      ;
; 1.010 ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.549     ; 0.682      ;
; 1.024 ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.550     ; 0.695      ;
; 1.234 ; CPUControl:inst4|values_data[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.264     ; 0.691      ;
; 1.277 ; CPUControl:inst4|values_data[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.313     ; 0.685      ;
; 1.281 ; CPUControl:inst4|values_data[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.317     ; 0.685      ;
; 1.285 ; CPUControl:inst4|values_data[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.315     ; 0.691      ;
; 1.293 ; CPUControl:inst4|values_data[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.317     ; 0.697      ;
; 1.300 ; CPUControl:inst4|values_data[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.317     ; 0.704      ;
; 1.301 ; CPUControl:inst4|values_data[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.314     ; 0.708      ;
; 1.303 ; CPUControl:inst4|values_data[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.315     ; 0.709      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CPUControl:inst4|state.00000'                                                                                                                            ;
+-------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                         ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.702 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ew_ram_values  ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -0.200     ; 0.532      ;
; 0.703 ; CPUControl:inst4|state.00110        ; CPUControl:inst4|reg_selector   ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -0.129     ; 0.604      ;
; 0.821 ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|values_data[1] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.353      ; 2.204      ;
; 0.837 ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|values_data[0] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.352      ; 2.219      ;
; 0.841 ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|values_data[5] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.349      ; 2.220      ;
; 0.855 ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|values_data[4] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.350      ; 2.235      ;
; 0.869 ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|values_data[6] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.350      ; 2.249      ;
; 0.877 ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|values_data[3] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.351      ; 2.258      ;
; 0.878 ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|values_data[7] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.297      ; 2.205      ;
; 0.882 ; CPUControl:inst4|ip[7]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.057      ; 0.939      ;
; 0.884 ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|values_data[2] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.353      ; 2.267      ;
; 1.135 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[2] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.241      ; 2.406      ;
; 1.226 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.051      ; 1.277      ;
; 1.229 ; CPUControl:inst4|ip[6]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.056      ; 1.285      ;
; 1.246 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[7] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.186      ; 2.462      ;
; 1.286 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.224      ; 1.510      ;
; 1.307 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[1] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.241      ; 2.578      ;
; 1.323 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[0] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.240      ; 2.593      ;
; 1.324 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 4.303      ; 5.840      ;
; 1.328 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[5] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.237      ; 2.595      ;
; 1.342 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.223      ; 1.565      ;
; 1.343 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[4] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.238      ; 2.611      ;
; 1.352 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[6] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.238      ; 2.620      ;
; 1.359 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[3] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 1.239      ; 2.628      ;
; 1.369 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.057      ; 1.426      ;
; 1.371 ; CPUControl:inst4|ip[6]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.057      ; 1.428      ;
; 1.379 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[0]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.050      ; 1.429      ;
; 1.403 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 4.303      ; 5.919      ;
; 1.420 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[1]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.615      ; 2.065      ;
; 1.453 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 4.140      ; 5.806      ;
; 1.454 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[1]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.232      ; 1.686      ;
; 1.454 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.233      ; 1.687      ;
; 1.488 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 4.142      ; 5.843      ;
; 1.489 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 4.110      ; 5.812      ;
; 1.493 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 4.113      ; 5.819      ;
; 1.494 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.050      ; 1.544      ;
; 1.498 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 4.142      ; 5.853      ;
; 1.502 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.241      ; 1.743      ;
; 1.503 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[4]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.616      ; 2.149      ;
; 1.521 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[1]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.057      ; 1.578      ;
; 1.523 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.057      ; 1.580      ;
; 1.534 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.224      ; 1.758      ;
; 1.538 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[7]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.607      ; 2.175      ;
; 1.543 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[6]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.606      ; 2.179      ;
; 1.561 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.232      ; 1.793      ;
; 1.569 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.231      ; 1.800      ;
; 1.570 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[3]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.614      ; 2.214      ;
; 1.576 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 4.113      ; 5.902      ;
; 1.581 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.223      ; 1.804      ;
; 1.596 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.239      ; 1.835      ;
; 1.629 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.231      ; 1.860      ;
; 1.633 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 4.303      ; 5.669      ;
; 1.648 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.048      ; 1.696      ;
; 1.673 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.042      ; 1.715      ;
; 1.708 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 4.140      ; 5.581      ;
; 1.714 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.059      ; 1.773      ;
; 1.723 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.051      ; 1.774      ;
; 1.740 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.050      ; 1.790      ;
; 1.748 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.047      ; 1.795      ;
; 1.750 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.059      ; 1.809      ;
; 1.760 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 4.303      ; 5.796      ;
; 1.773 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[0]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.433      ; 2.236      ;
; 1.776 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 4.110      ; 5.619      ;
; 1.797 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 4.142      ; 5.672      ;
; 1.807 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 4.142      ; 5.682      ;
; 1.808 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[5]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.434      ; 2.272      ;
; 1.816 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.058      ; 1.874      ;
; 1.833 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[2]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.425      ; 2.288      ;
; 1.837 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; -0.125     ; 1.712      ;
; 1.842 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.049      ; 1.891      ;
; 1.847 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.049      ; 1.896      ;
; 1.847 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 4.113      ; 5.693      ;
; 1.877 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.056      ; 1.933      ;
; 1.929 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; -0.123     ; 1.806      ;
; 1.955 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.048      ; 2.003      ;
; 2.031 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; -0.124     ; 1.907      ;
; 2.035 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; -0.133     ; 1.902      ;
; 2.036 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 4.113      ; 5.882      ;
; 2.796 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[0]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -1.896     ; 0.930      ;
; 2.798 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[1]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -1.891     ; 0.937      ;
; 2.894 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[2]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -1.991     ; 0.933      ;
; 2.901 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[3]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -1.995     ; 0.936      ;
; 3.087 ; CPUControl:inst4|state.10001        ; CPUControl:inst4|values_ram_clk ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -2.404     ; 0.713      ;
+-------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CPUControl:inst4|ir[0]'                                                                                                                     ;
+-------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                         ; Launch Clock                 ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+
; 1.241 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 4.366      ; 5.840      ;
; 1.320 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 4.366      ; 5.919      ;
; 1.370 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 4.203      ; 5.806      ;
; 1.405 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 4.205      ; 5.843      ;
; 1.406 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 4.173      ; 5.812      ;
; 1.410 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 4.176      ; 5.819      ;
; 1.415 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 4.205      ; 5.853      ;
; 1.493 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 4.176      ; 5.902      ;
; 1.570 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 4.366      ; 5.669      ;
; 1.645 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 4.203      ; 5.581      ;
; 1.697 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 4.366      ; 5.796      ;
; 1.713 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 4.173      ; 5.619      ;
; 1.734 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 4.205      ; 5.672      ;
; 1.744 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 4.205      ; 5.682      ;
; 1.784 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 4.176      ; 5.693      ;
; 1.973 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 4.176      ; 5.882      ;
+-------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CPUControl:inst4|state.00011'                                                                                                            ;
+-------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                         ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+
; 1.443 ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|values_data[1] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.231      ; 2.204      ;
; 1.459 ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|values_data[0] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.230      ; 2.219      ;
; 1.463 ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|values_data[5] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.227      ; 2.220      ;
; 1.477 ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|values_data[4] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.228      ; 2.235      ;
; 1.491 ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|values_data[6] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.228      ; 2.249      ;
; 1.499 ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|values_data[3] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.229      ; 2.258      ;
; 1.500 ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|values_data[7] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.175      ; 2.205      ;
; 1.506 ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|values_data[2] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.231      ; 2.267      ;
; 1.581 ; CPUControl:inst4|state.00110        ; CPUControl:inst4|reg_selector   ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; -0.507     ; 0.604      ;
; 1.757 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[2] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.119      ; 2.406      ;
; 1.868 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[7] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.064      ; 2.462      ;
; 1.929 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[1] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.119      ; 2.578      ;
; 1.945 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[0] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.118      ; 2.593      ;
; 1.950 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[5] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.115      ; 2.595      ;
; 1.965 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[4] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.116      ; 2.611      ;
; 1.974 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[6] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.116      ; 2.620      ;
; 1.981 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[3] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 1.117      ; 2.628      ;
; 2.023 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ew_reg         ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; -0.463     ; 1.090      ;
; 2.058 ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ew_reg         ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; -0.455     ; 1.133      ;
+-------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CPUControl:inst4|state.00000    ; -1.419 ; -27.178       ;
; CPUControl:inst4|ir[0]          ; -1.343 ; -8.600        ;
; CPUControl:inst4|ir[1]          ; -1.259 ; -8.320        ;
; CPUControl:inst4|state.00011    ; -1.224 ; -10.076       ;
; clk                             ; -0.703 ; -8.118        ;
; CPUControl:inst4|values_ram_clk ; -0.425 ; -0.446        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -0.442 ; -1.104        ;
; CPUControl:inst4|ir[1]          ; -0.044 ; -0.044        ;
; CPUControl:inst4|values_ram_clk ; 0.256  ; 0.000         ;
; CPUControl:inst4|state.00000    ; 0.332  ; 0.000         ;
; CPUControl:inst4|ir[0]          ; 0.357  ; 0.000         ;
; CPUControl:inst4|state.00011    ; 0.843  ; 0.000         ;
+---------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -3.000 ; -25.993       ;
; CPUControl:inst4|values_ram_clk ; -1.000 ; -3.000        ;
; CPUControl:inst4|state.00000    ; 0.291  ; 0.000         ;
; CPUControl:inst4|state.00011    ; 0.308  ; 0.000         ;
; CPUControl:inst4|ir[0]          ; 0.370  ; 0.000         ;
; CPUControl:inst4|ir[1]          ; 0.385  ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CPUControl:inst4|state.00000'                                                                                                                            ;
+--------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                         ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.419 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[3]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -1.357     ; 0.525      ;
; -1.417 ; CPUControl:inst4|state.10001        ; CPUControl:inst4|values_ram_clk ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -1.550     ; 0.415      ;
; -1.408 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 2.327      ; 3.702      ;
; -1.406 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[2]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -1.353     ; 0.522      ;
; -1.340 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[1]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -1.306     ; 0.525      ;
; -1.338 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[0]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -1.311     ; 0.518      ;
; -1.192 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 2.421      ; 3.715      ;
; -1.110 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 2.420      ; 3.632      ;
; -1.107 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 2.342      ; 3.613      ;
; -1.107 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 2.327      ; 3.598      ;
; -1.094 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 2.342      ; 3.599      ;
; -1.052 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 2.340      ; 3.555      ;
; -1.050 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.500        ; 2.324      ; 3.537      ;
; -0.838 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.041     ; 1.289      ;
; -0.836 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ew_ram_values  ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -0.557     ; 0.300      ;
; -0.811 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.132     ; 1.226      ;
; -0.796 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.127     ; 1.221      ;
; -0.782 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.036     ; 1.232      ;
; -0.777 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.040     ; 1.229      ;
; -0.775 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.034     ; 1.226      ;
; -0.764 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.040     ; 1.218      ;
; -0.735 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.126     ; 1.161      ;
; -0.725 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[1] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.527      ; 1.599      ;
; -0.714 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.033     ; 1.166      ;
; -0.703 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.039     ; 1.158      ;
; -0.662 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.128     ; 1.086      ;
; -0.658 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.042     ; 1.108      ;
; -0.644 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[2]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.173      ; 1.354      ;
; -0.630 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.041     ; 1.083      ;
; -0.625 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[5]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.178      ; 1.345      ;
; -0.612 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[3]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.269      ; 1.357      ;
; -0.611 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.025     ; 1.138      ;
; -0.608 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.030     ; 1.130      ;
; -0.607 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.061      ; 1.160      ;
; -0.598 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.056      ; 1.146      ;
; -0.597 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.066      ; 1.149      ;
; -0.594 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[0]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.178      ; 1.315      ;
; -0.594 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.061      ; 1.141      ;
; -0.589 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[6]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.264      ; 1.335      ;
; -0.579 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.062      ; 1.135      ;
; -0.576 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.057      ; 1.127      ;
; -0.571 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.035     ; 1.083      ;
; -0.553 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[7]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.265      ; 1.302      ;
; -0.552 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[3] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.525      ; 1.613      ;
; -0.544 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.068      ; 1.097      ;
; -0.542 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[1]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.063      ; 1.091      ;
; -0.541 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[6] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.524      ; 1.606      ;
; -0.540 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[4]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.271      ; 1.286      ;
; -0.536 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[0] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.527      ; 1.604      ;
; -0.535 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.063      ; 1.083      ;
; -0.506 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.056      ; 1.054      ;
; -0.505 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[1]          ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.271      ; 1.252      ;
; -0.483 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[1]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.034     ; 0.935      ;
; -0.474 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[7] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.494      ; 1.509      ;
; -0.470 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.035     ; 0.921      ;
; -0.461 ; CPUControl:inst4|ip[6]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.033     ; 0.922      ;
; -0.459 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[5] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.522      ; 1.617      ;
; -0.457 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[4] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.524      ; 1.618      ;
; -0.432 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 0.057      ; 0.983      ;
; -0.427 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.035     ; 0.877      ;
; -0.413 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.030     ; 0.930      ;
; -0.412 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 2.327      ; 3.206      ;
; -0.393 ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|values_data[1] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.622      ; 1.362      ;
; -0.360 ; CPUControl:inst4|state.00110        ; CPUControl:inst4|reg_selector   ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; -0.539     ; 0.347      ;
; -0.331 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[0]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.030     ; 0.854      ;
; -0.315 ; CPUControl:inst4|ip[6]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.034     ; 0.773      ;
; -0.296 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[2] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.527      ; 1.460      ;
; -0.236 ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|values_data[7] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.588      ; 1.365      ;
; -0.224 ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|values_data[3] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.620      ; 1.380      ;
; -0.217 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.030     ; 0.739      ;
; -0.213 ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|values_data[6] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.619      ; 1.373      ;
; -0.204 ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|values_data[0] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.622      ; 1.367      ;
; -0.194 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 2.421      ; 3.217      ;
; -0.172 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 2.342      ; 3.178      ;
; -0.171 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 2.420      ; 3.193      ;
; -0.161 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 2.342      ; 3.166      ;
; -0.151 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 2.327      ; 3.142      ;
; -0.126 ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|values_data[5] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.617      ; 1.379      ;
; -0.123 ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|values_data[4] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.619      ; 1.379      ;
; -0.123 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 2.324      ; 3.110      ;
; -0.115 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; 2.340      ; 3.118      ;
; -0.114 ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|values_data[2] ; clk                          ; CPUControl:inst4|state.00000 ; 1.000        ; 0.622      ; 1.373      ;
; -0.074 ; CPUControl:inst4|ip[7]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 1.000        ; -0.034     ; 0.534      ;
+--------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CPUControl:inst4|ir[0]'                                                                                                                     ;
+--------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                         ; Launch Clock                 ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+
; -1.343 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 2.392      ; 3.702      ;
; -1.127 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 2.486      ; 3.715      ;
; -1.045 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 2.485      ; 3.632      ;
; -1.042 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 2.407      ; 3.613      ;
; -1.042 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 2.392      ; 3.598      ;
; -1.029 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 2.407      ; 3.599      ;
; -0.987 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 2.405      ; 3.555      ;
; -0.985 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.500        ; 2.389      ; 3.537      ;
; -0.347 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 2.392      ; 3.206      ;
; -0.129 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 2.486      ; 3.217      ;
; -0.107 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 2.407      ; 3.178      ;
; -0.106 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 2.485      ; 3.193      ;
; -0.096 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 2.407      ; 3.166      ;
; -0.086 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 2.392      ; 3.142      ;
; -0.058 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 2.389      ; 3.110      ;
; -0.050 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 1.000        ; 2.405      ; 3.118      ;
+--------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CPUControl:inst4|ir[1]'                                                                                                                               ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                   ; Launch Clock                 ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+
; -1.259 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 2.476      ; 3.702      ;
; -1.043 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 2.570      ; 3.715      ;
; -0.961 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 2.569      ; 3.632      ;
; -0.958 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 2.491      ; 3.613      ;
; -0.958 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 2.476      ; 3.598      ;
; -0.945 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 2.491      ; 3.599      ;
; -0.903 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 2.489      ; 3.555      ;
; -0.901 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.500        ; 2.473      ; 3.537      ;
; -0.392 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|ir[1] ; 0.500        ; 0.722      ; 1.092      ;
; -0.353 ; CPUControl:inst4|ir[2]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 0.071      ; 0.902      ;
; -0.292 ; CPUControl:inst4|ir[3]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 0.075      ; 0.845      ;
; -0.263 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 2.476      ; 3.206      ;
; -0.045 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 2.570      ; 3.217      ;
; -0.037 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|ir[1] ; 0.500        ; 0.722      ; 0.737      ;
; -0.023 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 2.491      ; 3.178      ;
; -0.022 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 2.569      ; 3.193      ;
; -0.012 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 2.491      ; 3.166      ;
; -0.002 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 2.476      ; 3.142      ;
; 0.026  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 2.473      ; 3.110      ;
; 0.034  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 1.000        ; 2.489      ; 3.118      ;
; 0.132  ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|ir[1] ; 1.000        ; 0.722      ; 1.068      ;
; 0.442  ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|ir[1] ; 1.000        ; 0.722      ; 0.758      ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CPUControl:inst4|state.00011'                                                                                                            ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                         ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+
; -1.224 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[1] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.528      ; 1.599      ;
; -1.121 ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ew_reg         ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; -0.437     ; 0.695      ;
; -1.051 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[3] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.526      ; 1.613      ;
; -1.050 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ew_reg         ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; -0.436     ; 0.625      ;
; -1.040 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[6] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.525      ; 1.606      ;
; -1.035 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[0] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.528      ; 1.604      ;
; -0.973 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[7] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.495      ; 1.509      ;
; -0.958 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[5] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.523      ; 1.617      ;
; -0.956 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[4] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.525      ; 1.618      ;
; -0.923 ; CPUControl:inst4|state.00110        ; CPUControl:inst4|reg_selector   ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; -0.602     ; 0.347      ;
; -0.892 ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|values_data[1] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.623      ; 1.362      ;
; -0.795 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[2] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.528      ; 1.460      ;
; -0.735 ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|values_data[7] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.589      ; 1.365      ;
; -0.723 ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|values_data[3] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.621      ; 1.380      ;
; -0.712 ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|values_data[6] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.620      ; 1.373      ;
; -0.703 ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|values_data[0] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.623      ; 1.367      ;
; -0.625 ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|values_data[5] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.618      ; 1.379      ;
; -0.622 ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|values_data[4] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.620      ; 1.379      ;
; -0.613 ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|values_data[2] ; clk          ; CPUControl:inst4|state.00011 ; 0.500        ; 0.623      ; 1.373      ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                             ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.703 ; CPUControl:inst4|values_data[3]           ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -0.792     ; 0.388      ;
; -0.623 ; CPUControl:inst4|values_data[0]           ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -0.794     ; 0.306      ;
; -0.623 ; CPUControl:inst4|values_data[4]           ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -0.792     ; 0.308      ;
; -0.622 ; CPUControl:inst4|values_data[2]           ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -0.794     ; 0.305      ;
; -0.619 ; CPUControl:inst4|values_data[5]           ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -0.790     ; 0.306      ;
; -0.619 ; CPUControl:inst4|values_data[6]           ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -0.791     ; 0.305      ;
; -0.616 ; CPUControl:inst4|values_data[1]           ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -0.794     ; 0.299      ;
; -0.596 ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 1.000        ; -0.038     ; 1.545      ;
; -0.588 ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.00011        ; clk                          ; clk         ; 1.000        ; -0.402     ; 1.173      ;
; -0.587 ; CPUControl:inst4|values_data[7]           ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; -0.759     ; 0.305      ;
; -0.515 ; CPUControl:inst4|state.10010              ; CPUControl:inst4|state.00001        ; clk                          ; clk         ; 1.000        ; -0.050     ; 1.452      ;
; -0.442 ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.01000        ; clk                          ; clk         ; 1.000        ; -0.402     ; 1.027      ;
; -0.396 ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.10000        ; clk                          ; clk         ; 1.000        ; -0.087     ; 1.296      ;
; -0.288 ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 1.272      ; 2.537      ;
; -0.279 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.155      ; 0.911      ;
; -0.279 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.155      ; 0.911      ;
; -0.279 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.155      ; 0.911      ;
; -0.279 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.155      ; 0.911      ;
; -0.279 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.155      ; 0.911      ;
; -0.279 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.155      ; 0.911      ;
; -0.279 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.155      ; 0.911      ;
; -0.260 ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.156      ; 0.893      ;
; -0.221 ; CPUControl:inst4|state.00011              ; CPUControl:inst4|state.00100        ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 1.920      ; 2.723      ;
; -0.214 ; CPUControl:inst4|values_data[3]           ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -0.803     ; 0.388      ;
; -0.172 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.308      ; 0.957      ;
; -0.172 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.308      ; 0.957      ;
; -0.172 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.308      ; 0.957      ;
; -0.172 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.308      ; 0.957      ;
; -0.172 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.308      ; 0.957      ;
; -0.172 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.308      ; 0.957      ;
; -0.172 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.308      ; 0.957      ;
; -0.163 ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.00101        ; clk                          ; clk         ; 1.000        ; -0.026     ; 1.124      ;
; -0.157 ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; 0.500        ; 0.309      ; 0.943      ;
; -0.149 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[1]       ; clk         ; 0.500        ; 1.880      ; 2.506      ;
; -0.144 ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 1.000        ; -0.038     ; 1.093      ;
; -0.144 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|ir[1]       ; clk         ; 0.500        ; 1.593      ; 2.214      ;
; -0.138 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; 0.500        ; 1.919      ; 2.534      ;
; -0.134 ; CPUControl:inst4|values_data[0]           ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -0.805     ; 0.306      ;
; -0.134 ; CPUControl:inst4|values_data[4]           ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -0.803     ; 0.308      ;
; -0.133 ; CPUControl:inst4|values_data[2]           ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -0.805     ; 0.305      ;
; -0.131 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[1]       ; clk         ; 0.500        ; 1.919      ; 2.527      ;
; -0.130 ; CPUControl:inst4|values_data[5]           ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -0.801     ; 0.306      ;
; -0.130 ; CPUControl:inst4|values_data[6]           ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -0.802     ; 0.305      ;
; -0.127 ; CPUControl:inst4|values_data[1]           ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -0.805     ; 0.299      ;
; -0.098 ; CPUControl:inst4|values_data[7]           ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; -0.770     ; 0.305      ;
; -0.081 ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; 0.500        ; 1.920      ; 2.478      ;
; -0.068 ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.946      ; 1.991      ;
; -0.054 ; CPUControl:inst4|state.00110              ; CPUControl:inst4|state.00111        ; clk                          ; clk         ; 1.000        ; -0.402     ; 0.639      ;
; -0.019 ; CPUControl:inst4|state.00000              ; CPUControl:inst4|state.00001        ; CPUControl:inst4|state.00000 ; clk         ; 0.500        ; 1.906      ; 2.507      ;
; -0.011 ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 1.272      ; 2.260      ;
; -0.007 ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 1.233      ; 2.217      ;
; 0.028  ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 1.273      ; 2.222      ;
; 0.043  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 1.229      ; 2.163      ;
; 0.054  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 1.268      ; 2.191      ;
; 0.059  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.942      ; 1.860      ;
; 0.068  ; CPUControl:inst4|state.00101              ; CPUControl:inst4|state.00110        ; clk                          ; clk         ; 1.000        ; -0.026     ; 0.893      ;
; 0.082  ; CPUControl:inst4|state.00001              ; CPUControl:inst4|state.00010        ; clk                          ; clk         ; 1.000        ; -0.022     ; 0.883      ;
; 0.106  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 1.269      ; 2.140      ;
; 0.205  ; CPUControl:inst4|state.01010              ; CPUControl:inst4|state.01011        ; clk                          ; clk         ; 1.000        ; -0.223     ; 0.559      ;
; 0.247  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[0]       ; clk         ; 0.500        ; 1.880      ; 2.110      ;
; 0.258  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[0]       ; clk         ; 0.500        ; 1.919      ; 2.138      ;
; 0.282  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.262      ; 0.957      ;
; 0.282  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.262      ; 0.957      ;
; 0.282  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.262      ; 0.957      ;
; 0.282  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.262      ; 0.957      ;
; 0.282  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.262      ; 0.957      ;
; 0.282  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.262      ; 0.957      ;
; 0.282  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.262      ; 0.957      ;
; 0.285  ; CPUControl:inst4|state.10000              ; CPUControl:inst4|state.10001        ; clk                          ; clk         ; 1.000        ; -0.005     ; 0.697      ;
; 0.285  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 1.268      ; 1.960      ;
; 0.297  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 0.263      ; 0.943      ;
; 0.315  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[0]       ; clk         ; 0.500        ; 1.920      ; 2.082      ;
; 0.315  ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.01000        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 0.841      ; 1.503      ;
; 0.353  ; CPUControl:inst4|state.10001              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 1.000        ; -0.038     ; 0.596      ;
; 0.356  ; CPUControl:inst4|state.01000              ; CPUControl:inst4|state.00111        ; clk                          ; clk         ; 1.000        ; -0.041     ; 0.590      ;
; 0.367  ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 1.168      ; 1.778      ;
; 0.403  ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.01010        ; clk                          ; clk         ; 1.000        ; -0.038     ; 0.546      ;
; 0.435  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[0]       ; clk         ; 0.500        ; 1.919      ; 1.961      ;
; 0.477  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 1.593      ; 2.093      ;
; 0.525  ; CPUControl:inst4|state.01011              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 1.000        ; 0.079      ; 0.541      ;
; 0.529  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 1.920      ; 2.368      ;
; 0.538  ; CPUControl:inst4|state.00111              ; CPUControl:inst4|state.01010        ; clk                          ; clk         ; 1.000        ; 0.265      ; 0.714      ;
; 0.547  ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 1.167      ; 1.597      ;
; 0.563  ; CPUControl:inst4|state.00011              ; CPUControl:inst4|state.00100        ; CPUControl:inst4|state.00011 ; clk         ; 1.000        ; 1.920      ; 2.439      ;
; 0.597  ; CPUControl:inst4|state.00000              ; CPUControl:inst4|state.00001        ; CPUControl:inst4|state.00000 ; clk         ; 1.000        ; 1.906      ; 2.391      ;
; 0.615  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 1.880      ; 2.242      ;
; 0.615  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 1.919      ; 2.281      ;
; 0.649  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[1]       ; clk         ; 1.000        ; 1.919      ; 2.247      ;
; 0.871  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[0]       ; clk         ; 1.000        ; 1.920      ; 2.026      ;
; 0.957  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[0]       ; clk         ; 1.000        ; 1.880      ; 1.900      ;
; 0.957  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[0]       ; clk         ; 1.000        ; 1.919      ; 1.939      ;
; 1.149  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[0]       ; clk         ; 1.000        ; 1.919      ; 1.747      ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CPUControl:inst4|values_ram_clk'                                                                                                                                                                                                      ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                       ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; -0.425 ; CPUControl:inst4|values_data[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.499     ; 0.435      ;
; -0.424 ; CPUControl:inst4|values_data[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.497     ; 0.436      ;
; -0.422 ; CPUControl:inst4|values_data[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.496     ; 0.435      ;
; -0.420 ; CPUControl:inst4|values_data[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.499     ; 0.430      ;
; -0.410 ; CPUControl:inst4|values_data[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.497     ; 0.422      ;
; -0.409 ; CPUControl:inst4|values_data[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.499     ; 0.419      ;
; -0.407 ; CPUControl:inst4|values_data[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.495     ; 0.421      ;
; -0.378 ; CPUControl:inst4|values_data[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0.500        ; -0.465     ; 0.422      ;
; -0.021 ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.596     ; 0.434      ;
; -0.013 ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.595     ; 0.427      ;
; 0.064  ; CPUControl:inst4|values_data[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.510     ; 0.435      ;
; 0.065  ; CPUControl:inst4|values_data[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.508     ; 0.436      ;
; 0.066  ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.509     ; 0.434      ;
; 0.067  ; CPUControl:inst4|values_data[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.507     ; 0.435      ;
; 0.069  ; CPUControl:inst4|values_data[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.510     ; 0.430      ;
; 0.070  ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.514     ; 0.425      ;
; 0.074  ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.508     ; 0.427      ;
; 0.077  ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.514     ; 0.418      ;
; 0.079  ; CPUControl:inst4|values_data[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.508     ; 0.422      ;
; 0.080  ; CPUControl:inst4|values_data[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.510     ; 0.419      ;
; 0.082  ; CPUControl:inst4|values_data[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.506     ; 0.421      ;
; 0.085  ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.511     ; 0.413      ;
; 0.086  ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.497     ; 0.426      ;
; 0.089  ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.497     ; 0.423      ;
; 0.102  ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.494     ; 0.413      ;
; 0.111  ; CPUControl:inst4|values_data[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.476     ; 0.422      ;
; 0.122  ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.453     ; 0.434      ;
; 0.130  ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.452     ; 0.427      ;
; 0.157  ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.427     ; 0.425      ;
; 0.164  ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.427     ; 0.418      ;
; 0.172  ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.424     ; 0.413      ;
; 0.173  ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.410     ; 0.426      ;
; 0.176  ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.410     ; 0.423      ;
; 0.189  ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.407     ; 0.413      ;
; 0.213  ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.371     ; 0.425      ;
; 0.220  ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.371     ; 0.418      ;
; 0.228  ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.368     ; 0.413      ;
; 0.229  ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.354     ; 0.426      ;
; 0.232  ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.354     ; 0.423      ;
; 0.245  ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; -0.351     ; 0.413      ;
; 0.317  ; CPUControl:inst4|ew_ram_values  ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_we_reg       ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 1.000        ; 0.601      ; 1.293      ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                             ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.442 ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[0]       ; clk         ; 0.000        ; 1.994      ; 1.666      ;
; -0.249 ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[0]       ; clk         ; 0.000        ; 1.953      ; 1.818      ;
; -0.249 ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[0]       ; clk         ; 0.000        ; 1.994      ; 1.859      ;
; -0.164 ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[0]       ; clk         ; 0.000        ; 1.995      ; 1.945      ;
; -0.033 ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 1.272      ; 1.353      ;
; 0.029  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 1.994      ; 2.137      ;
; 0.037  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 1.994      ; 2.145      ;
; 0.078  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 1.953      ; 2.145      ;
; 0.100  ; CPUControl:inst4|state.00000              ; CPUControl:inst4|state.00001        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 1.980      ; 2.299      ;
; 0.103  ; CPUControl:inst4|state.00111              ; CPUControl:inst4|state.01010        ; clk                          ; clk         ; 0.000        ; 0.401      ; 0.588      ;
; 0.133  ; CPUControl:inst4|state.00011              ; CPUControl:inst4|state.00100        ; CPUControl:inst4|state.00011 ; clk         ; 0.000        ; 1.995      ; 2.347      ;
; 0.146  ; CPUControl:inst4|state.01011              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 0.000        ; 0.223      ; 0.453      ;
; 0.158  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 1.367      ; 1.639      ;
; 0.163  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 1.995      ; 2.272      ;
; 0.165  ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 1.273      ; 1.552      ;
; 0.242  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 1.654      ; 2.010      ;
; 0.258  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 1.367      ; 1.739      ;
; 0.270  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[0]       ; clk         ; -0.500       ; 1.994      ; 1.878      ;
; 0.338  ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.01010        ; clk                          ; clk         ; 0.000        ; 0.036      ; 0.458      ;
; 0.348  ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.01000        ; CPUControl:inst4|ir[1]       ; clk         ; 0.000        ; 0.932      ; 1.394      ;
; 0.387  ; CPUControl:inst4|state.10001              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 0.000        ; 0.036      ; 0.507      ;
; 0.390  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[0]       ; clk         ; -0.500       ; 1.995      ; 1.999      ;
; 0.410  ; CPUControl:inst4|state.01000              ; CPUControl:inst4|state.00111        ; clk                          ; clk         ; 0.000        ; 0.041      ; 0.535      ;
; 0.411  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.403      ; 0.928      ;
; 0.412  ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 1.371      ; 1.897      ;
; 0.423  ; CPUControl:inst4|state.10000              ; CPUControl:inst4|state.10001        ; clk                          ; clk         ; 0.000        ; 0.087      ; 0.594      ;
; 0.430  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.402      ; 0.946      ;
; 0.430  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.402      ; 0.946      ;
; 0.430  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.402      ; 0.946      ;
; 0.430  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.402      ; 0.946      ;
; 0.430  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.402      ; 0.946      ;
; 0.430  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.402      ; 0.946      ;
; 0.430  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 0.402      ; 0.946      ;
; 0.434  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[0]       ; clk         ; -0.500       ; 1.994      ; 2.042      ;
; 0.447  ; CPUControl:inst4|ir[0]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[0]       ; clk         ; -0.500       ; 1.953      ; 2.014      ;
; 0.454  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 1.027      ; 1.595      ;
; 0.474  ; CPUControl:inst4|state.01010              ; CPUControl:inst4|state.01011        ; clk                          ; clk         ; 0.000        ; -0.079     ; 0.479      ;
; 0.486  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 1.326      ; 1.926      ;
; 0.562  ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 1.330      ; 2.006      ;
; 0.562  ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 1.371      ; 2.047      ;
; 0.563  ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 1.031      ; 1.708      ;
; 0.567  ; CPUControl:inst4|ir[2]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 1.368      ; 2.049      ;
; 0.615  ; CPUControl:inst4|ir[3]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; 1.372      ; 2.101      ;
; 0.618  ; CPUControl:inst4|state.00001              ; CPUControl:inst4|state.00010        ; clk                          ; clk         ; 0.000        ; 0.051      ; 0.753      ;
; 0.665  ; CPUControl:inst4|state.00101              ; CPUControl:inst4|state.00110        ; clk                          ; clk         ; 0.000        ; 0.026      ; 0.775      ;
; 0.712  ; CPUControl:inst4|state.00000              ; CPUControl:inst4|state.00001        ; CPUControl:inst4|state.00000 ; clk         ; -0.500       ; 1.980      ; 2.411      ;
; 0.742  ; CPUControl:inst4|state.00110              ; CPUControl:inst4|state.00111        ; clk                          ; clk         ; 0.000        ; -0.266     ; 0.560      ;
; 0.746  ; CPUControl:inst4|values_data[7]           ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -0.588     ; 0.272      ;
; 0.754  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ir[1]       ; clk         ; -0.500       ; 1.994      ; 2.362      ;
; 0.770  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ir[1]       ; clk         ; -0.500       ; 1.995      ; 2.379      ;
; 0.776  ; CPUControl:inst4|values_data[1]           ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -0.622     ; 0.268      ;
; 0.776  ; CPUControl:inst4|values_data[5]           ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -0.617     ; 0.273      ;
; 0.777  ; CPUControl:inst4|values_data[6]           ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -0.619     ; 0.272      ;
; 0.780  ; CPUControl:inst4|values_data[2]           ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -0.622     ; 0.272      ;
; 0.780  ; CPUControl:inst4|values_data[4]           ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -0.619     ; 0.275      ;
; 0.781  ; CPUControl:inst4|values_data[0]           ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -0.622     ; 0.273      ;
; 0.814  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.01010        ; CPUControl:inst4|ir[1]       ; clk         ; -0.500       ; 1.994      ; 2.422      ;
; 0.824  ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 0.000        ; 0.036      ; 0.944      ;
; 0.827  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ir[1]       ; clk         ; -0.500       ; 1.953      ; 2.394      ;
; 0.848  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.466      ; 0.928      ;
; 0.856  ; CPUControl:inst4|values_data[3]           ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00000 ; clk         ; 0.000        ; -0.620     ; 0.350      ;
; 0.859  ; CPUControl:inst4|ir[1]                    ; CPUControl:inst4|state.00011        ; CPUControl:inst4|ir[1]       ; clk         ; -0.500       ; 1.654      ; 2.127      ;
; 0.867  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.465      ; 0.946      ;
; 0.867  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.465      ; 0.946      ;
; 0.867  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.465      ; 0.946      ;
; 0.867  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.465      ; 0.946      ;
; 0.867  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.465      ; 0.946      ;
; 0.867  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.465      ; 0.946      ;
; 0.867  ; CPUControl:inst4|reg_selector             ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.465      ; 0.946      ;
; 0.886  ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.00101        ; clk                          ; clk         ; 0.000        ; 0.026      ; 0.996      ;
; 0.904  ; CPUControl:inst4|state.00011              ; CPUControl:inst4|state.00100        ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 1.995      ; 2.618      ;
; 0.963  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.301      ; 0.878      ;
; 0.977  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.300      ; 0.891      ;
; 0.977  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.300      ; 0.891      ;
; 0.977  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.300      ; 0.891      ;
; 0.977  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.300      ; 0.891      ;
; 0.977  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.300      ; 0.891      ;
; 0.977  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.300      ; 0.891      ;
; 0.977  ; CPUControl:inst4|ew_reg                   ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; 0.300      ; 0.891      ;
; 1.020  ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.10000        ; clk                          ; clk         ; 0.000        ; 0.005      ; 1.109      ;
; 1.077  ; CPUControl:inst4|state.00100              ; CPUControl:inst4|state.01000        ; clk                          ; clk         ; 0.000        ; -0.266     ; 0.895      ;
; 1.147  ; CPUControl:inst4|state.10010              ; CPUControl:inst4|state.00001        ; clk                          ; clk         ; 0.000        ; 0.023      ; 1.254      ;
; 1.181  ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.10010        ; clk                          ; clk         ; 0.000        ; 0.036      ; 1.301      ;
; 1.208  ; CPUControl:inst4|state.00010              ; CPUControl:inst4|state.00011        ; clk                          ; clk         ; 0.000        ; -0.266     ; 1.026      ;
; 1.247  ; CPUControl:inst4|values_data[7]           ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -0.589     ; 0.272      ;
; 1.277  ; CPUControl:inst4|values_data[1]           ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -0.623     ; 0.268      ;
; 1.277  ; CPUControl:inst4|values_data[5]           ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -0.618     ; 0.273      ;
; 1.278  ; CPUControl:inst4|values_data[6]           ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -0.620     ; 0.272      ;
; 1.281  ; CPUControl:inst4|values_data[2]           ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -0.623     ; 0.272      ;
; 1.281  ; CPUControl:inst4|values_data[4]           ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -0.620     ; 0.275      ;
; 1.282  ; CPUControl:inst4|values_data[0]           ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -0.623     ; 0.273      ;
; 1.357  ; CPUControl:inst4|values_data[3]           ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|state.00011 ; clk         ; -0.500       ; -0.621     ; 0.350      ;
+--------+-------------------------------------------+-------------------------------------+------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CPUControl:inst4|ir[1]'                                                                                                                                ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                   ; Launch Clock                 ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+
; -0.044 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|ir[1] ; 0.000        ; 0.752      ; 0.728      ;
; 0.270  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 2.675      ; 3.070      ;
; 0.273  ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|ir[1] ; 0.000        ; 0.752      ; 1.025      ;
; 0.275  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 2.591      ; 2.991      ;
; 0.291  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 2.676      ; 3.092      ;
; 0.291  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 2.574      ; 2.990      ;
; 0.311  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 2.577      ; 3.013      ;
; 0.325  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 2.594      ; 3.044      ;
; 0.337  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 2.594      ; 3.056      ;
; 0.380  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 2.577      ; 3.082      ;
; 0.436  ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|ir[1] ; -0.500       ; 0.752      ; 0.708      ;
; 0.589  ; CPUControl:inst4|ir[3]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 0.129      ; 0.738      ;
; 0.620  ; CPUControl:inst4|ir[2]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; 0.000        ; 0.125      ; 0.765      ;
; 0.778  ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|two_register_instruction ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|ir[1] ; -0.500       ; 0.752      ; 1.050      ;
; 1.187  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 2.591      ; 3.403      ;
; 1.191  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 2.675      ; 3.491      ;
; 1.202  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 2.574      ; 3.401      ;
; 1.241  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 2.577      ; 3.443      ;
; 1.242  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 2.594      ; 3.461      ;
; 1.254  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 2.594      ; 3.473      ;
; 1.271  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 2.676      ; 3.572      ;
; 1.357  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5]           ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1] ; -0.500       ; 2.577      ; 3.559      ;
+--------+------------------------------+-------------------------------------------+------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CPUControl:inst4|values_ram_clk'                                                                                                                                                                                                      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                       ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; 0.256 ; CPUControl:inst4|ew_ram_values  ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_we_reg       ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; 0.783      ; 1.163      ;
; 0.370 ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.145     ; 0.349      ;
; 0.378 ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.148     ; 0.354      ;
; 0.379 ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.148     ; 0.355      ;
; 0.383 ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.161     ; 0.346      ;
; 0.388 ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.163     ; 0.349      ;
; 0.394 ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.163     ; 0.355      ;
; 0.435 ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.210     ; 0.349      ;
; 0.443 ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.213     ; 0.354      ;
; 0.444 ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.213     ; 0.355      ;
; 0.448 ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.226     ; 0.346      ;
; 0.453 ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.228     ; 0.349      ;
; 0.459 ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.228     ; 0.355      ;
; 0.474 ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.241     ; 0.357      ;
; 0.480 ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.242     ; 0.362      ;
; 0.501 ; CPUControl:inst4|values_data[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.266     ; 0.359      ;
; 0.519 ; CPUControl:inst4|values_addr[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.294     ; 0.349      ;
; 0.527 ; CPUControl:inst4|values_addr[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.297     ; 0.354      ;
; 0.528 ; CPUControl:inst4|values_addr[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.297     ; 0.355      ;
; 0.529 ; CPUControl:inst4|values_data[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.294     ; 0.359      ;
; 0.530 ; CPUControl:inst4|values_data[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.299     ; 0.355      ;
; 0.532 ; CPUControl:inst4|values_addr[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.310     ; 0.346      ;
; 0.537 ; CPUControl:inst4|values_addr[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.312     ; 0.349      ;
; 0.539 ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.306     ; 0.357      ;
; 0.540 ; CPUControl:inst4|values_data[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.296     ; 0.368      ;
; 0.541 ; CPUControl:inst4|values_data[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.297     ; 0.368      ;
; 0.542 ; CPUControl:inst4|values_data[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.296     ; 0.370      ;
; 0.543 ; CPUControl:inst4|values_data[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.299     ; 0.368      ;
; 0.543 ; CPUControl:inst4|values_addr[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.312     ; 0.355      ;
; 0.544 ; CPUControl:inst4|values_data[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.299     ; 0.369      ;
; 0.545 ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.307     ; 0.362      ;
; 0.623 ; CPUControl:inst4|values_addr[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.390     ; 0.357      ;
; 0.629 ; CPUControl:inst4|values_addr[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_address_reg0 ; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 0.000        ; -0.391     ; 0.362      ;
; 1.002 ; CPUControl:inst4|values_data[7] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.267     ; 0.359      ;
; 1.030 ; CPUControl:inst4|values_data[5] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.295     ; 0.359      ;
; 1.031 ; CPUControl:inst4|values_data[0] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.300     ; 0.355      ;
; 1.041 ; CPUControl:inst4|values_data[6] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.297     ; 0.368      ;
; 1.042 ; CPUControl:inst4|values_data[3] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.298     ; 0.368      ;
; 1.043 ; CPUControl:inst4|values_data[4] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.297     ; 0.370      ;
; 1.044 ; CPUControl:inst4|values_data[2] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.300     ; 0.368      ;
; 1.045 ; CPUControl:inst4|values_data[1] ; ValuesRAM:inst|altsyncram:altsyncram_component|altsyncram_umr3:auto_generated|ram_block1a0~porta_datain_reg0  ; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; -0.500       ; -0.300     ; 0.369      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CPUControl:inst4|state.00000'                                                                                                                            ;
+-------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                         ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.332 ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|values_data[1] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.805      ; 1.167      ;
; 0.340 ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|values_data[2] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.805      ; 1.175      ;
; 0.343 ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|values_data[0] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.805      ; 1.178      ;
; 0.353 ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|values_data[5] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.801      ; 1.184      ;
; 0.356 ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|values_data[4] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.803      ; 1.189      ;
; 0.365 ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|values_data[6] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.802      ; 1.197      ;
; 0.373 ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|values_data[3] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.803      ; 1.206      ;
; 0.375 ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|values_data[7] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.770      ; 1.175      ;
; 0.433 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 2.532      ; 3.070      ;
; 0.438 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 2.448      ; 2.991      ;
; 0.441 ; CPUControl:inst4|ip[7]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.034      ; 0.475      ;
; 0.454 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 2.533      ; 3.092      ;
; 0.454 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 2.431      ; 2.990      ;
; 0.474 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 2.434      ; 3.013      ;
; 0.488 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 2.451      ; 3.044      ;
; 0.500 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 2.451      ; 3.056      ;
; 0.502 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[2] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.713      ; 1.245      ;
; 0.543 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 2.434      ; 3.082      ;
; 0.574 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[1] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.713      ; 1.317      ;
; 0.575 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[7] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.679      ; 1.284      ;
; 0.584 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[0] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.713      ; 1.327      ;
; 0.596 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[5] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.709      ; 1.335      ;
; 0.598 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.030      ; 0.628      ;
; 0.599 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[1]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.440      ; 1.069      ;
; 0.599 ; CPUControl:inst4|ip[6]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.034      ; 0.633      ;
; 0.600 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[4] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.711      ; 1.341      ;
; 0.605 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[6] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.710      ; 1.345      ;
; 0.612 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[3] ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.711      ; 1.353      ;
; 0.632 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[4]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.441      ; 1.103      ;
; 0.647 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|ew_ram_values  ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -0.401     ; 0.276      ;
; 0.654 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[7]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.434      ; 1.118      ;
; 0.660 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.120      ; 0.780      ;
; 0.662 ; CPUControl:inst4|state.00110        ; CPUControl:inst4|reg_selector   ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -0.394     ; 0.298      ;
; 0.663 ; CPUControl:inst4|ip[5]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.121      ; 0.784      ;
; 0.666 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[6]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.433      ; 1.129      ;
; 0.673 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[3]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.439      ; 1.142      ;
; 0.692 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[0]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.030      ; 0.722      ;
; 0.696 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.035      ; 0.731      ;
; 0.697 ; CPUControl:inst4|ip[6]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.035      ; 0.732      ;
; 0.740 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.030      ; 0.770      ;
; 0.741 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.128      ; 0.869      ;
; 0.742 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.133      ; 0.875      ;
; 0.745 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[0]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.343      ; 1.118      ;
; 0.747 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[1]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.127      ; 0.874      ;
; 0.755 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.035      ; 0.790      ;
; 0.770 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[1]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.034      ; 0.804      ;
; 0.784 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[5]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.343      ; 1.157      ;
; 0.790 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ip[2]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; 0.338      ; 1.158      ;
; 0.798 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.126      ; 0.924      ;
; 0.799 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.131      ; 0.930      ;
; 0.807 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.120      ; 0.927      ;
; 0.808 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.125      ; 0.933      ;
; 0.810 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.121      ; 0.931      ;
; 0.811 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.126      ; 0.937      ;
; 0.834 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.025      ; 0.859      ;
; 0.844 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.037      ; 0.881      ;
; 0.857 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.027      ; 0.884      ;
; 0.860 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.028      ; 0.888      ;
; 0.891 ; CPUControl:inst4|ip[0]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.030      ; 0.921      ;
; 0.892 ; CPUControl:inst4|ip[2]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.035      ; 0.927      ;
; 0.910 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[4]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.035      ; 0.945      ;
; 0.910 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.029      ; 0.939      ;
; 0.913 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.030      ; 0.943      ;
; 0.941 ; CPUControl:inst4|ip[4]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; -0.063     ; 0.878      ;
; 0.967 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[3]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.033      ; 1.000      ;
; 0.976 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[6]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.027      ; 1.003      ;
; 0.979 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[7]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; 0.028      ; 1.007      ;
; 0.994 ; CPUControl:inst4|ip[3]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; -0.061     ; 0.933      ;
; 1.003 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[2]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; -0.068     ; 0.935      ;
; 1.060 ; CPUControl:inst4|ip[1]              ; CPUControl:inst4|ip[5]          ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; 0.000        ; -0.063     ; 0.997      ;
; 1.330 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 2.448      ; 3.403      ;
; 1.334 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 2.532      ; 3.491      ;
; 1.345 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 2.431      ; 3.401      ;
; 1.384 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 2.434      ; 3.443      ;
; 1.385 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 2.451      ; 3.461      ;
; 1.397 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 2.451      ; 3.473      ;
; 1.414 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 2.533      ; 3.572      ;
; 1.500 ; CPUControl:inst4|state.00000        ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000 ; -0.500       ; 2.434      ; 3.559      ;
; 1.620 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[0]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -1.197     ; 0.453      ;
; 1.620 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[1]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -1.191     ; 0.459      ;
; 1.682 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[2]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -1.255     ; 0.457      ;
; 1.688 ; CPUControl:inst4|state.00001        ; CPUControl:inst4|ir[3]          ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -1.259     ; 0.459      ;
; 1.785 ; CPUControl:inst4|state.10001        ; CPUControl:inst4|values_ram_clk ; clk                          ; CPUControl:inst4|state.00000 ; 0.000        ; -1.457     ; 0.358      ;
+-------+-------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CPUControl:inst4|ir[0]'                                                                                                                     ;
+-------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                         ; Launch Clock                 ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+
; 0.357 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 2.588      ; 3.070      ;
; 0.362 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 2.504      ; 2.991      ;
; 0.378 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 2.589      ; 3.092      ;
; 0.378 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 2.487      ; 2.990      ;
; 0.398 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 2.490      ; 3.013      ;
; 0.412 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 2.507      ; 3.044      ;
; 0.424 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 2.507      ; 3.056      ;
; 0.467 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; 0.000        ; 2.490      ; 3.082      ;
; 1.274 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[1] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 2.504      ; 3.403      ;
; 1.278 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[0] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 2.588      ; 3.491      ;
; 1.289 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[6] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 2.487      ; 3.401      ;
; 1.328 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[7] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 2.490      ; 3.443      ;
; 1.329 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[2] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 2.507      ; 3.461      ;
; 1.341 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[3] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 2.507      ; 3.473      ;
; 1.358 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[4] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 2.589      ; 3.572      ;
; 1.444 ; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_addr[5] ; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0] ; -0.500       ; 2.490      ; 3.559      ;
+-------+------------------------------+---------------------------------+------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CPUControl:inst4|state.00011'                                                                                                            ;
+-------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                         ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.843 ; CPURegisters:inst15|registers[0][1] ; CPUControl:inst4|values_data[1] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 0.794      ; 1.167      ;
; 0.851 ; CPURegisters:inst15|registers[0][2] ; CPUControl:inst4|values_data[2] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 0.794      ; 1.175      ;
; 0.854 ; CPURegisters:inst15|registers[0][0] ; CPUControl:inst4|values_data[0] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 0.794      ; 1.178      ;
; 0.864 ; CPURegisters:inst15|registers[0][5] ; CPUControl:inst4|values_data[5] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 0.790      ; 1.184      ;
; 0.867 ; CPURegisters:inst15|registers[0][4] ; CPUControl:inst4|values_data[4] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 0.792      ; 1.189      ;
; 0.876 ; CPURegisters:inst15|registers[0][6] ; CPUControl:inst4|values_data[6] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 0.791      ; 1.197      ;
; 0.884 ; CPURegisters:inst15|registers[0][3] ; CPUControl:inst4|values_data[3] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 0.792      ; 1.206      ;
; 0.886 ; CPURegisters:inst15|registers[0][7] ; CPUControl:inst4|values_data[7] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 0.759      ; 1.175      ;
; 1.013 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[2] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 0.702      ; 1.245      ;
; 1.085 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[1] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 0.702      ; 1.317      ;
; 1.086 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[7] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 0.668      ; 1.284      ;
; 1.095 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[0] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 0.702      ; 1.327      ;
; 1.107 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[5] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 0.698      ; 1.335      ;
; 1.111 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[4] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 0.700      ; 1.341      ;
; 1.116 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[6] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 0.699      ; 1.345      ;
; 1.123 ; CPUControl:inst4|state.10000        ; CPUControl:inst4|values_data[3] ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; 0.700      ; 1.353      ;
; 1.208 ; CPUControl:inst4|state.00110        ; CPUControl:inst4|reg_selector   ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; -0.440     ; 0.298      ;
; 1.291 ; CPUControl:inst4|state.10010        ; CPUControl:inst4|ew_reg         ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; -0.286     ; 0.535      ;
; 1.332 ; CPUControl:inst4|state.00101        ; CPUControl:inst4|ew_reg         ; clk          ; CPUControl:inst4|state.00011 ; -0.500       ; -0.287     ; 0.575      ;
+-------+-------------------------------------+---------------------------------+--------------+------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -3.569   ; -0.442 ; N/A      ; N/A     ; -3.000              ;
;  CPUControl:inst4|ir[0]          ; -2.890   ; 0.357  ; N/A      ; N/A     ; 0.370               ;
;  CPUControl:inst4|ir[1]          ; -2.702   ; -0.053 ; N/A      ; N/A     ; 0.385               ;
;  CPUControl:inst4|state.00000    ; -3.569   ; 0.332  ; N/A      ; N/A     ; 0.291               ;
;  CPUControl:inst4|state.00011    ; -2.855   ; 0.843  ; N/A      ; N/A     ; 0.308               ;
;  CPUControl:inst4|values_ram_clk ; -1.074   ; 0.256  ; N/A      ; N/A     ; -2.693              ;
;  clk                             ; -2.179   ; -0.442 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                  ; -169.559 ; -1.148 ; 0.0      ; 0.0     ; -39.349             ;
;  CPUControl:inst4|ir[0]          ; -18.510  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  CPUControl:inst4|ir[1]          ; -18.728  ; -0.053 ; N/A      ; N/A     ; 0.000               ;
;  CPUControl:inst4|state.00000    ; -75.504  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  CPUControl:inst4|state.00011    ; -24.184  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  CPUControl:inst4|values_ram_clk ; -2.525   ; 0.000  ; N/A      ; N/A     ; -8.079              ;
;  clk                             ; -30.108  ; -1.104 ; N/A      ; N/A     ; -31.270             ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; carryOut        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; empty           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; full            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q_ram_values[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q_ram_values[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q_ram_values[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q_ram_values[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q_ram_values[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q_ram_values[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q_ram_values[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q_ram_values[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; temp1[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; temp1[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; temp1[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; temp1[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; temp1[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; temp1[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; temp1[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; temp1[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; carryOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; empty           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; full            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; q_ram_values[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; q_ram_values[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; q_ram_values[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; q_ram_values[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; q_ram_values[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; q_ram_values[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; q_ram_values[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; q_ram_values[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; temp1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; temp1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; temp1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; temp1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; temp1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; temp1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; temp1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; temp1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; carryOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; empty           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; full            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; q_ram_values[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; q_ram_values[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; q_ram_values[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; q_ram_values[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; q_ram_values[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; q_ram_values[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; q_ram_values[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; q_ram_values[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; temp1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; temp1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; temp1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; temp1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; temp1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; temp1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; temp1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; temp1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; carryOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; empty           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; full            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q_ram_values[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q_ram_values[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q_ram_values[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q_ram_values[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q_ram_values[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q_ram_values[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q_ram_values[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q_ram_values[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; temp1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; temp1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; temp1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; temp1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; temp1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; temp1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; temp1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; temp1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                            ;
+------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+---------------------------------+----------+----------+----------+----------+
; clk                          ; clk                             ; 17       ; 0        ; 0        ; 0        ;
; CPUControl:inst4|ir[0]       ; clk                             ; 4        ; 4        ; 0        ; 0        ;
; CPUControl:inst4|ir[1]       ; clk                             ; 9        ; 6        ; 0        ; 0        ;
; CPUControl:inst4|state.00000 ; clk                             ; 29       ; 1        ; 0        ; 0        ;
; CPUControl:inst4|state.00011 ; clk                             ; 1        ; 25       ; 0        ; 0        ;
; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0]          ; 8        ; 8        ; 0        ; 0        ;
; CPUControl:inst4|ir[0]       ; CPUControl:inst4|ir[1]          ; 1        ; 1        ; 0        ; 0        ;
; CPUControl:inst4|ir[1]       ; CPUControl:inst4|ir[1]          ; 1        ; 1        ; 0        ; 0        ;
; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1]          ; 10       ; 8        ; 0        ; 0        ;
; clk                          ; CPUControl:inst4|state.00000    ; 31       ; 0        ; 0        ; 0        ;
; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000    ; 44       ; 8        ; 0        ; 0        ;
; clk                          ; CPUControl:inst4|state.00011    ; 0        ; 0        ; 19       ; 0        ;
; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 8        ; 0        ; 0        ; 0        ;
; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 8        ; 0        ; 0        ; 0        ;
; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 17       ; 0        ; 0        ; 0        ;
; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0        ; 8        ; 0        ; 0        ;
+------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                             ;
+------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+---------------------------------+----------+----------+----------+----------+
; clk                          ; clk                             ; 17       ; 0        ; 0        ; 0        ;
; CPUControl:inst4|ir[0]       ; clk                             ; 4        ; 4        ; 0        ; 0        ;
; CPUControl:inst4|ir[1]       ; clk                             ; 9        ; 6        ; 0        ; 0        ;
; CPUControl:inst4|state.00000 ; clk                             ; 29       ; 1        ; 0        ; 0        ;
; CPUControl:inst4|state.00011 ; clk                             ; 1        ; 25       ; 0        ; 0        ;
; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[0]          ; 8        ; 8        ; 0        ; 0        ;
; CPUControl:inst4|ir[0]       ; CPUControl:inst4|ir[1]          ; 1        ; 1        ; 0        ; 0        ;
; CPUControl:inst4|ir[1]       ; CPUControl:inst4|ir[1]          ; 1        ; 1        ; 0        ; 0        ;
; CPUControl:inst4|state.00000 ; CPUControl:inst4|ir[1]          ; 10       ; 8        ; 0        ; 0        ;
; clk                          ; CPUControl:inst4|state.00000    ; 31       ; 0        ; 0        ; 0        ;
; CPUControl:inst4|state.00000 ; CPUControl:inst4|state.00000    ; 44       ; 8        ; 0        ; 0        ;
; clk                          ; CPUControl:inst4|state.00011    ; 0        ; 0        ; 19       ; 0        ;
; CPUControl:inst4|ir[0]       ; CPUControl:inst4|values_ram_clk ; 8        ; 0        ; 0        ; 0        ;
; CPUControl:inst4|ir[1]       ; CPUControl:inst4|values_ram_clk ; 8        ; 0        ; 0        ; 0        ;
; CPUControl:inst4|state.00000 ; CPUControl:inst4|values_ram_clk ; 17       ; 0        ; 0        ; 0        ;
; CPUControl:inst4|state.00011 ; CPUControl:inst4|values_ram_clk ; 0        ; 8        ; 0        ; 0        ;
+------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------+
; Clock Status Summary                                                                   ;
+---------------------------------+---------------------------------+------+-------------+
; Target                          ; Clock                           ; Type ; Status      ;
+---------------------------------+---------------------------------+------+-------------+
; CPUControl:inst4|ir[0]          ; CPUControl:inst4|ir[0]          ; Base ; Constrained ;
; CPUControl:inst4|ir[1]          ; CPUControl:inst4|ir[1]          ; Base ; Constrained ;
; CPUControl:inst4|state.00000    ; CPUControl:inst4|state.00000    ; Base ; Constrained ;
; CPUControl:inst4|state.00011    ; CPUControl:inst4|state.00011    ; Base ; Constrained ;
; CPUControl:inst4|values_ram_clk ; CPUControl:inst4|values_ram_clk ; Base ; Constrained ;
; clk                             ; clk                             ; Base ; Constrained ;
+---------------------------------+---------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; q_ram_values[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q_ram_values[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q_ram_values[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q_ram_values[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q_ram_values[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q_ram_values[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q_ram_values[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q_ram_values[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp1[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp1[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp1[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp1[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp1[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp1[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp1[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp1[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; q_ram_values[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q_ram_values[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q_ram_values[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q_ram_values[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q_ram_values[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q_ram_values[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q_ram_values[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q_ram_values[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp1[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp1[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp1[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp1[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp1[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp1[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp1[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp1[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Dec  3 09:12:49 2023
Info: Command: quartus_sta Processador -c Processador
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CPUControl:inst4|values_ram_clk CPUControl:inst4|values_ram_clk
    Info (332105): create_clock -period 1.000 -name CPUControl:inst4|ir[0] CPUControl:inst4|ir[0]
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name CPUControl:inst4|state.00000 CPUControl:inst4|state.00000
    Info (332105): create_clock -period 1.000 -name CPUControl:inst4|ir[1] CPUControl:inst4|ir[1]
    Info (332105): create_clock -period 1.000 -name CPUControl:inst4|state.00011 CPUControl:inst4|state.00011
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.569
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.569             -75.504 CPUControl:inst4|state.00000 
    Info (332119):    -2.890             -18.510 CPUControl:inst4|ir[0] 
    Info (332119):    -2.855             -24.184 CPUControl:inst4|state.00011 
    Info (332119):    -2.702             -18.728 CPUControl:inst4|ir[1] 
    Info (332119):    -2.179             -30.108 clk 
    Info (332119):    -1.074              -2.525 CPUControl:inst4|values_ram_clk 
Info (332146): Worst-case hold slack is -0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.343              -0.343 clk 
    Info (332119):    -0.053              -0.053 CPUControl:inst4|ir[1] 
    Info (332119):     0.632               0.000 CPUControl:inst4|values_ram_clk 
    Info (332119):     0.834               0.000 CPUControl:inst4|state.00000 
    Info (332119):     1.114               0.000 CPUControl:inst4|ir[0] 
    Info (332119):     1.482               0.000 CPUControl:inst4|state.00011 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.270 clk 
    Info (332119):    -2.693              -8.079 CPUControl:inst4|values_ram_clk 
    Info (332119):     0.363               0.000 CPUControl:inst4|state.00000 
    Info (332119):     0.407               0.000 CPUControl:inst4|state.00011 
    Info (332119):     0.429               0.000 CPUControl:inst4|ir[1] 
    Info (332119):     0.465               0.000 CPUControl:inst4|ir[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.181             -66.674 CPUControl:inst4|state.00000 
    Info (332119):    -2.656             -22.610 CPUControl:inst4|state.00011 
    Info (332119):    -2.588             -16.384 CPUControl:inst4|ir[0] 
    Info (332119):    -2.412             -16.469 CPUControl:inst4|ir[1] 
    Info (332119):    -1.936             -25.429 clk 
    Info (332119):    -0.898              -2.173 CPUControl:inst4|values_ram_clk 
Info (332146): Worst-case hold slack is -0.259
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.259              -0.259 clk 
    Info (332119):    -0.051              -0.051 CPUControl:inst4|ir[1] 
    Info (332119):     0.548               0.000 CPUControl:inst4|values_ram_clk 
    Info (332119):     0.702               0.000 CPUControl:inst4|state.00000 
    Info (332119):     1.241               0.000 CPUControl:inst4|ir[0] 
    Info (332119):     1.443               0.000 CPUControl:inst4|state.00011 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.270 clk 
    Info (332119):    -2.649              -7.947 CPUControl:inst4|values_ram_clk 
    Info (332119):     0.313               0.000 CPUControl:inst4|state.00000 
    Info (332119):     0.393               0.000 CPUControl:inst4|state.00011 
    Info (332119):     0.405               0.000 CPUControl:inst4|ir[0] 
    Info (332119):     0.421               0.000 CPUControl:inst4|ir[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.419
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.419             -27.178 CPUControl:inst4|state.00000 
    Info (332119):    -1.343              -8.600 CPUControl:inst4|ir[0] 
    Info (332119):    -1.259              -8.320 CPUControl:inst4|ir[1] 
    Info (332119):    -1.224             -10.076 CPUControl:inst4|state.00011 
    Info (332119):    -0.703              -8.118 clk 
    Info (332119):    -0.425              -0.446 CPUControl:inst4|values_ram_clk 
Info (332146): Worst-case hold slack is -0.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.442              -1.104 clk 
    Info (332119):    -0.044              -0.044 CPUControl:inst4|ir[1] 
    Info (332119):     0.256               0.000 CPUControl:inst4|values_ram_clk 
    Info (332119):     0.332               0.000 CPUControl:inst4|state.00000 
    Info (332119):     0.357               0.000 CPUControl:inst4|ir[0] 
    Info (332119):     0.843               0.000 CPUControl:inst4|state.00011 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -25.993 clk 
    Info (332119):    -1.000              -3.000 CPUControl:inst4|values_ram_clk 
    Info (332119):     0.291               0.000 CPUControl:inst4|state.00000 
    Info (332119):     0.308               0.000 CPUControl:inst4|state.00011 
    Info (332119):     0.370               0.000 CPUControl:inst4|ir[0] 
    Info (332119):     0.385               0.000 CPUControl:inst4|ir[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 685 megabytes
    Info: Processing ended: Sun Dec  3 09:12:50 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


