\doxysection{TIM\+\_\+\+OCInit\+Type\+Def Struct Reference}
\hypertarget{structTIM__OCInitTypeDef}{}\label{structTIM__OCInitTypeDef}\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}


TIM Output Compare Init structure definition ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+tim.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__OCInitTypeDef_ad4338ed2415b0d6d19589bf72b7ba3b0}{TIM\+\_\+\+OCMode}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__OCInitTypeDef_a2baca9c02d214d3125635a74e8d9aee4}{TIM\+\_\+\+Output\+State}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__OCInitTypeDef_a933904d2f892d0b945a908b9257fe869}{TIM\+\_\+\+Output\+NState}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__OCInitTypeDef_ab4a2620c38029b136be560041173375d}{TIM\+\_\+\+Pulse}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__OCInitTypeDef_a9ed3e2de4700d008729a916d8ba78486}{TIM\+\_\+\+OCPolarity}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__OCInitTypeDef_a3e47e672810747302c9d0626ae2ccb17}{TIM\+\_\+\+OCNPolarity}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__OCInitTypeDef_a2a28f2d62339e06caef12816e04a8f55}{TIM\+\_\+\+OCIdle\+State}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structTIM__OCInitTypeDef_a6cbbe6eb87c2ab49e4d68fa9703ce949}{TIM\+\_\+\+OCNIdle\+State}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TIM Output Compare Init structure definition ~\newline
 

\doxysubsection{Member Data Documentation}
\Hypertarget{structTIM__OCInitTypeDef_a2a28f2d62339e06caef12816e04a8f55}\label{structTIM__OCInitTypeDef_a2a28f2d62339e06caef12816e04a8f55} 
\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}!TIM\_OCIdleState@{TIM\_OCIdleState}}
\index{TIM\_OCIdleState@{TIM\_OCIdleState}!TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}
\doxysubsubsection{\texorpdfstring{TIM\_OCIdleState}{TIM\_OCIdleState}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+OCInit\+Type\+Def\+::\+TIM\+\_\+\+OCIdle\+State}

Specifies the TIM Output Compare pin state during Idle state. This parameter can be a value of \doxylink{group__TIM__Output__Compare__Idle__State}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Idle\+\_\+\+State} \begin{DoxyNote}{Note}
This parameter is valid only for TIM1 and TIM8. 
\end{DoxyNote}
\Hypertarget{structTIM__OCInitTypeDef_ad4338ed2415b0d6d19589bf72b7ba3b0}\label{structTIM__OCInitTypeDef_ad4338ed2415b0d6d19589bf72b7ba3b0} 
\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}!TIM\_OCMode@{TIM\_OCMode}}
\index{TIM\_OCMode@{TIM\_OCMode}!TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMode}{TIM\_OCMode}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+OCInit\+Type\+Def\+::\+TIM\+\_\+\+OCMode}

Specifies the TIM mode. This parameter can be a value of \doxylink{group__TIM__Output__Compare__and__PWM__modes}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+and\+\_\+\+PWM\+\_\+modes} \Hypertarget{structTIM__OCInitTypeDef_a6cbbe6eb87c2ab49e4d68fa9703ce949}\label{structTIM__OCInitTypeDef_a6cbbe6eb87c2ab49e4d68fa9703ce949} 
\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}!TIM\_OCNIdleState@{TIM\_OCNIdleState}}
\index{TIM\_OCNIdleState@{TIM\_OCNIdleState}!TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}
\doxysubsubsection{\texorpdfstring{TIM\_OCNIdleState}{TIM\_OCNIdleState}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+OCInit\+Type\+Def\+::\+TIM\+\_\+\+OCNIdle\+State}

Specifies the TIM Output Compare pin state during Idle state. This parameter can be a value of \doxylink{group__TIM__Output__Compare__N__Idle__State}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+Idle\+\_\+\+State} \begin{DoxyNote}{Note}
This parameter is valid only for TIM1 and TIM8. 
\end{DoxyNote}
\Hypertarget{structTIM__OCInitTypeDef_a3e47e672810747302c9d0626ae2ccb17}\label{structTIM__OCInitTypeDef_a3e47e672810747302c9d0626ae2ccb17} 
\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}!TIM\_OCNPolarity@{TIM\_OCNPolarity}}
\index{TIM\_OCNPolarity@{TIM\_OCNPolarity}!TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}
\doxysubsubsection{\texorpdfstring{TIM\_OCNPolarity}{TIM\_OCNPolarity}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+OCInit\+Type\+Def\+::\+TIM\+\_\+\+OCNPolarity}

Specifies the complementary output polarity. This parameter can be a value of \doxylink{group__TIM__Output__Compare__N__Polarity}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+Polarity} \begin{DoxyNote}{Note}
This parameter is valid only for TIM1 and TIM8. 
\end{DoxyNote}
\Hypertarget{structTIM__OCInitTypeDef_a9ed3e2de4700d008729a916d8ba78486}\label{structTIM__OCInitTypeDef_a9ed3e2de4700d008729a916d8ba78486} 
\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}!TIM\_OCPolarity@{TIM\_OCPolarity}}
\index{TIM\_OCPolarity@{TIM\_OCPolarity}!TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}
\doxysubsubsection{\texorpdfstring{TIM\_OCPolarity}{TIM\_OCPolarity}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+OCInit\+Type\+Def\+::\+TIM\+\_\+\+OCPolarity}

Specifies the output polarity. This parameter can be a value of \doxylink{group__TIM__Output__Compare__Polarity}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Polarity} \Hypertarget{structTIM__OCInitTypeDef_a933904d2f892d0b945a908b9257fe869}\label{structTIM__OCInitTypeDef_a933904d2f892d0b945a908b9257fe869} 
\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}!TIM\_OutputNState@{TIM\_OutputNState}}
\index{TIM\_OutputNState@{TIM\_OutputNState}!TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}
\doxysubsubsection{\texorpdfstring{TIM\_OutputNState}{TIM\_OutputNState}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+OCInit\+Type\+Def\+::\+TIM\+\_\+\+Output\+NState}

Specifies the TIM complementary Output Compare state. This parameter can be a value of \doxylink{group__TIM__Output__Compare__N__State}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+State} \begin{DoxyNote}{Note}
This parameter is valid only for TIM1 and TIM8. 
\end{DoxyNote}
\Hypertarget{structTIM__OCInitTypeDef_a2baca9c02d214d3125635a74e8d9aee4}\label{structTIM__OCInitTypeDef_a2baca9c02d214d3125635a74e8d9aee4} 
\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}!TIM\_OutputState@{TIM\_OutputState}}
\index{TIM\_OutputState@{TIM\_OutputState}!TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}
\doxysubsubsection{\texorpdfstring{TIM\_OutputState}{TIM\_OutputState}}
{\footnotesize\ttfamily uint16\+\_\+t TIM\+\_\+\+OCInit\+Type\+Def\+::\+TIM\+\_\+\+Output\+State}

Specifies the TIM Output Compare state. This parameter can be a value of \doxylink{group__TIM__Output__Compare__State}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+State} \Hypertarget{structTIM__OCInitTypeDef_ab4a2620c38029b136be560041173375d}\label{structTIM__OCInitTypeDef_ab4a2620c38029b136be560041173375d} 
\index{TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}!TIM\_Pulse@{TIM\_Pulse}}
\index{TIM\_Pulse@{TIM\_Pulse}!TIM\_OCInitTypeDef@{TIM\_OCInitTypeDef}}
\doxysubsubsection{\texorpdfstring{TIM\_Pulse}{TIM\_Pulse}}
{\footnotesize\ttfamily uint32\+\_\+t TIM\+\_\+\+OCInit\+Type\+Def\+::\+TIM\+\_\+\+Pulse}

Specifies the pulse value to be loaded into the Capture Compare Register. This parameter can be a number between 0x0000 and 0x\+FFFF 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/gijs/\+Documents/\+STM32/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx__tim_8h}{stm32f4xx\+\_\+tim.\+h}}\end{DoxyCompactItemize}
