0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab7/lab7_1_4/lab7_1_4.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab7/lab7_1_4/lab7_1_4.srcs/sim_1/new/bcd_to_gray_code_tb.v,1647252624,verilog,,,,bcd_to_gray_code_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab7/lab7_1_4/lab7_1_4.srcs/sources_1/new/bcd_to_gray_code.v,1647251337,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab7/lab7_1_4/lab7_1_4.srcs/sim_1/new/bcd_to_gray_code_tb.v,,bcd_to_gray_code,,,,,,,,
