<?xml version="1.0" ?>
<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="4"/>
		<param name="number_of_L1Directories" value="4"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="4"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="0"/>
		<param name="homogeneous_cores" value="0"/>
		<param name="homogeneous_L2s" value="0"/>
		<param name="homogeneous_L1Directories" value="0"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="0"/>
		<param name="core_tech_node" value="32"/>
		<param name="target_core_clockrate" value="3000"/>
		<param name="temperature" value="350"/>
		<param name="number_cache_levels" value="2"/>
		<param name="interconnect_projection_type" value="0"/>
		<param name="device_type" value="0"/>
		<param name="longer_channel_device" value="0"/>
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="64"/>
		<param name="physical_address_width" value="52"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<param name="number_of_dir_levels" value="1"/>
		<stat name="total_cycles" value="136086325"/>
		<stat name="idle_cycles" value="0"/>
		<stat name="busy_cycles" value="136086325"/>
		<component id="system.core0" name="core0">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="636167"/>
			<stat name="int_instructions" value="611376"/>
			<stat name="fp_instructions" value="3685"/>
			<stat name="branch_instructions" value="59170"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="124065"/>
			<stat name="store_instructions" value="110897"/>
			<stat name="committed_instructions" value="636167"/>
			<stat name="committed_int_instructions" value="611376"/>
			<stat name="committed_fp_instructions" value="3685"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="136086332"/>
			<stat name="idle_cycles" value="131787930.776962"/>
			<stat name="busy_cycles" value="4298401.223038"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="861345"/>
			<stat name="float_regfile_reads" value="2400"/>
			<stat name="int_regfile_writes" value="433797"/>
			<stat name="float_regfile_writes" value="2386"/>
			<stat name="function_calls" value="20380"/>
			<stat name="context_switches" value="54"/>
			<stat name="ialu_accesses" value="611376"/>
			<stat name="fpu_accesses" value="3685"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="611376"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="3685"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="123585"/>
				<stat name="write_accesses" value="110656"/>
				<stat name="read_misses" value="371"/>
				<stat name="write_misses" value="106"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="180207"/>
				<stat name="total_misses" value="152"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="1024,1024,1024,1024"/>
				<stat name="read_accesses" value="5620817"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="2753465"/>
			</component>
			<component id="system.core0.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="512,512,512,512"/>
				<stat name="read_accesses" value="276575244"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core1" name="core1">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="99758"/>
			<stat name="int_instructions" value="95202"/>
			<stat name="fp_instructions" value="0"/>
			<stat name="branch_instructions" value="6846"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="22259"/>
			<stat name="store_instructions" value="12299"/>
			<stat name="committed_instructions" value="99758"/>
			<stat name="committed_int_instructions" value="95202"/>
			<stat name="committed_fp_instructions" value="0"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="136099711"/>
			<stat name="idle_cycles" value="135522072.186713"/>
			<stat name="busy_cycles" value="577638.813287"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="129424"/>
			<stat name="float_regfile_reads" value="0"/>
			<stat name="int_regfile_writes" value="75399"/>
			<stat name="float_regfile_writes" value="0"/>
			<stat name="function_calls" value="4218"/>
			<stat name="context_switches" value="0"/>
			<stat name="ialu_accesses" value="95202"/>
			<stat name="fpu_accesses" value="0"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="95202"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="0"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="22259"/>
				<stat name="write_accesses" value="12228"/>
				<stat name="read_misses" value="0"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="14665"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="1024,1024,1024,1024"/>
				<stat name="read_accesses" value="340072"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="127179"/>
			</component>
			<component id="system.core1.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="512,512,512,512"/>
				<stat name="read_accesses" value="219728477"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core2" name="core2">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="26228147"/>
			<stat name="int_instructions" value="25616460"/>
			<stat name="fp_instructions" value="66505"/>
			<stat name="branch_instructions" value="2130490"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="3635284"/>
			<stat name="store_instructions" value="2053688"/>
			<stat name="committed_instructions" value="26228147"/>
			<stat name="committed_int_instructions" value="25616460"/>
			<stat name="committed_fp_instructions" value="66505"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="134938888"/>
			<stat name="idle_cycles" value="3824379.836765"/>
			<stat name="busy_cycles" value="131114508.163235"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="40856363"/>
			<stat name="float_regfile_reads" value="61966"/>
			<stat name="int_regfile_writes" value="21167692"/>
			<stat name="float_regfile_writes" value="29123"/>
			<stat name="function_calls" value="569694"/>
			<stat name="context_switches" value="20"/>
			<stat name="ialu_accesses" value="25616460"/>
			<stat name="fpu_accesses" value="66505"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="25616460"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="66505"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core2.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="3606338"/>
				<stat name="write_accesses" value="2053544"/>
				<stat name="read_misses" value="249"/>
				<stat name="write_misses" value="26"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="25682788"/>
				<stat name="total_misses" value="257"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="1024,1024,1024,1024"/>
				<stat name="read_accesses" value="2601513"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="1179073"/>
			</component>
			<component id="system.core2.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="512,512,512,512"/>
				<stat name="read_accesses" value="320542275"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core3" name="core3">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="253262"/>
			<stat name="int_instructions" value="243172"/>
			<stat name="fp_instructions" value="297"/>
			<stat name="branch_instructions" value="24213"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="51079"/>
			<stat name="store_instructions" value="29616"/>
			<stat name="committed_instructions" value="253262"/>
			<stat name="committed_int_instructions" value="243172"/>
			<stat name="committed_fp_instructions" value="297"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="136376719"/>
			<stat name="idle_cycles" value="134824975.792969"/>
			<stat name="busy_cycles" value="1551743.207031"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="327815"/>
			<stat name="float_regfile_reads" value="153"/>
			<stat name="int_regfile_writes" value="187614"/>
			<stat name="float_regfile_writes" value="155"/>
			<stat name="function_calls" value="7321"/>
			<stat name="context_switches" value="58"/>
			<stat name="ialu_accesses" value="243172"/>
			<stat name="fpu_accesses" value="297"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="243172"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="297"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core3.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="50521"/>
				<stat name="write_accesses" value="29360"/>
				<stat name="read_misses" value="326"/>
				<stat name="write_misses" value="38"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="38294"/>
				<stat name="total_misses" value="125"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="1024,1024,1024,1024"/>
				<stat name="read_accesses" value="1172641"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="493690"/>
			</component>
			<component id="system.core3.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="512,512,512,512"/>
				<stat name="read_accesses" value="227366751"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.L1Directory0" name="L1Directory0">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="NaV"/>
			<param name="buffer_sizes" value="8,8,8,8"/>
			<param name="clockrate" value="NaV"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="NaV"/>
			<stat name="write_accesses" value="NaV"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory1" name="L1Directory1">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="NaV"/>
			<param name="buffer_sizes" value="8,8,8,8"/>
			<param name="clockrate" value="NaV"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="NaV"/>
			<stat name="write_accesses" value="NaV"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory2" name="L1Directory2">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="NaV"/>
			<param name="buffer_sizes" value="8,8,8,8"/>
			<param name="clockrate" value="NaV"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="NaV"/>
			<stat name="write_accesses" value="NaV"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory3" name="L1Directory3">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="NaV"/>
			<param name="buffer_sizes" value="8,8,8,8"/>
			<param name="clockrate" value="NaV"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="NaV"/>
			<stat name="write_accesses" value="NaV"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L20" name="L20">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="32768,32768,32768,32768"/>
			<param name="clockrate" value="66666"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3528902"/>
			<stat name="write_accesses" value="1189137"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="125621"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L21" name="L21">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="32768,32768,32768,32768"/>
			<param name="clockrate" value="66666"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3407433"/>
			<stat name="write_accesses" value="1161181"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="125236"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L22" name="L22">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="32768,32768,32768,32768"/>
			<param name="clockrate" value="66666"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3889991"/>
			<stat name="write_accesses" value="1311300"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="125931"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L23" name="L23">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="32768,32768,32768,32768"/>
			<param name="clockrate" value="66666"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3990790"/>
			<stat name="write_accesses" value="1352232"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="125660"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.mem" name="mem">
			<param name="mem_tech_node" value="32"/>
			<param name="device_clock" value="200"/>
			<param name="peak_transfer_rate" value="6400"/>
			<param name="internal_prefetch_of_DRAM_chip" value="4"/>
			<param name="capacity_per_channel" value="4096"/>
			<param name="number_ranks" value="2"/>
			<param name="num_banks_of_DRAM_chip" value="8"/>
			<param name="Block_width_of_DRAM_chip" value="64"/>
			<param name="output_width_of_DRAM_chip" value="8"/>
			<param name="page_size_of_DRAM_chip" value="8"/>
			<param name="burstlength_of_DRAM_chip" value="8"/>
			<stat name="memory_accesses" value="0"/>
			<stat name="memory_reads" value="0"/>
			<stat name="memory_writes" value="0"/>
		</component>
		<component id="system.mc" name="mc">
			<param name="mc_clock" value="800"/>
			<param name="peak_transfer_rate" value="1600"/>
			<param name="llc_line_length" value="16"/>
			<param name="number_mcs" value="1"/>
			<param name="memory_channels_per_mc" value="2"/>
			<param name="number_ranks" value="2"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="32"/>
			<param name="addressbus_width" value="32"/>
			<stat name="memory_accesses" value="0"/>
			<stat name="memory_reads" value="0"/>
			<stat name="memory_writes" value="0"/>
		</component>
		<component id="system.niu" name="niu">
			<param name="type" value="0"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="2"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.7"/>
		</component>
		<component id="system.pcie" name="pcie">
			<param name="type" value="0"/>
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="1"/>
			<param name="number_channels" value="8"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.7"/>
		</component>
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0"/>
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.7"/>
		</component>
	</component>
</component>
