
tryWincTrueStudio_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006304  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000330  080064d4  080064d4  000164d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006804  08006804  00016804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800680c  0800680c  0001680c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006810  08006810  00016810  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000000  08006814  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000230  20000074  08006888  00020074  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200002a4  08006888  000202a4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   00012a21  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002cd0  00000000  00000000  00032ac5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ee0  00000000  00000000  00035798  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000e08  00000000  00000000  00036678  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006fe9  00000000  00000000  00037480  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000541c  00000000  00000000  0003e469  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00043885  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000042d4  00000000  00000000  00043904  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080064bc 	.word	0x080064bc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	080064bc 	.word	0x080064bc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b97a 	b.w	80005cc <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	468c      	mov	ip, r1
 80002f6:	460d      	mov	r5, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	9e08      	ldr	r6, [sp, #32]
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d151      	bne.n	80003a4 <__udivmoddi4+0xb4>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d96d      	bls.n	80003e2 <__udivmoddi4+0xf2>
 8000306:	fab2 fe82 	clz	lr, r2
 800030a:	f1be 0f00 	cmp.w	lr, #0
 800030e:	d00b      	beq.n	8000328 <__udivmoddi4+0x38>
 8000310:	f1ce 0c20 	rsb	ip, lr, #32
 8000314:	fa01 f50e 	lsl.w	r5, r1, lr
 8000318:	fa20 fc0c 	lsr.w	ip, r0, ip
 800031c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000320:	ea4c 0c05 	orr.w	ip, ip, r5
 8000324:	fa00 f40e 	lsl.w	r4, r0, lr
 8000328:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800032c:	0c25      	lsrs	r5, r4, #16
 800032e:	fbbc f8fa 	udiv	r8, ip, sl
 8000332:	fa1f f987 	uxth.w	r9, r7
 8000336:	fb0a cc18 	mls	ip, sl, r8, ip
 800033a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800033e:	fb08 f309 	mul.w	r3, r8, r9
 8000342:	42ab      	cmp	r3, r5
 8000344:	d90a      	bls.n	800035c <__udivmoddi4+0x6c>
 8000346:	19ed      	adds	r5, r5, r7
 8000348:	f108 32ff 	add.w	r2, r8, #4294967295
 800034c:	f080 8123 	bcs.w	8000596 <__udivmoddi4+0x2a6>
 8000350:	42ab      	cmp	r3, r5
 8000352:	f240 8120 	bls.w	8000596 <__udivmoddi4+0x2a6>
 8000356:	f1a8 0802 	sub.w	r8, r8, #2
 800035a:	443d      	add	r5, r7
 800035c:	1aed      	subs	r5, r5, r3
 800035e:	b2a4      	uxth	r4, r4
 8000360:	fbb5 f0fa 	udiv	r0, r5, sl
 8000364:	fb0a 5510 	mls	r5, sl, r0, r5
 8000368:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800036c:	fb00 f909 	mul.w	r9, r0, r9
 8000370:	45a1      	cmp	r9, r4
 8000372:	d909      	bls.n	8000388 <__udivmoddi4+0x98>
 8000374:	19e4      	adds	r4, r4, r7
 8000376:	f100 33ff 	add.w	r3, r0, #4294967295
 800037a:	f080 810a 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800037e:	45a1      	cmp	r9, r4
 8000380:	f240 8107 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000384:	3802      	subs	r0, #2
 8000386:	443c      	add	r4, r7
 8000388:	eba4 0409 	sub.w	r4, r4, r9
 800038c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000390:	2100      	movs	r1, #0
 8000392:	2e00      	cmp	r6, #0
 8000394:	d061      	beq.n	800045a <__udivmoddi4+0x16a>
 8000396:	fa24 f40e 	lsr.w	r4, r4, lr
 800039a:	2300      	movs	r3, #0
 800039c:	6034      	str	r4, [r6, #0]
 800039e:	6073      	str	r3, [r6, #4]
 80003a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d907      	bls.n	80003b8 <__udivmoddi4+0xc8>
 80003a8:	2e00      	cmp	r6, #0
 80003aa:	d054      	beq.n	8000456 <__udivmoddi4+0x166>
 80003ac:	2100      	movs	r1, #0
 80003ae:	e886 0021 	stmia.w	r6, {r0, r5}
 80003b2:	4608      	mov	r0, r1
 80003b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b8:	fab3 f183 	clz	r1, r3
 80003bc:	2900      	cmp	r1, #0
 80003be:	f040 808e 	bne.w	80004de <__udivmoddi4+0x1ee>
 80003c2:	42ab      	cmp	r3, r5
 80003c4:	d302      	bcc.n	80003cc <__udivmoddi4+0xdc>
 80003c6:	4282      	cmp	r2, r0
 80003c8:	f200 80fa 	bhi.w	80005c0 <__udivmoddi4+0x2d0>
 80003cc:	1a84      	subs	r4, r0, r2
 80003ce:	eb65 0503 	sbc.w	r5, r5, r3
 80003d2:	2001      	movs	r0, #1
 80003d4:	46ac      	mov	ip, r5
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d03f      	beq.n	800045a <__udivmoddi4+0x16a>
 80003da:	e886 1010 	stmia.w	r6, {r4, ip}
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	b912      	cbnz	r2, 80003ea <__udivmoddi4+0xfa>
 80003e4:	2701      	movs	r7, #1
 80003e6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003ea:	fab7 fe87 	clz	lr, r7
 80003ee:	f1be 0f00 	cmp.w	lr, #0
 80003f2:	d134      	bne.n	800045e <__udivmoddi4+0x16e>
 80003f4:	1beb      	subs	r3, r5, r7
 80003f6:	0c3a      	lsrs	r2, r7, #16
 80003f8:	fa1f fc87 	uxth.w	ip, r7
 80003fc:	2101      	movs	r1, #1
 80003fe:	fbb3 f8f2 	udiv	r8, r3, r2
 8000402:	0c25      	lsrs	r5, r4, #16
 8000404:	fb02 3318 	mls	r3, r2, r8, r3
 8000408:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800040c:	fb0c f308 	mul.w	r3, ip, r8
 8000410:	42ab      	cmp	r3, r5
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x134>
 8000414:	19ed      	adds	r5, r5, r7
 8000416:	f108 30ff 	add.w	r0, r8, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x132>
 800041c:	42ab      	cmp	r3, r5
 800041e:	f200 80d1 	bhi.w	80005c4 <__udivmoddi4+0x2d4>
 8000422:	4680      	mov	r8, r0
 8000424:	1aed      	subs	r5, r5, r3
 8000426:	b2a3      	uxth	r3, r4
 8000428:	fbb5 f0f2 	udiv	r0, r5, r2
 800042c:	fb02 5510 	mls	r5, r2, r0, r5
 8000430:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000434:	fb0c fc00 	mul.w	ip, ip, r0
 8000438:	45a4      	cmp	ip, r4
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x15c>
 800043c:	19e4      	adds	r4, r4, r7
 800043e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x15a>
 8000444:	45a4      	cmp	ip, r4
 8000446:	f200 80b8 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 800044a:	4618      	mov	r0, r3
 800044c:	eba4 040c 	sub.w	r4, r4, ip
 8000450:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000454:	e79d      	b.n	8000392 <__udivmoddi4+0xa2>
 8000456:	4631      	mov	r1, r6
 8000458:	4630      	mov	r0, r6
 800045a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045e:	f1ce 0420 	rsb	r4, lr, #32
 8000462:	fa05 f30e 	lsl.w	r3, r5, lr
 8000466:	fa07 f70e 	lsl.w	r7, r7, lr
 800046a:	fa20 f804 	lsr.w	r8, r0, r4
 800046e:	0c3a      	lsrs	r2, r7, #16
 8000470:	fa25 f404 	lsr.w	r4, r5, r4
 8000474:	ea48 0803 	orr.w	r8, r8, r3
 8000478:	fbb4 f1f2 	udiv	r1, r4, r2
 800047c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000480:	fb02 4411 	mls	r4, r2, r1, r4
 8000484:	fa1f fc87 	uxth.w	ip, r7
 8000488:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800048c:	fb01 f30c 	mul.w	r3, r1, ip
 8000490:	42ab      	cmp	r3, r5
 8000492:	fa00 f40e 	lsl.w	r4, r0, lr
 8000496:	d909      	bls.n	80004ac <__udivmoddi4+0x1bc>
 8000498:	19ed      	adds	r5, r5, r7
 800049a:	f101 30ff 	add.w	r0, r1, #4294967295
 800049e:	f080 808a 	bcs.w	80005b6 <__udivmoddi4+0x2c6>
 80004a2:	42ab      	cmp	r3, r5
 80004a4:	f240 8087 	bls.w	80005b6 <__udivmoddi4+0x2c6>
 80004a8:	3902      	subs	r1, #2
 80004aa:	443d      	add	r5, r7
 80004ac:	1aeb      	subs	r3, r5, r3
 80004ae:	fa1f f588 	uxth.w	r5, r8
 80004b2:	fbb3 f0f2 	udiv	r0, r3, r2
 80004b6:	fb02 3310 	mls	r3, r2, r0, r3
 80004ba:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004be:	fb00 f30c 	mul.w	r3, r0, ip
 80004c2:	42ab      	cmp	r3, r5
 80004c4:	d907      	bls.n	80004d6 <__udivmoddi4+0x1e6>
 80004c6:	19ed      	adds	r5, r5, r7
 80004c8:	f100 38ff 	add.w	r8, r0, #4294967295
 80004cc:	d26f      	bcs.n	80005ae <__udivmoddi4+0x2be>
 80004ce:	42ab      	cmp	r3, r5
 80004d0:	d96d      	bls.n	80005ae <__udivmoddi4+0x2be>
 80004d2:	3802      	subs	r0, #2
 80004d4:	443d      	add	r5, r7
 80004d6:	1aeb      	subs	r3, r5, r3
 80004d8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004dc:	e78f      	b.n	80003fe <__udivmoddi4+0x10e>
 80004de:	f1c1 0720 	rsb	r7, r1, #32
 80004e2:	fa22 f807 	lsr.w	r8, r2, r7
 80004e6:	408b      	lsls	r3, r1
 80004e8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ec:	ea48 0303 	orr.w	r3, r8, r3
 80004f0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004f4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004f8:	40fd      	lsrs	r5, r7
 80004fa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004fe:	fbb5 f9fc 	udiv	r9, r5, ip
 8000502:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000506:	fb0c 5519 	mls	r5, ip, r9, r5
 800050a:	fa1f f883 	uxth.w	r8, r3
 800050e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000512:	fb09 f408 	mul.w	r4, r9, r8
 8000516:	42ac      	cmp	r4, r5
 8000518:	fa02 f201 	lsl.w	r2, r2, r1
 800051c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000520:	d908      	bls.n	8000534 <__udivmoddi4+0x244>
 8000522:	18ed      	adds	r5, r5, r3
 8000524:	f109 30ff 	add.w	r0, r9, #4294967295
 8000528:	d243      	bcs.n	80005b2 <__udivmoddi4+0x2c2>
 800052a:	42ac      	cmp	r4, r5
 800052c:	d941      	bls.n	80005b2 <__udivmoddi4+0x2c2>
 800052e:	f1a9 0902 	sub.w	r9, r9, #2
 8000532:	441d      	add	r5, r3
 8000534:	1b2d      	subs	r5, r5, r4
 8000536:	fa1f fe8e 	uxth.w	lr, lr
 800053a:	fbb5 f0fc 	udiv	r0, r5, ip
 800053e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000542:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000546:	fb00 f808 	mul.w	r8, r0, r8
 800054a:	45a0      	cmp	r8, r4
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x26e>
 800054e:	18e4      	adds	r4, r4, r3
 8000550:	f100 35ff 	add.w	r5, r0, #4294967295
 8000554:	d229      	bcs.n	80005aa <__udivmoddi4+0x2ba>
 8000556:	45a0      	cmp	r8, r4
 8000558:	d927      	bls.n	80005aa <__udivmoddi4+0x2ba>
 800055a:	3802      	subs	r0, #2
 800055c:	441c      	add	r4, r3
 800055e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000562:	eba4 0408 	sub.w	r4, r4, r8
 8000566:	fba0 8902 	umull	r8, r9, r0, r2
 800056a:	454c      	cmp	r4, r9
 800056c:	46c6      	mov	lr, r8
 800056e:	464d      	mov	r5, r9
 8000570:	d315      	bcc.n	800059e <__udivmoddi4+0x2ae>
 8000572:	d012      	beq.n	800059a <__udivmoddi4+0x2aa>
 8000574:	b156      	cbz	r6, 800058c <__udivmoddi4+0x29c>
 8000576:	ebba 030e 	subs.w	r3, sl, lr
 800057a:	eb64 0405 	sbc.w	r4, r4, r5
 800057e:	fa04 f707 	lsl.w	r7, r4, r7
 8000582:	40cb      	lsrs	r3, r1
 8000584:	431f      	orrs	r7, r3
 8000586:	40cc      	lsrs	r4, r1
 8000588:	6037      	str	r7, [r6, #0]
 800058a:	6074      	str	r4, [r6, #4]
 800058c:	2100      	movs	r1, #0
 800058e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000592:	4618      	mov	r0, r3
 8000594:	e6f8      	b.n	8000388 <__udivmoddi4+0x98>
 8000596:	4690      	mov	r8, r2
 8000598:	e6e0      	b.n	800035c <__udivmoddi4+0x6c>
 800059a:	45c2      	cmp	sl, r8
 800059c:	d2ea      	bcs.n	8000574 <__udivmoddi4+0x284>
 800059e:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a2:	eb69 0503 	sbc.w	r5, r9, r3
 80005a6:	3801      	subs	r0, #1
 80005a8:	e7e4      	b.n	8000574 <__udivmoddi4+0x284>
 80005aa:	4628      	mov	r0, r5
 80005ac:	e7d7      	b.n	800055e <__udivmoddi4+0x26e>
 80005ae:	4640      	mov	r0, r8
 80005b0:	e791      	b.n	80004d6 <__udivmoddi4+0x1e6>
 80005b2:	4681      	mov	r9, r0
 80005b4:	e7be      	b.n	8000534 <__udivmoddi4+0x244>
 80005b6:	4601      	mov	r1, r0
 80005b8:	e778      	b.n	80004ac <__udivmoddi4+0x1bc>
 80005ba:	3802      	subs	r0, #2
 80005bc:	443c      	add	r4, r7
 80005be:	e745      	b.n	800044c <__udivmoddi4+0x15c>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e708      	b.n	80003d6 <__udivmoddi4+0xe6>
 80005c4:	f1a8 0802 	sub.w	r8, r8, #2
 80005c8:	443d      	add	r5, r7
 80005ca:	e72b      	b.n	8000424 <__udivmoddi4+0x134>

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <EXTI15_10_IRQHandler>:
 *
 * \param[in] None.
 * \retval    None.
 */
void EXTI15_10_IRQHandler(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
    uint16_t GPIO_Pin;

    /* Get GPIO_Pin */
    if (__HAL_GPIO_EXTI_GET_IT(CONF_WINC_SPI_INT_PIN))
 80005d6:	4b08      	ldr	r3, [pc, #32]	; (80005f8 <EXTI15_10_IRQHandler+0x28>)
 80005d8:	695b      	ldr	r3, [r3, #20]
 80005da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d002      	beq.n	80005e8 <EXTI15_10_IRQHandler+0x18>
    {
        GPIO_Pin = CONF_WINC_SPI_INT_PIN;
 80005e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80005e6:	80fb      	strh	r3, [r7, #6]
    }

    HAL_GPIO_EXTI_IRQHandler(GPIO_Pin);
 80005e8:	88fb      	ldrh	r3, [r7, #6]
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 ff5a 	bl	80014a4 <HAL_GPIO_EXTI_IRQHandler>
}
 80005f0:	bf00      	nop
 80005f2:	3708      	adds	r7, #8
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40013c00 	.word	0x40013c00

080005fc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == CONF_WINC_SPI_INT_PIN)
 8000606:	88fb      	ldrh	r3, [r7, #6]
 8000608:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800060c:	d101      	bne.n	8000612 <HAL_GPIO_EXTI_Callback+0x16>
    {
        isr();
 800060e:	f002 fccd 	bl	8002fac <isr>
    }
}
 8000612:	bf00      	nop
 8000614:	3708      	adds	r7, #8
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
	...

0800061c <__io_putchar>:


PUTCHAR_PROTOTYPE
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000624:	1d39      	adds	r1, r7, #4
 8000626:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800062a:	2201      	movs	r2, #1
 800062c:	4803      	ldr	r0, [pc, #12]	; (800063c <__io_putchar+0x20>)
 800062e:	f001 fe82 	bl	8002336 <HAL_UART_Transmit>

  return ch;
 8000632:	687b      	ldr	r3, [r7, #4]
}
 8000634:	4618      	mov	r0, r3
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	200001dc 	.word	0x200001dc

08000640 <wifi_cb>:

static void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b08a      	sub	sp, #40	; 0x28
 8000644:	af02      	add	r7, sp, #8
 8000646:	4603      	mov	r3, r0
 8000648:	6039      	str	r1, [r7, #0]
 800064a:	71fb      	strb	r3, [r7, #7]
	switch (u8MsgType) {
 800064c:	79fb      	ldrb	r3, [r7, #7]
 800064e:	3b11      	subs	r3, #17
 8000650:	2b21      	cmp	r3, #33	; 0x21
 8000652:	f200 80df 	bhi.w	8000814 <wifi_cb+0x1d4>
 8000656:	a201      	add	r2, pc, #4	; (adr r2, 800065c <wifi_cb+0x1c>)
 8000658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800065c:	080006e5 	.word	0x080006e5
 8000660:	08000815 	.word	0x08000815
 8000664:	08000717 	.word	0x08000717
 8000668:	08000815 	.word	0x08000815
 800066c:	08000815 	.word	0x08000815
 8000670:	08000815 	.word	0x08000815
 8000674:	08000815 	.word	0x08000815
 8000678:	08000815 	.word	0x08000815
 800067c:	08000815 	.word	0x08000815
 8000680:	08000815 	.word	0x08000815
 8000684:	08000815 	.word	0x08000815
 8000688:	08000815 	.word	0x08000815
 800068c:	08000815 	.word	0x08000815
 8000690:	08000815 	.word	0x08000815
 8000694:	08000815 	.word	0x08000815
 8000698:	08000815 	.word	0x08000815
 800069c:	08000815 	.word	0x08000815
 80006a0:	08000815 	.word	0x08000815
 80006a4:	08000815 	.word	0x08000815
 80006a8:	08000815 	.word	0x08000815
 80006ac:	08000815 	.word	0x08000815
 80006b0:	08000815 	.word	0x08000815
 80006b4:	08000815 	.word	0x08000815
 80006b8:	08000815 	.word	0x08000815
 80006bc:	08000815 	.word	0x08000815
 80006c0:	08000815 	.word	0x08000815
 80006c4:	08000815 	.word	0x08000815
 80006c8:	080007bb 	.word	0x080007bb
 80006cc:	08000815 	.word	0x08000815
 80006d0:	08000815 	.word	0x08000815
 80006d4:	08000815 	.word	0x08000815
 80006d8:	08000815 	.word	0x08000815
 80006dc:	08000815 	.word	0x08000815
 80006e0:	080007e3 	.word	0x080007e3
	case M2M_WIFI_RESP_SCAN_DONE:
	{
		tstrM2mScanDone *pstrInfo = (tstrM2mScanDone *)pvMsg;
 80006e4:	683b      	ldr	r3, [r7, #0]
 80006e6:	61fb      	str	r3, [r7, #28]
		scan_request_index = 0;
 80006e8:	4b4e      	ldr	r3, [pc, #312]	; (8000824 <wifi_cb+0x1e4>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	701a      	strb	r2, [r3, #0]
		if (pstrInfo->u8NumofCh >= 1) {
 80006ee:	69fb      	ldr	r3, [r7, #28]
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d00b      	beq.n	800070e <wifi_cb+0xce>
			m2m_wifi_req_scan_result(scan_request_index);
 80006f6:	4b4b      	ldr	r3, [pc, #300]	; (8000824 <wifi_cb+0x1e4>)
 80006f8:	781b      	ldrb	r3, [r3, #0]
 80006fa:	4618      	mov	r0, r3
 80006fc:	f003 fbd4 	bl	8003ea8 <m2m_wifi_req_scan_result>
			scan_request_index++;
 8000700:	4b48      	ldr	r3, [pc, #288]	; (8000824 <wifi_cb+0x1e4>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	3301      	adds	r3, #1
 8000706:	b2da      	uxtb	r2, r3
 8000708:	4b46      	ldr	r3, [pc, #280]	; (8000824 <wifi_cb+0x1e4>)
 800070a:	701a      	strb	r2, [r3, #0]
		} else {
			m2m_wifi_request_scan(M2M_WIFI_CH_ALL);
		}

		break;
 800070c:	e085      	b.n	800081a <wifi_cb+0x1da>
			m2m_wifi_request_scan(M2M_WIFI_CH_ALL);
 800070e:	20ff      	movs	r0, #255	; 0xff
 8000710:	f003 fb8c 	bl	8003e2c <m2m_wifi_request_scan>
		break;
 8000714:	e081      	b.n	800081a <wifi_cb+0x1da>
	}

	case M2M_WIFI_RESP_SCAN_RESULT:
	{
		tstrM2mWifiscanResult *pstrScanResult = (tstrM2mWifiscanResult *)pvMsg;
 8000716:	683b      	ldr	r3, [r7, #0]
 8000718:	61bb      	str	r3, [r7, #24]
		uint16_t demo_ssid_len;
		uint16_t scan_ssid_len = strlen((const char *)pstrScanResult->au8SSID);
 800071a:	69bb      	ldr	r3, [r7, #24]
 800071c:	330a      	adds	r3, #10
 800071e:	4618      	mov	r0, r3
 8000720:	f7ff fd76 	bl	8000210 <strlen>
 8000724:	4603      	mov	r3, r0
 8000726:	82fb      	strh	r3, [r7, #22]

		/* display founded AP. */
		printf("[%d] SSID:%s\r\n", scan_request_index, pstrScanResult->au8SSID);
 8000728:	4b3e      	ldr	r3, [pc, #248]	; (8000824 <wifi_cb+0x1e4>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	4619      	mov	r1, r3
 800072e:	69bb      	ldr	r3, [r7, #24]
 8000730:	330a      	adds	r3, #10
 8000732:	461a      	mov	r2, r3
 8000734:	483c      	ldr	r0, [pc, #240]	; (8000828 <wifi_cb+0x1e8>)
 8000736:	f004 ff65 	bl	8005604 <iprintf>

		num_founded_ap = m2m_wifi_get_num_ap_found();
 800073a:	f003 fbd3 	bl	8003ee4 <m2m_wifi_get_num_ap_found>
 800073e:	4603      	mov	r3, r0
 8000740:	461a      	mov	r2, r3
 8000742:	4b3a      	ldr	r3, [pc, #232]	; (800082c <wifi_cb+0x1ec>)
 8000744:	701a      	strb	r2, [r3, #0]
		if (scan_ssid_len) {
 8000746:	8afb      	ldrh	r3, [r7, #22]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d01c      	beq.n	8000786 <wifi_cb+0x146>
			/* check same SSID. */
			demo_ssid_len = strlen((const char *)MAIN_WLAN_SSID);
 800074c:	2304      	movs	r3, #4
 800074e:	82bb      	strh	r3, [r7, #20]
			if
			(
 8000750:	8aba      	ldrh	r2, [r7, #20]
 8000752:	8afb      	ldrh	r3, [r7, #22]
 8000754:	429a      	cmp	r2, r3
 8000756:	d116      	bne.n	8000786 <wifi_cb+0x146>
				(demo_ssid_len == scan_ssid_len) &&
				(!memcmp(pstrScanResult->au8SSID, (uint8_t *)MAIN_WLAN_SSID, demo_ssid_len))
 8000758:	69bb      	ldr	r3, [r7, #24]
 800075a:	330a      	adds	r3, #10
 800075c:	8aba      	ldrh	r2, [r7, #20]
 800075e:	4934      	ldr	r1, [pc, #208]	; (8000830 <wifi_cb+0x1f0>)
 8000760:	4618      	mov	r0, r3
 8000762:	f004 ff37 	bl	80055d4 <memcmp>
 8000766:	4603      	mov	r3, r0
				(demo_ssid_len == scan_ssid_len) &&
 8000768:	2b00      	cmp	r3, #0
 800076a:	d10c      	bne.n	8000786 <wifi_cb+0x146>
			) {
				/* A scan result matches an entry in the preferred AP List.
				 * Initiate a connection request.
				 */
				printf("Found %s \r\n", MAIN_WLAN_SSID);
 800076c:	4930      	ldr	r1, [pc, #192]	; (8000830 <wifi_cb+0x1f0>)
 800076e:	4831      	ldr	r0, [pc, #196]	; (8000834 <wifi_cb+0x1f4>)
 8000770:	f004 ff48 	bl	8005604 <iprintf>
				m2m_wifi_connect((char *)MAIN_WLAN_SSID,
 8000774:	23ff      	movs	r3, #255	; 0xff
 8000776:	9300      	str	r3, [sp, #0]
 8000778:	4b2f      	ldr	r3, [pc, #188]	; (8000838 <wifi_cb+0x1f8>)
 800077a:	2202      	movs	r2, #2
 800077c:	2105      	movs	r1, #5
 800077e:	482c      	ldr	r0, [pc, #176]	; (8000830 <wifi_cb+0x1f0>)
 8000780:	f003 fa03 	bl	8003b8a <m2m_wifi_connect>
						sizeof(MAIN_WLAN_SSID),
						MAIN_WLAN_AUTH,
						(void *)MAIN_WLAN_PSK,
						M2M_WIFI_CH_ALL);
				break;
 8000784:	e049      	b.n	800081a <wifi_cb+0x1da>
			}
		}

		if (scan_request_index < num_founded_ap) {
 8000786:	4b27      	ldr	r3, [pc, #156]	; (8000824 <wifi_cb+0x1e4>)
 8000788:	781a      	ldrb	r2, [r3, #0]
 800078a:	4b28      	ldr	r3, [pc, #160]	; (800082c <wifi_cb+0x1ec>)
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	429a      	cmp	r2, r3
 8000790:	d20b      	bcs.n	80007aa <wifi_cb+0x16a>
			m2m_wifi_req_scan_result(scan_request_index);
 8000792:	4b24      	ldr	r3, [pc, #144]	; (8000824 <wifi_cb+0x1e4>)
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	4618      	mov	r0, r3
 8000798:	f003 fb86 	bl	8003ea8 <m2m_wifi_req_scan_result>
			scan_request_index++;
 800079c:	4b21      	ldr	r3, [pc, #132]	; (8000824 <wifi_cb+0x1e4>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	3301      	adds	r3, #1
 80007a2:	b2da      	uxtb	r2, r3
 80007a4:	4b1f      	ldr	r3, [pc, #124]	; (8000824 <wifi_cb+0x1e4>)
 80007a6:	701a      	strb	r2, [r3, #0]
		} else {
			printf("can not find AP %s\r\n", MAIN_WLAN_SSID);
			m2m_wifi_request_scan(M2M_WIFI_CH_ALL);
		}

		break;
 80007a8:	e037      	b.n	800081a <wifi_cb+0x1da>
			printf("can not find AP %s\r\n", MAIN_WLAN_SSID);
 80007aa:	4921      	ldr	r1, [pc, #132]	; (8000830 <wifi_cb+0x1f0>)
 80007ac:	4823      	ldr	r0, [pc, #140]	; (800083c <wifi_cb+0x1fc>)
 80007ae:	f004 ff29 	bl	8005604 <iprintf>
			m2m_wifi_request_scan(M2M_WIFI_CH_ALL);
 80007b2:	20ff      	movs	r0, #255	; 0xff
 80007b4:	f003 fb3a 	bl	8003e2c <m2m_wifi_request_scan>
		break;
 80007b8:	e02f      	b.n	800081a <wifi_cb+0x1da>
	}

	case M2M_WIFI_RESP_CON_STATE_CHANGED:
	{
		tstrM2mWifiStateChanged *pstrWifiState = (tstrM2mWifiStateChanged *)pvMsg;
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	613b      	str	r3, [r7, #16]
		if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
 80007be:	693b      	ldr	r3, [r7, #16]
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	2b01      	cmp	r3, #1
 80007c4:	d102      	bne.n	80007cc <wifi_cb+0x18c>
			m2m_wifi_request_dhcp_client();
 80007c6:	f003 fb28 	bl	8003e1a <m2m_wifi_request_dhcp_client>

			/* Request scan. */
			m2m_wifi_request_scan(M2M_WIFI_CH_ALL);
		}

		break;
 80007ca:	e025      	b.n	8000818 <wifi_cb+0x1d8>
		} else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
 80007cc:	693b      	ldr	r3, [r7, #16]
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d121      	bne.n	8000818 <wifi_cb+0x1d8>
			printf("Wi-Fi disconnected\r\n");
 80007d4:	481a      	ldr	r0, [pc, #104]	; (8000840 <wifi_cb+0x200>)
 80007d6:	f004 ff89 	bl	80056ec <puts>
			m2m_wifi_request_scan(M2M_WIFI_CH_ALL);
 80007da:	20ff      	movs	r0, #255	; 0xff
 80007dc:	f003 fb26 	bl	8003e2c <m2m_wifi_request_scan>
		break;
 80007e0:	e01a      	b.n	8000818 <wifi_cb+0x1d8>
	}

	case M2M_WIFI_REQ_DHCP_CONF:
	{
		uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	60fb      	str	r3, [r7, #12]
		printf("Wi-Fi connected\r\n");
 80007e6:	4817      	ldr	r0, [pc, #92]	; (8000844 <wifi_cb+0x204>)
 80007e8:	f004 ff80 	bl	80056ec <puts>
		printf("Wi-Fi IP is %u.%u.%u.%u\r\n",
				pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	781b      	ldrb	r3, [r3, #0]
		printf("Wi-Fi IP is %u.%u.%u.%u\r\n",
 80007f0:	4619      	mov	r1, r3
				pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	3301      	adds	r3, #1
 80007f6:	781b      	ldrb	r3, [r3, #0]
		printf("Wi-Fi IP is %u.%u.%u.%u\r\n",
 80007f8:	461a      	mov	r2, r3
				pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	3302      	adds	r3, #2
 80007fe:	781b      	ldrb	r3, [r3, #0]
		printf("Wi-Fi IP is %u.%u.%u.%u\r\n",
 8000800:	4618      	mov	r0, r3
				pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	3303      	adds	r3, #3
 8000806:	781b      	ldrb	r3, [r3, #0]
		printf("Wi-Fi IP is %u.%u.%u.%u\r\n",
 8000808:	9300      	str	r3, [sp, #0]
 800080a:	4603      	mov	r3, r0
 800080c:	480e      	ldr	r0, [pc, #56]	; (8000848 <wifi_cb+0x208>)
 800080e:	f004 fef9 	bl	8005604 <iprintf>
		break;
 8000812:	e002      	b.n	800081a <wifi_cb+0x1da>
	}

	default:
	{
		break;
 8000814:	bf00      	nop
 8000816:	e000      	b.n	800081a <wifi_cb+0x1da>
		break;
 8000818:	bf00      	nop
	}
	}
}
 800081a:	bf00      	nop
 800081c:	3720      	adds	r7, #32
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	20000090 	.word	0x20000090
 8000828:	080064d4 	.word	0x080064d4
 800082c:	20000091 	.word	0x20000091
 8000830:	080064e4 	.word	0x080064e4
 8000834:	080064ec 	.word	0x080064ec
 8000838:	080064f8 	.word	0x080064f8
 800083c:	08006504 	.word	0x08006504
 8000840:	0800651c 	.word	0x0800651c
 8000844:	08006530 	.word	0x08006530
 8000848:	08006544 	.word	0x08006544

0800084c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b088      	sub	sp, #32
 8000850:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000852:	f000 fac7 	bl	8000de4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000856:	f000 f83b 	bl	80008d0 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
//  MX_GPIO_Init();
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_SET);
 800085a:	2201      	movs	r2, #1
 800085c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000860:	4817      	ldr	r0, [pc, #92]	; (80008c0 <main+0x74>)
 8000862:	f000 fe05 	bl	8001470 <HAL_GPIO_WritePin>
  MX_SPI2_Init();
 8000866:	f000 f89f 	bl	80009a8 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 800086a:	f000 f8d3 	bl	8000a14 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	tstrWifiInitParam param;
	int8_t ret;
	printf("Bismillah\n");
 800086e:	4815      	ldr	r0, [pc, #84]	; (80008c4 <main+0x78>)
 8000870:	f004 ff3c 	bl	80056ec <puts>

	/* Initialize the BSP. */
	nm_bsp_init();
 8000874:	f002 fa2e 	bl	8002cd4 <nm_bsp_init>

	/* Initialize Wi-Fi parameters structure. */
	/* Initialize Wi-Fi parameters structure. */
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
 8000878:	1d3b      	adds	r3, r7, #4
 800087a:	2218      	movs	r2, #24
 800087c:	2100      	movs	r1, #0
 800087e:	4618      	mov	r0, r3
 8000880:	f004 feb7 	bl	80055f2 <memset>

	/* Initialize Wi-Fi driver with data and status callbacks. */
	param.pfAppWifiCb = wifi_cb;
 8000884:	4b10      	ldr	r3, [pc, #64]	; (80008c8 <main+0x7c>)
 8000886:	607b      	str	r3, [r7, #4]
	ret = m2m_wifi_init(&param);
 8000888:	1d3b      	adds	r3, r7, #4
 800088a:	4618      	mov	r0, r3
 800088c:	f003 f8ee 	bl	8003a6c <m2m_wifi_init>
 8000890:	4603      	mov	r3, r0
 8000892:	77fb      	strb	r3, [r7, #31]
	if (M2M_SUCCESS != ret) {
 8000894:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d006      	beq.n	80008aa <main+0x5e>
		printf("main: m2m_wifi_init call error!(%d)\r\n", ret);
 800089c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80008a0:	4619      	mov	r1, r3
 80008a2:	480a      	ldr	r0, [pc, #40]	; (80008cc <main+0x80>)
 80008a4:	f004 feae 	bl	8005604 <iprintf>
		while (1) {
 80008a8:	e7fe      	b.n	80008a8 <main+0x5c>
		}
	}

	/* Request scan. */
	m2m_wifi_request_scan(M2M_WIFI_CH_ALL);
 80008aa:	20ff      	movs	r0, #255	; 0xff
 80008ac:	f003 fabe 	bl	8003e2c <m2m_wifi_request_scan>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
		/* Handle pending events from network controller. */
		while (m2m_wifi_handle_events(NULL) != M2M_SUCCESS) {
 80008b0:	bf00      	nop
 80008b2:	2000      	movs	r0, #0
 80008b4:	f003 f95e 	bl	8003b74 <m2m_wifi_handle_events>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d1f9      	bne.n	80008b2 <main+0x66>
 80008be:	e7f7      	b.n	80008b0 <main+0x64>
 80008c0:	40020400 	.word	0x40020400
 80008c4:	08006560 	.word	0x08006560
 80008c8:	08000641 	.word	0x08000641
 80008cc:	0800656c 	.word	0x0800656c

080008d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b094      	sub	sp, #80	; 0x50
 80008d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	2234      	movs	r2, #52	; 0x34
 80008dc:	2100      	movs	r1, #0
 80008de:	4618      	mov	r0, r3
 80008e0:	f004 fe87 	bl	80055f2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008e4:	f107 0308 	add.w	r3, r7, #8
 80008e8:	2200      	movs	r2, #0
 80008ea:	601a      	str	r2, [r3, #0]
 80008ec:	605a      	str	r2, [r3, #4]
 80008ee:	609a      	str	r2, [r3, #8]
 80008f0:	60da      	str	r2, [r3, #12]
 80008f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f4:	2300      	movs	r3, #0
 80008f6:	607b      	str	r3, [r7, #4]
 80008f8:	4a29      	ldr	r2, [pc, #164]	; (80009a0 <SystemClock_Config+0xd0>)
 80008fa:	4b29      	ldr	r3, [pc, #164]	; (80009a0 <SystemClock_Config+0xd0>)
 80008fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000902:	6413      	str	r3, [r2, #64]	; 0x40
 8000904:	4b26      	ldr	r3, [pc, #152]	; (80009a0 <SystemClock_Config+0xd0>)
 8000906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000908:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800090c:	607b      	str	r3, [r7, #4]
 800090e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000910:	2300      	movs	r3, #0
 8000912:	603b      	str	r3, [r7, #0]
 8000914:	4a23      	ldr	r2, [pc, #140]	; (80009a4 <SystemClock_Config+0xd4>)
 8000916:	4b23      	ldr	r3, [pc, #140]	; (80009a4 <SystemClock_Config+0xd4>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800091e:	6013      	str	r3, [r2, #0]
 8000920:	4b20      	ldr	r3, [pc, #128]	; (80009a4 <SystemClock_Config+0xd4>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000928:	603b      	str	r3, [r7, #0]
 800092a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800092c:	2302      	movs	r3, #2
 800092e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000930:	2301      	movs	r3, #1
 8000932:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000934:	2310      	movs	r3, #16
 8000936:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000938:	2302      	movs	r3, #2
 800093a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800093c:	2300      	movs	r3, #0
 800093e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000940:	2310      	movs	r3, #16
 8000942:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000944:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000948:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800094a:	2304      	movs	r3, #4
 800094c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800094e:	2304      	movs	r3, #4
 8000950:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000952:	2302      	movs	r3, #2
 8000954:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000956:	f107 031c 	add.w	r3, r7, #28
 800095a:	4618      	mov	r0, r3
 800095c:	f000 ffac 	bl	80018b8 <HAL_RCC_OscConfig>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000966:	f000 f87f 	bl	8000a68 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800096a:	230f      	movs	r3, #15
 800096c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800096e:	2302      	movs	r3, #2
 8000970:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000972:	2300      	movs	r3, #0
 8000974:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000976:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800097a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800097c:	2300      	movs	r3, #0
 800097e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000980:	f107 0308 	add.w	r3, r7, #8
 8000984:	2102      	movs	r1, #2
 8000986:	4618      	mov	r0, r3
 8000988:	f000 fda4 	bl	80014d4 <HAL_RCC_ClockConfig>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000992:	f000 f869 	bl	8000a68 <Error_Handler>
  }
}
 8000996:	bf00      	nop
 8000998:	3750      	adds	r7, #80	; 0x50
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	40023800 	.word	0x40023800
 80009a4:	40007000 	.word	0x40007000

080009a8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80009ac:	4b17      	ldr	r3, [pc, #92]	; (8000a0c <MX_SPI2_Init+0x64>)
 80009ae:	4a18      	ldr	r2, [pc, #96]	; (8000a10 <MX_SPI2_Init+0x68>)
 80009b0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80009b2:	4b16      	ldr	r3, [pc, #88]	; (8000a0c <MX_SPI2_Init+0x64>)
 80009b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80009b8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80009ba:	4b14      	ldr	r3, [pc, #80]	; (8000a0c <MX_SPI2_Init+0x64>)
 80009bc:	2200      	movs	r2, #0
 80009be:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80009c0:	4b12      	ldr	r3, [pc, #72]	; (8000a0c <MX_SPI2_Init+0x64>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009c6:	4b11      	ldr	r3, [pc, #68]	; (8000a0c <MX_SPI2_Init+0x64>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009cc:	4b0f      	ldr	r3, [pc, #60]	; (8000a0c <MX_SPI2_Init+0x64>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80009d2:	4b0e      	ldr	r3, [pc, #56]	; (8000a0c <MX_SPI2_Init+0x64>)
 80009d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009d8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80009da:	4b0c      	ldr	r3, [pc, #48]	; (8000a0c <MX_SPI2_Init+0x64>)
 80009dc:	2208      	movs	r2, #8
 80009de:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009e0:	4b0a      	ldr	r3, [pc, #40]	; (8000a0c <MX_SPI2_Init+0x64>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80009e6:	4b09      	ldr	r3, [pc, #36]	; (8000a0c <MX_SPI2_Init+0x64>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009ec:	4b07      	ldr	r3, [pc, #28]	; (8000a0c <MX_SPI2_Init+0x64>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80009f2:	4b06      	ldr	r3, [pc, #24]	; (8000a0c <MX_SPI2_Init+0x64>)
 80009f4:	220a      	movs	r2, #10
 80009f6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80009f8:	4804      	ldr	r0, [pc, #16]	; (8000a0c <MX_SPI2_Init+0x64>)
 80009fa:	f001 f99f 	bl	8001d3c <HAL_SPI_Init>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000a04:	f000 f830 	bl	8000a68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000a08:	bf00      	nop
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	20000220 	.word	0x20000220
 8000a10:	40003800 	.word	0x40003800

08000a14 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a18:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a1a:	4a12      	ldr	r2, [pc, #72]	; (8000a64 <MX_USART2_UART_Init+0x50>)
 8000a1c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a1e:	4b10      	ldr	r3, [pc, #64]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a24:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a26:	4b0e      	ldr	r3, [pc, #56]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a2c:	4b0c      	ldr	r3, [pc, #48]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a32:	4b0b      	ldr	r3, [pc, #44]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a38:	4b09      	ldr	r3, [pc, #36]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a3a:	220c      	movs	r2, #12
 8000a3c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a3e:	4b08      	ldr	r3, [pc, #32]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a44:	4b06      	ldr	r3, [pc, #24]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a4a:	4805      	ldr	r0, [pc, #20]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a4c:	f001 fc26 	bl	800229c <HAL_UART_Init>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a56:	f000 f807 	bl	8000a68 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	200001dc 	.word	0x200001dc
 8000a64:	40004400 	.word	0x40004400

08000a68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000a6c:	bf00      	nop
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
	...

08000a78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	607b      	str	r3, [r7, #4]
 8000a82:	4a10      	ldr	r2, [pc, #64]	; (8000ac4 <HAL_MspInit+0x4c>)
 8000a84:	4b0f      	ldr	r3, [pc, #60]	; (8000ac4 <HAL_MspInit+0x4c>)
 8000a86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a8c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a8e:	4b0d      	ldr	r3, [pc, #52]	; (8000ac4 <HAL_MspInit+0x4c>)
 8000a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	603b      	str	r3, [r7, #0]
 8000a9e:	4a09      	ldr	r2, [pc, #36]	; (8000ac4 <HAL_MspInit+0x4c>)
 8000aa0:	4b08      	ldr	r3, [pc, #32]	; (8000ac4 <HAL_MspInit+0x4c>)
 8000aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8000aaa:	4b06      	ldr	r3, [pc, #24]	; (8000ac4 <HAL_MspInit+0x4c>)
 8000aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ab2:	603b      	str	r3, [r7, #0]
 8000ab4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ab6:	2007      	movs	r0, #7
 8000ab8:	f000 fb18 	bl	80010ec <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000abc:	bf00      	nop
 8000abe:	3708      	adds	r7, #8
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	40023800 	.word	0x40023800

08000ac8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b08a      	sub	sp, #40	; 0x28
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad0:	f107 0314 	add.w	r3, r7, #20
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	601a      	str	r2, [r3, #0]
 8000ad8:	605a      	str	r2, [r3, #4]
 8000ada:	609a      	str	r2, [r3, #8]
 8000adc:	60da      	str	r2, [r3, #12]
 8000ade:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a28      	ldr	r2, [pc, #160]	; (8000b88 <HAL_SPI_MspInit+0xc0>)
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	d14a      	bne.n	8000b80 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000aea:	2300      	movs	r3, #0
 8000aec:	613b      	str	r3, [r7, #16]
 8000aee:	4a27      	ldr	r2, [pc, #156]	; (8000b8c <HAL_SPI_MspInit+0xc4>)
 8000af0:	4b26      	ldr	r3, [pc, #152]	; (8000b8c <HAL_SPI_MspInit+0xc4>)
 8000af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000af8:	6413      	str	r3, [r2, #64]	; 0x40
 8000afa:	4b24      	ldr	r3, [pc, #144]	; (8000b8c <HAL_SPI_MspInit+0xc4>)
 8000afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b02:	613b      	str	r3, [r7, #16]
 8000b04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	60fb      	str	r3, [r7, #12]
 8000b0a:	4a20      	ldr	r2, [pc, #128]	; (8000b8c <HAL_SPI_MspInit+0xc4>)
 8000b0c:	4b1f      	ldr	r3, [pc, #124]	; (8000b8c <HAL_SPI_MspInit+0xc4>)
 8000b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b10:	f043 0304 	orr.w	r3, r3, #4
 8000b14:	6313      	str	r3, [r2, #48]	; 0x30
 8000b16:	4b1d      	ldr	r3, [pc, #116]	; (8000b8c <HAL_SPI_MspInit+0xc4>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1a:	f003 0304 	and.w	r3, r3, #4
 8000b1e:	60fb      	str	r3, [r7, #12]
 8000b20:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	60bb      	str	r3, [r7, #8]
 8000b26:	4a19      	ldr	r2, [pc, #100]	; (8000b8c <HAL_SPI_MspInit+0xc4>)
 8000b28:	4b18      	ldr	r3, [pc, #96]	; (8000b8c <HAL_SPI_MspInit+0xc4>)
 8000b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2c:	f043 0302 	orr.w	r3, r3, #2
 8000b30:	6313      	str	r3, [r2, #48]	; 0x30
 8000b32:	4b16      	ldr	r3, [pc, #88]	; (8000b8c <HAL_SPI_MspInit+0xc4>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b36:	f003 0302 	and.w	r3, r3, #2
 8000b3a:	60bb      	str	r3, [r7, #8]
 8000b3c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b3e:	230c      	movs	r3, #12
 8000b40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b42:	2302      	movs	r3, #2
 8000b44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	2300      	movs	r3, #0
 8000b48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b4a:	2303      	movs	r3, #3
 8000b4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b4e:	2305      	movs	r3, #5
 8000b50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b52:	f107 0314 	add.w	r3, r7, #20
 8000b56:	4619      	mov	r1, r3
 8000b58:	480d      	ldr	r0, [pc, #52]	; (8000b90 <HAL_SPI_MspInit+0xc8>)
 8000b5a:	f000 fb17 	bl	800118c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b64:	2302      	movs	r3, #2
 8000b66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b6c:	2303      	movs	r3, #3
 8000b6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b70:	2305      	movs	r3, #5
 8000b72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b74:	f107 0314 	add.w	r3, r7, #20
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4806      	ldr	r0, [pc, #24]	; (8000b94 <HAL_SPI_MspInit+0xcc>)
 8000b7c:	f000 fb06 	bl	800118c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000b80:	bf00      	nop
 8000b82:	3728      	adds	r7, #40	; 0x28
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	40003800 	.word	0x40003800
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	40020800 	.word	0x40020800
 8000b94:	40020400 	.word	0x40020400

08000b98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b08a      	sub	sp, #40	; 0x28
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba0:	f107 0314 	add.w	r3, r7, #20
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	601a      	str	r2, [r3, #0]
 8000ba8:	605a      	str	r2, [r3, #4]
 8000baa:	609a      	str	r2, [r3, #8]
 8000bac:	60da      	str	r2, [r3, #12]
 8000bae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a19      	ldr	r2, [pc, #100]	; (8000c1c <HAL_UART_MspInit+0x84>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d12b      	bne.n	8000c12 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	613b      	str	r3, [r7, #16]
 8000bbe:	4a18      	ldr	r2, [pc, #96]	; (8000c20 <HAL_UART_MspInit+0x88>)
 8000bc0:	4b17      	ldr	r3, [pc, #92]	; (8000c20 <HAL_UART_MspInit+0x88>)
 8000bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bc8:	6413      	str	r3, [r2, #64]	; 0x40
 8000bca:	4b15      	ldr	r3, [pc, #84]	; (8000c20 <HAL_UART_MspInit+0x88>)
 8000bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bd2:	613b      	str	r3, [r7, #16]
 8000bd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	4a11      	ldr	r2, [pc, #68]	; (8000c20 <HAL_UART_MspInit+0x88>)
 8000bdc:	4b10      	ldr	r3, [pc, #64]	; (8000c20 <HAL_UART_MspInit+0x88>)
 8000bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be0:	f043 0301 	orr.w	r3, r3, #1
 8000be4:	6313      	str	r3, [r2, #48]	; 0x30
 8000be6:	4b0e      	ldr	r3, [pc, #56]	; (8000c20 <HAL_UART_MspInit+0x88>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bea:	f003 0301 	and.w	r3, r3, #1
 8000bee:	60fb      	str	r3, [r7, #12]
 8000bf0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000bf2:	230c      	movs	r3, #12
 8000bf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bfe:	2303      	movs	r3, #3
 8000c00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c02:	2307      	movs	r3, #7
 8000c04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c06:	f107 0314 	add.w	r3, r7, #20
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4805      	ldr	r0, [pc, #20]	; (8000c24 <HAL_UART_MspInit+0x8c>)
 8000c0e:	f000 fabd 	bl	800118c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c12:	bf00      	nop
 8000c14:	3728      	adds	r7, #40	; 0x28
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	40004400 	.word	0x40004400
 8000c20:	40023800 	.word	0x40023800
 8000c24:	40020000 	.word	0x40020000

08000c28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000c2c:	bf00      	nop
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c36:	b480      	push	{r7}
 8000c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c3a:	e7fe      	b.n	8000c3a <HardFault_Handler+0x4>

08000c3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c40:	e7fe      	b.n	8000c40 <MemManage_Handler+0x4>

08000c42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c42:	b480      	push	{r7}
 8000c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c46:	e7fe      	b.n	8000c46 <BusFault_Handler+0x4>

08000c48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c4c:	e7fe      	b.n	8000c4c <UsageFault_Handler+0x4>

08000c4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c52:	bf00      	nop
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr

08000c5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c60:	bf00      	nop
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr

08000c6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c6e:	bf00      	nop
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr

08000c78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c7c:	f000 f904 	bl	8000e88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c80:	bf00      	nop
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c84:	b590      	push	{r4, r7, lr}
 8000c86:	b087      	sub	sp, #28
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	60f8      	str	r0, [r7, #12]
 8000c8c:	60b9      	str	r1, [r7, #8]
 8000c8e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c90:	2300      	movs	r3, #0
 8000c92:	617b      	str	r3, [r7, #20]
 8000c94:	e00a      	b.n	8000cac <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000c96:	68bc      	ldr	r4, [r7, #8]
 8000c98:	1c63      	adds	r3, r4, #1
 8000c9a:	60bb      	str	r3, [r7, #8]
 8000c9c:	f3af 8000 	nop.w
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	3301      	adds	r3, #1
 8000caa:	617b      	str	r3, [r7, #20]
 8000cac:	697a      	ldr	r2, [r7, #20]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	dbf0      	blt.n	8000c96 <_read+0x12>
	}

return len;
 8000cb4:	687b      	ldr	r3, [r7, #4]
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	371c      	adds	r7, #28
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd90      	pop	{r4, r7, pc}

08000cbe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cbe:	b580      	push	{r7, lr}
 8000cc0:	b086      	sub	sp, #24
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	60f8      	str	r0, [r7, #12]
 8000cc6:	60b9      	str	r1, [r7, #8]
 8000cc8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cca:	2300      	movs	r3, #0
 8000ccc:	617b      	str	r3, [r7, #20]
 8000cce:	e009      	b.n	8000ce4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	1c5a      	adds	r2, r3, #1
 8000cd4:	60ba      	str	r2, [r7, #8]
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f7ff fc9f 	bl	800061c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	617b      	str	r3, [r7, #20]
 8000ce4:	697a      	ldr	r2, [r7, #20]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	dbf1      	blt.n	8000cd0 <_write+0x12>
	}
	return len;
 8000cec:	687b      	ldr	r3, [r7, #4]
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3718      	adds	r7, #24
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
	...

08000cf8 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000d00:	4b11      	ldr	r3, [pc, #68]	; (8000d48 <_sbrk+0x50>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d102      	bne.n	8000d0e <_sbrk+0x16>
		heap_end = &end;
 8000d08:	4b0f      	ldr	r3, [pc, #60]	; (8000d48 <_sbrk+0x50>)
 8000d0a:	4a10      	ldr	r2, [pc, #64]	; (8000d4c <_sbrk+0x54>)
 8000d0c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000d0e:	4b0e      	ldr	r3, [pc, #56]	; (8000d48 <_sbrk+0x50>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000d14:	4b0c      	ldr	r3, [pc, #48]	; (8000d48 <_sbrk+0x50>)
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	4413      	add	r3, r2
 8000d1c:	466a      	mov	r2, sp
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d907      	bls.n	8000d32 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8000d22:	f004 fc2d 	bl	8005580 <__errno>
 8000d26:	4602      	mov	r2, r0
 8000d28:	230c      	movs	r3, #12
 8000d2a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d30:	e006      	b.n	8000d40 <_sbrk+0x48>
	}

	heap_end += incr;
 8000d32:	4b05      	ldr	r3, [pc, #20]	; (8000d48 <_sbrk+0x50>)
 8000d34:	681a      	ldr	r2, [r3, #0]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	4413      	add	r3, r2
 8000d3a:	4a03      	ldr	r2, [pc, #12]	; (8000d48 <_sbrk+0x50>)
 8000d3c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000d3e:	68fb      	ldr	r3, [r7, #12]
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3710      	adds	r7, #16
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	20000094 	.word	0x20000094
 8000d4c:	200002a4 	.word	0x200002a4

08000d50 <_close>:

int _close(int file)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
	return -1;
 8000d58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr

08000d68 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d78:	605a      	str	r2, [r3, #4]
	return 0;
 8000d7a:	2300      	movs	r3, #0
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	370c      	adds	r7, #12
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr

08000d88 <_isatty>:

int _isatty(int file)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
	return 1;
 8000d90:	2301      	movs	r3, #1
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	370c      	adds	r7, #12
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr

08000d9e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d9e:	b480      	push	{r7}
 8000da0:	b085      	sub	sp, #20
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	60f8      	str	r0, [r7, #12]
 8000da6:	60b9      	str	r1, [r7, #8]
 8000da8:	607a      	str	r2, [r7, #4]
	return 0;
 8000daa:	2300      	movs	r3, #0
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	3714      	adds	r7, #20
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr

08000db8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dbc:	4a08      	ldr	r2, [pc, #32]	; (8000de0 <SystemInit+0x28>)
 8000dbe:	4b08      	ldr	r3, [pc, #32]	; (8000de0 <SystemInit+0x28>)
 8000dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000dc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000dc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000dcc:	4b04      	ldr	r3, [pc, #16]	; (8000de0 <SystemInit+0x28>)
 8000dce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000dd2:	609a      	str	r2, [r3, #8]
#endif
}
 8000dd4:	bf00      	nop
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	e000ed00 	.word	0xe000ed00

08000de4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000de8:	4a0e      	ldr	r2, [pc, #56]	; (8000e24 <HAL_Init+0x40>)
 8000dea:	4b0e      	ldr	r3, [pc, #56]	; (8000e24 <HAL_Init+0x40>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000df2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000df4:	4a0b      	ldr	r2, [pc, #44]	; (8000e24 <HAL_Init+0x40>)
 8000df6:	4b0b      	ldr	r3, [pc, #44]	; (8000e24 <HAL_Init+0x40>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dfe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e00:	4a08      	ldr	r2, [pc, #32]	; (8000e24 <HAL_Init+0x40>)
 8000e02:	4b08      	ldr	r3, [pc, #32]	; (8000e24 <HAL_Init+0x40>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e0c:	2003      	movs	r0, #3
 8000e0e:	f000 f96d 	bl	80010ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e12:	2000      	movs	r0, #0
 8000e14:	f000 f808 	bl	8000e28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e18:	f7ff fe2e 	bl	8000a78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e1c:	2300      	movs	r3, #0
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	40023c00 	.word	0x40023c00

08000e28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e30:	4b12      	ldr	r3, [pc, #72]	; (8000e7c <HAL_InitTick+0x54>)
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	4b12      	ldr	r3, [pc, #72]	; (8000e80 <HAL_InitTick+0x58>)
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	4619      	mov	r1, r3
 8000e3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e46:	4618      	mov	r0, r3
 8000e48:	f000 f993 	bl	8001172 <HAL_SYSTICK_Config>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
 8000e54:	e00e      	b.n	8000e74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2b0f      	cmp	r3, #15
 8000e5a:	d80a      	bhi.n	8000e72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	6879      	ldr	r1, [r7, #4]
 8000e60:	f04f 30ff 	mov.w	r0, #4294967295
 8000e64:	f000 f94d 	bl	8001102 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e68:	4a06      	ldr	r2, [pc, #24]	; (8000e84 <HAL_InitTick+0x5c>)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	e000      	b.n	8000e74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e72:	2301      	movs	r3, #1
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	20000000 	.word	0x20000000
 8000e80:	20000008 	.word	0x20000008
 8000e84:	20000004 	.word	0x20000004

08000e88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e8c:	4b06      	ldr	r3, [pc, #24]	; (8000ea8 <HAL_IncTick+0x20>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	461a      	mov	r2, r3
 8000e92:	4b06      	ldr	r3, [pc, #24]	; (8000eac <HAL_IncTick+0x24>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4413      	add	r3, r2
 8000e98:	4a04      	ldr	r2, [pc, #16]	; (8000eac <HAL_IncTick+0x24>)
 8000e9a:	6013      	str	r3, [r2, #0]
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	20000008 	.word	0x20000008
 8000eac:	2000021c 	.word	0x2000021c

08000eb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000eb4:	4b03      	ldr	r3, [pc, #12]	; (8000ec4 <HAL_GetTick+0x14>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	2000021c 	.word	0x2000021c

08000ec8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ed0:	f7ff ffee 	bl	8000eb0 <HAL_GetTick>
 8000ed4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ee0:	d005      	beq.n	8000eee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ee2:	4b09      	ldr	r3, [pc, #36]	; (8000f08 <HAL_Delay+0x40>)
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	4413      	add	r3, r2
 8000eec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000eee:	bf00      	nop
 8000ef0:	f7ff ffde 	bl	8000eb0 <HAL_GetTick>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	68bb      	ldr	r3, [r7, #8]
 8000ef8:	1ad2      	subs	r2, r2, r3
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	d3f7      	bcc.n	8000ef0 <HAL_Delay+0x28>
  {
  }
}
 8000f00:	bf00      	nop
 8000f02:	3710      	adds	r7, #16
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	20000008 	.word	0x20000008

08000f0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b085      	sub	sp, #20
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	f003 0307 	and.w	r3, r3, #7
 8000f1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f1c:	4b0c      	ldr	r3, [pc, #48]	; (8000f50 <__NVIC_SetPriorityGrouping+0x44>)
 8000f1e:	68db      	ldr	r3, [r3, #12]
 8000f20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f22:	68ba      	ldr	r2, [r7, #8]
 8000f24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f28:	4013      	ands	r3, r2
 8000f2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f3e:	4a04      	ldr	r2, [pc, #16]	; (8000f50 <__NVIC_SetPriorityGrouping+0x44>)
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	60d3      	str	r3, [r2, #12]
}
 8000f44:	bf00      	nop
 8000f46:	3714      	adds	r7, #20
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	e000ed00 	.word	0xe000ed00

08000f54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f58:	4b04      	ldr	r3, [pc, #16]	; (8000f6c <__NVIC_GetPriorityGrouping+0x18>)
 8000f5a:	68db      	ldr	r3, [r3, #12]
 8000f5c:	0a1b      	lsrs	r3, r3, #8
 8000f5e:	f003 0307 	and.w	r3, r3, #7
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	db0b      	blt.n	8000f9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f82:	4909      	ldr	r1, [pc, #36]	; (8000fa8 <__NVIC_EnableIRQ+0x38>)
 8000f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f88:	095b      	lsrs	r3, r3, #5
 8000f8a:	79fa      	ldrb	r2, [r7, #7]
 8000f8c:	f002 021f 	and.w	r2, r2, #31
 8000f90:	2001      	movs	r0, #1
 8000f92:	fa00 f202 	lsl.w	r2, r0, r2
 8000f96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f9a:	bf00      	nop
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	e000e100 	.word	0xe000e100

08000fac <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	db10      	blt.n	8000fe0 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fbe:	490b      	ldr	r1, [pc, #44]	; (8000fec <__NVIC_DisableIRQ+0x40>)
 8000fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc4:	095b      	lsrs	r3, r3, #5
 8000fc6:	79fa      	ldrb	r2, [r7, #7]
 8000fc8:	f002 021f 	and.w	r2, r2, #31
 8000fcc:	2001      	movs	r0, #1
 8000fce:	fa00 f202 	lsl.w	r2, r0, r2
 8000fd2:	3320      	adds	r3, #32
 8000fd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000fd8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000fdc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8000fe0:	bf00      	nop
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr
 8000fec:	e000e100 	.word	0xe000e100

08000ff0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	6039      	str	r1, [r7, #0]
 8000ffa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001000:	2b00      	cmp	r3, #0
 8001002:	db0a      	blt.n	800101a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001004:	490d      	ldr	r1, [pc, #52]	; (800103c <__NVIC_SetPriority+0x4c>)
 8001006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100a:	683a      	ldr	r2, [r7, #0]
 800100c:	b2d2      	uxtb	r2, r2
 800100e:	0112      	lsls	r2, r2, #4
 8001010:	b2d2      	uxtb	r2, r2
 8001012:	440b      	add	r3, r1
 8001014:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001018:	e00a      	b.n	8001030 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101a:	4909      	ldr	r1, [pc, #36]	; (8001040 <__NVIC_SetPriority+0x50>)
 800101c:	79fb      	ldrb	r3, [r7, #7]
 800101e:	f003 030f 	and.w	r3, r3, #15
 8001022:	3b04      	subs	r3, #4
 8001024:	683a      	ldr	r2, [r7, #0]
 8001026:	b2d2      	uxtb	r2, r2
 8001028:	0112      	lsls	r2, r2, #4
 800102a:	b2d2      	uxtb	r2, r2
 800102c:	440b      	add	r3, r1
 800102e:	761a      	strb	r2, [r3, #24]
}
 8001030:	bf00      	nop
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	e000e100 	.word	0xe000e100
 8001040:	e000ed00 	.word	0xe000ed00

08001044 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001044:	b480      	push	{r7}
 8001046:	b089      	sub	sp, #36	; 0x24
 8001048:	af00      	add	r7, sp, #0
 800104a:	60f8      	str	r0, [r7, #12]
 800104c:	60b9      	str	r1, [r7, #8]
 800104e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	f003 0307 	and.w	r3, r3, #7
 8001056:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	f1c3 0307 	rsb	r3, r3, #7
 800105e:	2b04      	cmp	r3, #4
 8001060:	bf28      	it	cs
 8001062:	2304      	movcs	r3, #4
 8001064:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	3304      	adds	r3, #4
 800106a:	2b06      	cmp	r3, #6
 800106c:	d902      	bls.n	8001074 <NVIC_EncodePriority+0x30>
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	3b03      	subs	r3, #3
 8001072:	e000      	b.n	8001076 <NVIC_EncodePriority+0x32>
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001078:	2201      	movs	r2, #1
 800107a:	69bb      	ldr	r3, [r7, #24]
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	1e5a      	subs	r2, r3, #1
 8001082:	68bb      	ldr	r3, [r7, #8]
 8001084:	401a      	ands	r2, r3
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800108a:	2101      	movs	r1, #1
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	fa01 f303 	lsl.w	r3, r1, r3
 8001092:	1e59      	subs	r1, r3, #1
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001098:	4313      	orrs	r3, r2
         );
}
 800109a:	4618      	mov	r0, r3
 800109c:	3724      	adds	r7, #36	; 0x24
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
	...

080010a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	3b01      	subs	r3, #1
 80010b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010b8:	d301      	bcc.n	80010be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010ba:	2301      	movs	r3, #1
 80010bc:	e00f      	b.n	80010de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010be:	4a0a      	ldr	r2, [pc, #40]	; (80010e8 <SysTick_Config+0x40>)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	3b01      	subs	r3, #1
 80010c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010c6:	210f      	movs	r1, #15
 80010c8:	f04f 30ff 	mov.w	r0, #4294967295
 80010cc:	f7ff ff90 	bl	8000ff0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010d0:	4b05      	ldr	r3, [pc, #20]	; (80010e8 <SysTick_Config+0x40>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010d6:	4b04      	ldr	r3, [pc, #16]	; (80010e8 <SysTick_Config+0x40>)
 80010d8:	2207      	movs	r2, #7
 80010da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010dc:	2300      	movs	r3, #0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	e000e010 	.word	0xe000e010

080010ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f7ff ff09 	bl	8000f0c <__NVIC_SetPriorityGrouping>
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001102:	b580      	push	{r7, lr}
 8001104:	b086      	sub	sp, #24
 8001106:	af00      	add	r7, sp, #0
 8001108:	4603      	mov	r3, r0
 800110a:	60b9      	str	r1, [r7, #8]
 800110c:	607a      	str	r2, [r7, #4]
 800110e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001110:	2300      	movs	r3, #0
 8001112:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001114:	f7ff ff1e 	bl	8000f54 <__NVIC_GetPriorityGrouping>
 8001118:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	68b9      	ldr	r1, [r7, #8]
 800111e:	6978      	ldr	r0, [r7, #20]
 8001120:	f7ff ff90 	bl	8001044 <NVIC_EncodePriority>
 8001124:	4602      	mov	r2, r0
 8001126:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800112a:	4611      	mov	r1, r2
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff ff5f 	bl	8000ff0 <__NVIC_SetPriority>
}
 8001132:	bf00      	nop
 8001134:	3718      	adds	r7, #24
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b082      	sub	sp, #8
 800113e:	af00      	add	r7, sp, #0
 8001140:	4603      	mov	r3, r0
 8001142:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff ff11 	bl	8000f70 <__NVIC_EnableIRQ>
}
 800114e:	bf00      	nop
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b082      	sub	sp, #8
 800115a:	af00      	add	r7, sp, #0
 800115c:	4603      	mov	r3, r0
 800115e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff ff21 	bl	8000fac <__NVIC_DisableIRQ>
}
 800116a:	bf00      	nop
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b082      	sub	sp, #8
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff ff94 	bl	80010a8 <SysTick_Config>
 8001180:	4603      	mov	r3, r0
}
 8001182:	4618      	mov	r0, r3
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
	...

0800118c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800118c:	b480      	push	{r7}
 800118e:	b089      	sub	sp, #36	; 0x24
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001196:	2300      	movs	r3, #0
 8001198:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800119a:	2300      	movs	r3, #0
 800119c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800119e:	2300      	movs	r3, #0
 80011a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011a2:	2300      	movs	r3, #0
 80011a4:	61fb      	str	r3, [r7, #28]
 80011a6:	e14d      	b.n	8001444 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011a8:	2201      	movs	r2, #1
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	fa02 f303 	lsl.w	r3, r2, r3
 80011b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	4013      	ands	r3, r2
 80011ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	f040 813c 	bne.w	800143e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d00b      	beq.n	80011e6 <HAL_GPIO_Init+0x5a>
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	d007      	beq.n	80011e6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011da:	2b11      	cmp	r3, #17
 80011dc:	d003      	beq.n	80011e6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	2b12      	cmp	r3, #18
 80011e4:	d130      	bne.n	8001248 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011ec:	69fb      	ldr	r3, [r7, #28]
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	2203      	movs	r2, #3
 80011f2:	fa02 f303 	lsl.w	r3, r2, r3
 80011f6:	43db      	mvns	r3, r3
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	4013      	ands	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	68da      	ldr	r2, [r3, #12]
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	005b      	lsls	r3, r3, #1
 8001206:	fa02 f303 	lsl.w	r3, r2, r3
 800120a:	69ba      	ldr	r2, [r7, #24]
 800120c:	4313      	orrs	r3, r2
 800120e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	69ba      	ldr	r2, [r7, #24]
 8001214:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800121c:	2201      	movs	r2, #1
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	fa02 f303 	lsl.w	r3, r2, r3
 8001224:	43db      	mvns	r3, r3
 8001226:	69ba      	ldr	r2, [r7, #24]
 8001228:	4013      	ands	r3, r2
 800122a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	091b      	lsrs	r3, r3, #4
 8001232:	f003 0201 	and.w	r2, r3, #1
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	fa02 f303 	lsl.w	r3, r2, r3
 800123c:	69ba      	ldr	r2, [r7, #24]
 800123e:	4313      	orrs	r3, r2
 8001240:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	68db      	ldr	r3, [r3, #12]
 800124c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	2203      	movs	r2, #3
 8001254:	fa02 f303 	lsl.w	r3, r2, r3
 8001258:	43db      	mvns	r3, r3
 800125a:	69ba      	ldr	r2, [r7, #24]
 800125c:	4013      	ands	r3, r2
 800125e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	689a      	ldr	r2, [r3, #8]
 8001264:	69fb      	ldr	r3, [r7, #28]
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	fa02 f303 	lsl.w	r3, r2, r3
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	4313      	orrs	r3, r2
 8001270:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	69ba      	ldr	r2, [r7, #24]
 8001276:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	2b02      	cmp	r3, #2
 800127e:	d003      	beq.n	8001288 <HAL_GPIO_Init+0xfc>
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	2b12      	cmp	r3, #18
 8001286:	d123      	bne.n	80012d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	08da      	lsrs	r2, r3, #3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	3208      	adds	r2, #8
 8001290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001294:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	f003 0307 	and.w	r3, r3, #7
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	220f      	movs	r2, #15
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	69ba      	ldr	r2, [r7, #24]
 80012a8:	4013      	ands	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	691a      	ldr	r2, [r3, #16]
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	f003 0307 	and.w	r3, r3, #7
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	fa02 f303 	lsl.w	r3, r2, r3
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	4313      	orrs	r3, r2
 80012c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	08da      	lsrs	r2, r3, #3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	3208      	adds	r2, #8
 80012ca:	69b9      	ldr	r1, [r7, #24]
 80012cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	2203      	movs	r2, #3
 80012dc:	fa02 f303 	lsl.w	r3, r2, r3
 80012e0:	43db      	mvns	r3, r3
 80012e2:	69ba      	ldr	r2, [r7, #24]
 80012e4:	4013      	ands	r3, r2
 80012e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f003 0203 	and.w	r2, r3, #3
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	fa02 f303 	lsl.w	r3, r2, r3
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	4313      	orrs	r3, r2
 80012fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	69ba      	ldr	r2, [r7, #24]
 8001302:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800130c:	2b00      	cmp	r3, #0
 800130e:	f000 8096 	beq.w	800143e <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001312:	2300      	movs	r3, #0
 8001314:	60fb      	str	r3, [r7, #12]
 8001316:	4a50      	ldr	r2, [pc, #320]	; (8001458 <HAL_GPIO_Init+0x2cc>)
 8001318:	4b4f      	ldr	r3, [pc, #316]	; (8001458 <HAL_GPIO_Init+0x2cc>)
 800131a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800131c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001320:	6453      	str	r3, [r2, #68]	; 0x44
 8001322:	4b4d      	ldr	r3, [pc, #308]	; (8001458 <HAL_GPIO_Init+0x2cc>)
 8001324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001326:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800132e:	4a4b      	ldr	r2, [pc, #300]	; (800145c <HAL_GPIO_Init+0x2d0>)
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	089b      	lsrs	r3, r3, #2
 8001334:	3302      	adds	r3, #2
 8001336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800133a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	f003 0303 	and.w	r3, r3, #3
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	220f      	movs	r2, #15
 8001346:	fa02 f303 	lsl.w	r3, r2, r3
 800134a:	43db      	mvns	r3, r3
 800134c:	69ba      	ldr	r2, [r7, #24]
 800134e:	4013      	ands	r3, r2
 8001350:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4a42      	ldr	r2, [pc, #264]	; (8001460 <HAL_GPIO_Init+0x2d4>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d00d      	beq.n	8001376 <HAL_GPIO_Init+0x1ea>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4a41      	ldr	r2, [pc, #260]	; (8001464 <HAL_GPIO_Init+0x2d8>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d007      	beq.n	8001372 <HAL_GPIO_Init+0x1e6>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4a40      	ldr	r2, [pc, #256]	; (8001468 <HAL_GPIO_Init+0x2dc>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d101      	bne.n	800136e <HAL_GPIO_Init+0x1e2>
 800136a:	2302      	movs	r3, #2
 800136c:	e004      	b.n	8001378 <HAL_GPIO_Init+0x1ec>
 800136e:	2307      	movs	r3, #7
 8001370:	e002      	b.n	8001378 <HAL_GPIO_Init+0x1ec>
 8001372:	2301      	movs	r3, #1
 8001374:	e000      	b.n	8001378 <HAL_GPIO_Init+0x1ec>
 8001376:	2300      	movs	r3, #0
 8001378:	69fa      	ldr	r2, [r7, #28]
 800137a:	f002 0203 	and.w	r2, r2, #3
 800137e:	0092      	lsls	r2, r2, #2
 8001380:	4093      	lsls	r3, r2
 8001382:	69ba      	ldr	r2, [r7, #24]
 8001384:	4313      	orrs	r3, r2
 8001386:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001388:	4934      	ldr	r1, [pc, #208]	; (800145c <HAL_GPIO_Init+0x2d0>)
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	089b      	lsrs	r3, r3, #2
 800138e:	3302      	adds	r3, #2
 8001390:	69ba      	ldr	r2, [r7, #24]
 8001392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001396:	4b35      	ldr	r3, [pc, #212]	; (800146c <HAL_GPIO_Init+0x2e0>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	43db      	mvns	r3, r3
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	4013      	ands	r3, r2
 80013a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d003      	beq.n	80013ba <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	4313      	orrs	r3, r2
 80013b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013ba:	4a2c      	ldr	r2, [pc, #176]	; (800146c <HAL_GPIO_Init+0x2e0>)
 80013bc:	69bb      	ldr	r3, [r7, #24]
 80013be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80013c0:	4b2a      	ldr	r3, [pc, #168]	; (800146c <HAL_GPIO_Init+0x2e0>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	43db      	mvns	r3, r3
 80013ca:	69ba      	ldr	r2, [r7, #24]
 80013cc:	4013      	ands	r3, r2
 80013ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d003      	beq.n	80013e4 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013e4:	4a21      	ldr	r2, [pc, #132]	; (800146c <HAL_GPIO_Init+0x2e0>)
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013ea:	4b20      	ldr	r3, [pc, #128]	; (800146c <HAL_GPIO_Init+0x2e0>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	43db      	mvns	r3, r3
 80013f4:	69ba      	ldr	r2, [r7, #24]
 80013f6:	4013      	ands	r3, r2
 80013f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001402:	2b00      	cmp	r3, #0
 8001404:	d003      	beq.n	800140e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	4313      	orrs	r3, r2
 800140c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800140e:	4a17      	ldr	r2, [pc, #92]	; (800146c <HAL_GPIO_Init+0x2e0>)
 8001410:	69bb      	ldr	r3, [r7, #24]
 8001412:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001414:	4b15      	ldr	r3, [pc, #84]	; (800146c <HAL_GPIO_Init+0x2e0>)
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	43db      	mvns	r3, r3
 800141e:	69ba      	ldr	r2, [r7, #24]
 8001420:	4013      	ands	r3, r2
 8001422:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800142c:	2b00      	cmp	r3, #0
 800142e:	d003      	beq.n	8001438 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	693b      	ldr	r3, [r7, #16]
 8001434:	4313      	orrs	r3, r2
 8001436:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001438:	4a0c      	ldr	r2, [pc, #48]	; (800146c <HAL_GPIO_Init+0x2e0>)
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	3301      	adds	r3, #1
 8001442:	61fb      	str	r3, [r7, #28]
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	2b0f      	cmp	r3, #15
 8001448:	f67f aeae 	bls.w	80011a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800144c:	bf00      	nop
 800144e:	3724      	adds	r7, #36	; 0x24
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	40023800 	.word	0x40023800
 800145c:	40013800 	.word	0x40013800
 8001460:	40020000 	.word	0x40020000
 8001464:	40020400 	.word	0x40020400
 8001468:	40020800 	.word	0x40020800
 800146c:	40013c00 	.word	0x40013c00

08001470 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	807b      	strh	r3, [r7, #2]
 800147c:	4613      	mov	r3, r2
 800147e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001480:	787b      	ldrb	r3, [r7, #1]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d003      	beq.n	800148e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001486:	887a      	ldrh	r2, [r7, #2]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800148c:	e003      	b.n	8001496 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800148e:	887b      	ldrh	r3, [r7, #2]
 8001490:	041a      	lsls	r2, r3, #16
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	619a      	str	r2, [r3, #24]
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
	...

080014a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80014ae:	4b08      	ldr	r3, [pc, #32]	; (80014d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80014b0:	695a      	ldr	r2, [r3, #20]
 80014b2:	88fb      	ldrh	r3, [r7, #6]
 80014b4:	4013      	ands	r3, r2
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d006      	beq.n	80014c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80014ba:	4a05      	ldr	r2, [pc, #20]	; (80014d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80014bc:	88fb      	ldrh	r3, [r7, #6]
 80014be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80014c0:	88fb      	ldrh	r3, [r7, #6]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff f89a 	bl	80005fc <HAL_GPIO_EXTI_Callback>
  }
}
 80014c8:	bf00      	nop
 80014ca:	3708      	adds	r7, #8
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40013c00 	.word	0x40013c00

080014d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d101      	bne.n	80014e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	e0cc      	b.n	8001682 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014e8:	4b68      	ldr	r3, [pc, #416]	; (800168c <HAL_RCC_ClockConfig+0x1b8>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 020f 	and.w	r2, r3, #15
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d20c      	bcs.n	8001510 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014f6:	4b65      	ldr	r3, [pc, #404]	; (800168c <HAL_RCC_ClockConfig+0x1b8>)
 80014f8:	683a      	ldr	r2, [r7, #0]
 80014fa:	b2d2      	uxtb	r2, r2
 80014fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014fe:	4b63      	ldr	r3, [pc, #396]	; (800168c <HAL_RCC_ClockConfig+0x1b8>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 020f 	and.w	r2, r3, #15
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	429a      	cmp	r2, r3
 800150a:	d001      	beq.n	8001510 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e0b8      	b.n	8001682 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 0302 	and.w	r3, r3, #2
 8001518:	2b00      	cmp	r3, #0
 800151a:	d020      	beq.n	800155e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f003 0304 	and.w	r3, r3, #4
 8001524:	2b00      	cmp	r3, #0
 8001526:	d005      	beq.n	8001534 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001528:	4a59      	ldr	r2, [pc, #356]	; (8001690 <HAL_RCC_ClockConfig+0x1bc>)
 800152a:	4b59      	ldr	r3, [pc, #356]	; (8001690 <HAL_RCC_ClockConfig+0x1bc>)
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001532:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f003 0308 	and.w	r3, r3, #8
 800153c:	2b00      	cmp	r3, #0
 800153e:	d005      	beq.n	800154c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001540:	4a53      	ldr	r2, [pc, #332]	; (8001690 <HAL_RCC_ClockConfig+0x1bc>)
 8001542:	4b53      	ldr	r3, [pc, #332]	; (8001690 <HAL_RCC_ClockConfig+0x1bc>)
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800154a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800154c:	4950      	ldr	r1, [pc, #320]	; (8001690 <HAL_RCC_ClockConfig+0x1bc>)
 800154e:	4b50      	ldr	r3, [pc, #320]	; (8001690 <HAL_RCC_ClockConfig+0x1bc>)
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	4313      	orrs	r3, r2
 800155c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	2b00      	cmp	r3, #0
 8001568:	d044      	beq.n	80015f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	2b01      	cmp	r3, #1
 8001570:	d107      	bne.n	8001582 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001572:	4b47      	ldr	r3, [pc, #284]	; (8001690 <HAL_RCC_ClockConfig+0x1bc>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d119      	bne.n	80015b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	e07f      	b.n	8001682 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	2b02      	cmp	r3, #2
 8001588:	d003      	beq.n	8001592 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800158e:	2b03      	cmp	r3, #3
 8001590:	d107      	bne.n	80015a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001592:	4b3f      	ldr	r3, [pc, #252]	; (8001690 <HAL_RCC_ClockConfig+0x1bc>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800159a:	2b00      	cmp	r3, #0
 800159c:	d109      	bne.n	80015b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800159e:	2301      	movs	r3, #1
 80015a0:	e06f      	b.n	8001682 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015a2:	4b3b      	ldr	r3, [pc, #236]	; (8001690 <HAL_RCC_ClockConfig+0x1bc>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d101      	bne.n	80015b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	e067      	b.n	8001682 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015b2:	4937      	ldr	r1, [pc, #220]	; (8001690 <HAL_RCC_ClockConfig+0x1bc>)
 80015b4:	4b36      	ldr	r3, [pc, #216]	; (8001690 <HAL_RCC_ClockConfig+0x1bc>)
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	f023 0203 	bic.w	r2, r3, #3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	4313      	orrs	r3, r2
 80015c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015c4:	f7ff fc74 	bl	8000eb0 <HAL_GetTick>
 80015c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015ca:	e00a      	b.n	80015e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015cc:	f7ff fc70 	bl	8000eb0 <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80015da:	4293      	cmp	r3, r2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e04f      	b.n	8001682 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015e2:	4b2b      	ldr	r3, [pc, #172]	; (8001690 <HAL_RCC_ClockConfig+0x1bc>)
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	f003 020c 	and.w	r2, r3, #12
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d1eb      	bne.n	80015cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80015f4:	4b25      	ldr	r3, [pc, #148]	; (800168c <HAL_RCC_ClockConfig+0x1b8>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f003 020f 	and.w	r2, r3, #15
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	429a      	cmp	r2, r3
 8001600:	d90c      	bls.n	800161c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001602:	4b22      	ldr	r3, [pc, #136]	; (800168c <HAL_RCC_ClockConfig+0x1b8>)
 8001604:	683a      	ldr	r2, [r7, #0]
 8001606:	b2d2      	uxtb	r2, r2
 8001608:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800160a:	4b20      	ldr	r3, [pc, #128]	; (800168c <HAL_RCC_ClockConfig+0x1b8>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 020f 	and.w	r2, r3, #15
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	429a      	cmp	r2, r3
 8001616:	d001      	beq.n	800161c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e032      	b.n	8001682 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f003 0304 	and.w	r3, r3, #4
 8001624:	2b00      	cmp	r3, #0
 8001626:	d008      	beq.n	800163a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001628:	4919      	ldr	r1, [pc, #100]	; (8001690 <HAL_RCC_ClockConfig+0x1bc>)
 800162a:	4b19      	ldr	r3, [pc, #100]	; (8001690 <HAL_RCC_ClockConfig+0x1bc>)
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	68db      	ldr	r3, [r3, #12]
 8001636:	4313      	orrs	r3, r2
 8001638:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 0308 	and.w	r3, r3, #8
 8001642:	2b00      	cmp	r3, #0
 8001644:	d009      	beq.n	800165a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001646:	4912      	ldr	r1, [pc, #72]	; (8001690 <HAL_RCC_ClockConfig+0x1bc>)
 8001648:	4b11      	ldr	r3, [pc, #68]	; (8001690 <HAL_RCC_ClockConfig+0x1bc>)
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	00db      	lsls	r3, r3, #3
 8001656:	4313      	orrs	r3, r2
 8001658:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800165a:	f000 f821 	bl	80016a0 <HAL_RCC_GetSysClockFreq>
 800165e:	4601      	mov	r1, r0
 8001660:	4b0b      	ldr	r3, [pc, #44]	; (8001690 <HAL_RCC_ClockConfig+0x1bc>)
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	091b      	lsrs	r3, r3, #4
 8001666:	f003 030f 	and.w	r3, r3, #15
 800166a:	4a0a      	ldr	r2, [pc, #40]	; (8001694 <HAL_RCC_ClockConfig+0x1c0>)
 800166c:	5cd3      	ldrb	r3, [r2, r3]
 800166e:	fa21 f303 	lsr.w	r3, r1, r3
 8001672:	4a09      	ldr	r2, [pc, #36]	; (8001698 <HAL_RCC_ClockConfig+0x1c4>)
 8001674:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001676:	4b09      	ldr	r3, [pc, #36]	; (800169c <HAL_RCC_ClockConfig+0x1c8>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff fbd4 	bl	8000e28 <HAL_InitTick>

  return HAL_OK;
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	3710      	adds	r7, #16
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40023c00 	.word	0x40023c00
 8001690:	40023800 	.word	0x40023800
 8001694:	08006654 	.word	0x08006654
 8001698:	20000000 	.word	0x20000000
 800169c:	20000004 	.word	0x20000004

080016a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016a4:	b08f      	sub	sp, #60	; 0x3c
 80016a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80016a8:	2300      	movs	r3, #0
 80016aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016ac:	2300      	movs	r3, #0
 80016ae:	637b      	str	r3, [r7, #52]	; 0x34
 80016b0:	2300      	movs	r3, #0
 80016b2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 80016b4:	2300      	movs	r3, #0
 80016b6:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016b8:	4b62      	ldr	r3, [pc, #392]	; (8001844 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	f003 030c 	and.w	r3, r3, #12
 80016c0:	2b04      	cmp	r3, #4
 80016c2:	d007      	beq.n	80016d4 <HAL_RCC_GetSysClockFreq+0x34>
 80016c4:	2b08      	cmp	r3, #8
 80016c6:	d008      	beq.n	80016da <HAL_RCC_GetSysClockFreq+0x3a>
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	f040 80b2 	bne.w	8001832 <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80016ce:	4b5e      	ldr	r3, [pc, #376]	; (8001848 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80016d0:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 80016d2:	e0b1      	b.n	8001838 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80016d4:	4b5d      	ldr	r3, [pc, #372]	; (800184c <HAL_RCC_GetSysClockFreq+0x1ac>)
 80016d6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80016d8:	e0ae      	b.n	8001838 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016da:	4b5a      	ldr	r3, [pc, #360]	; (8001844 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80016e2:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016e4:	4b57      	ldr	r3, [pc, #348]	; (8001844 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d04e      	beq.n	800178e <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016f0:	4b54      	ldr	r3, [pc, #336]	; (8001844 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	099b      	lsrs	r3, r3, #6
 80016f6:	f04f 0400 	mov.w	r4, #0
 80016fa:	f240 11ff 	movw	r1, #511	; 0x1ff
 80016fe:	f04f 0200 	mov.w	r2, #0
 8001702:	ea01 0103 	and.w	r1, r1, r3
 8001706:	ea02 0204 	and.w	r2, r2, r4
 800170a:	460b      	mov	r3, r1
 800170c:	4614      	mov	r4, r2
 800170e:	0160      	lsls	r0, r4, #5
 8001710:	6278      	str	r0, [r7, #36]	; 0x24
 8001712:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001714:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001718:	6278      	str	r0, [r7, #36]	; 0x24
 800171a:	015b      	lsls	r3, r3, #5
 800171c:	623b      	str	r3, [r7, #32]
 800171e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001722:	1a5b      	subs	r3, r3, r1
 8001724:	eb64 0402 	sbc.w	r4, r4, r2
 8001728:	ea4f 1984 	mov.w	r9, r4, lsl #6
 800172c:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8001730:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8001734:	ebb8 0803 	subs.w	r8, r8, r3
 8001738:	eb69 0904 	sbc.w	r9, r9, r4
 800173c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001740:	61fb      	str	r3, [r7, #28]
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001748:	61fb      	str	r3, [r7, #28]
 800174a:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800174e:	61bb      	str	r3, [r7, #24]
 8001750:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001754:	eb18 0801 	adds.w	r8, r8, r1
 8001758:	eb49 0902 	adc.w	r9, r9, r2
 800175c:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8001760:	617b      	str	r3, [r7, #20]
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8001768:	617b      	str	r3, [r7, #20]
 800176a:	ea4f 2348 	mov.w	r3, r8, lsl #9
 800176e:	613b      	str	r3, [r7, #16]
 8001770:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001774:	4640      	mov	r0, r8
 8001776:	4649      	mov	r1, r9
 8001778:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800177a:	f04f 0400 	mov.w	r4, #0
 800177e:	461a      	mov	r2, r3
 8001780:	4623      	mov	r3, r4
 8001782:	f7fe fd9d 	bl	80002c0 <__aeabi_uldivmod>
 8001786:	4603      	mov	r3, r0
 8001788:	460c      	mov	r4, r1
 800178a:	637b      	str	r3, [r7, #52]	; 0x34
 800178c:	e043      	b.n	8001816 <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800178e:	4b2d      	ldr	r3, [pc, #180]	; (8001844 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	099b      	lsrs	r3, r3, #6
 8001794:	f04f 0400 	mov.w	r4, #0
 8001798:	f240 11ff 	movw	r1, #511	; 0x1ff
 800179c:	f04f 0200 	mov.w	r2, #0
 80017a0:	ea01 0103 	and.w	r1, r1, r3
 80017a4:	ea02 0204 	and.w	r2, r2, r4
 80017a8:	460b      	mov	r3, r1
 80017aa:	4614      	mov	r4, r2
 80017ac:	0160      	lsls	r0, r4, #5
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	68f8      	ldr	r0, [r7, #12]
 80017b2:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	015b      	lsls	r3, r3, #5
 80017ba:	60bb      	str	r3, [r7, #8]
 80017bc:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80017c0:	1a5b      	subs	r3, r3, r1
 80017c2:	eb64 0402 	sbc.w	r4, r4, r2
 80017c6:	01a6      	lsls	r6, r4, #6
 80017c8:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 80017cc:	019d      	lsls	r5, r3, #6
 80017ce:	1aed      	subs	r5, r5, r3
 80017d0:	eb66 0604 	sbc.w	r6, r6, r4
 80017d4:	00f3      	lsls	r3, r6, #3
 80017d6:	607b      	str	r3, [r7, #4]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80017de:	607b      	str	r3, [r7, #4]
 80017e0:	00eb      	lsls	r3, r5, #3
 80017e2:	603b      	str	r3, [r7, #0]
 80017e4:	e897 0060 	ldmia.w	r7, {r5, r6}
 80017e8:	186d      	adds	r5, r5, r1
 80017ea:	eb46 0602 	adc.w	r6, r6, r2
 80017ee:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 80017f2:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 80017f6:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 80017fa:	4655      	mov	r5, sl
 80017fc:	465e      	mov	r6, fp
 80017fe:	4628      	mov	r0, r5
 8001800:	4631      	mov	r1, r6
 8001802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001804:	f04f 0400 	mov.w	r4, #0
 8001808:	461a      	mov	r2, r3
 800180a:	4623      	mov	r3, r4
 800180c:	f7fe fd58 	bl	80002c0 <__aeabi_uldivmod>
 8001810:	4603      	mov	r3, r0
 8001812:	460c      	mov	r4, r1
 8001814:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001816:	4b0b      	ldr	r3, [pc, #44]	; (8001844 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	0c1b      	lsrs	r3, r3, #16
 800181c:	f003 0303 	and.w	r3, r3, #3
 8001820:	3301      	adds	r3, #1
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 8001826:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800182a:	fbb2 f3f3 	udiv	r3, r2, r3
 800182e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001830:	e002      	b.n	8001838 <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001832:	4b05      	ldr	r3, [pc, #20]	; (8001848 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001834:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001836:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800183a:	4618      	mov	r0, r3
 800183c:	373c      	adds	r7, #60	; 0x3c
 800183e:	46bd      	mov	sp, r7
 8001840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001844:	40023800 	.word	0x40023800
 8001848:	00f42400 	.word	0x00f42400
 800184c:	007a1200 	.word	0x007a1200

08001850 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001854:	4b03      	ldr	r3, [pc, #12]	; (8001864 <HAL_RCC_GetHCLKFreq+0x14>)
 8001856:	681b      	ldr	r3, [r3, #0]
}
 8001858:	4618      	mov	r0, r3
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	20000000 	.word	0x20000000

08001868 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800186c:	f7ff fff0 	bl	8001850 <HAL_RCC_GetHCLKFreq>
 8001870:	4601      	mov	r1, r0
 8001872:	4b05      	ldr	r3, [pc, #20]	; (8001888 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	0a9b      	lsrs	r3, r3, #10
 8001878:	f003 0307 	and.w	r3, r3, #7
 800187c:	4a03      	ldr	r2, [pc, #12]	; (800188c <HAL_RCC_GetPCLK1Freq+0x24>)
 800187e:	5cd3      	ldrb	r3, [r2, r3]
 8001880:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001884:	4618      	mov	r0, r3
 8001886:	bd80      	pop	{r7, pc}
 8001888:	40023800 	.word	0x40023800
 800188c:	08006664 	.word	0x08006664

08001890 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001894:	f7ff ffdc 	bl	8001850 <HAL_RCC_GetHCLKFreq>
 8001898:	4601      	mov	r1, r0
 800189a:	4b05      	ldr	r3, [pc, #20]	; (80018b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	0b5b      	lsrs	r3, r3, #13
 80018a0:	f003 0307 	and.w	r3, r3, #7
 80018a4:	4a03      	ldr	r2, [pc, #12]	; (80018b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80018a6:	5cd3      	ldrb	r3, [r2, r3]
 80018a8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	40023800 	.word	0x40023800
 80018b4:	08006664 	.word	0x08006664

080018b8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b086      	sub	sp, #24
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018c0:	2300      	movs	r3, #0
 80018c2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 0301 	and.w	r3, r3, #1
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d075      	beq.n	80019bc <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80018d0:	4ba2      	ldr	r3, [pc, #648]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	f003 030c 	and.w	r3, r3, #12
 80018d8:	2b04      	cmp	r3, #4
 80018da:	d00c      	beq.n	80018f6 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018dc:	4b9f      	ldr	r3, [pc, #636]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80018e4:	2b08      	cmp	r3, #8
 80018e6:	d112      	bne.n	800190e <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018e8:	4b9c      	ldr	r3, [pc, #624]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80018f4:	d10b      	bne.n	800190e <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018f6:	4b99      	ldr	r3, [pc, #612]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d05b      	beq.n	80019ba <HAL_RCC_OscConfig+0x102>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d157      	bne.n	80019ba <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e20b      	b.n	8001d26 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001916:	d106      	bne.n	8001926 <HAL_RCC_OscConfig+0x6e>
 8001918:	4a90      	ldr	r2, [pc, #576]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 800191a:	4b90      	ldr	r3, [pc, #576]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001922:	6013      	str	r3, [r2, #0]
 8001924:	e01d      	b.n	8001962 <HAL_RCC_OscConfig+0xaa>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800192e:	d10c      	bne.n	800194a <HAL_RCC_OscConfig+0x92>
 8001930:	4a8a      	ldr	r2, [pc, #552]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 8001932:	4b8a      	ldr	r3, [pc, #552]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800193a:	6013      	str	r3, [r2, #0]
 800193c:	4a87      	ldr	r2, [pc, #540]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 800193e:	4b87      	ldr	r3, [pc, #540]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001946:	6013      	str	r3, [r2, #0]
 8001948:	e00b      	b.n	8001962 <HAL_RCC_OscConfig+0xaa>
 800194a:	4a84      	ldr	r2, [pc, #528]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 800194c:	4b83      	ldr	r3, [pc, #524]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001954:	6013      	str	r3, [r2, #0]
 8001956:	4a81      	ldr	r2, [pc, #516]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 8001958:	4b80      	ldr	r3, [pc, #512]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001960:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d013      	beq.n	8001992 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800196a:	f7ff faa1 	bl	8000eb0 <HAL_GetTick>
 800196e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001970:	e008      	b.n	8001984 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001972:	f7ff fa9d 	bl	8000eb0 <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b64      	cmp	r3, #100	; 0x64
 800197e:	d901      	bls.n	8001984 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e1d0      	b.n	8001d26 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001984:	4b75      	ldr	r3, [pc, #468]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800198c:	2b00      	cmp	r3, #0
 800198e:	d0f0      	beq.n	8001972 <HAL_RCC_OscConfig+0xba>
 8001990:	e014      	b.n	80019bc <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001992:	f7ff fa8d 	bl	8000eb0 <HAL_GetTick>
 8001996:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001998:	e008      	b.n	80019ac <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800199a:	f7ff fa89 	bl	8000eb0 <HAL_GetTick>
 800199e:	4602      	mov	r2, r0
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	2b64      	cmp	r3, #100	; 0x64
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e1bc      	b.n	8001d26 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019ac:	4b6b      	ldr	r3, [pc, #428]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1f0      	bne.n	800199a <HAL_RCC_OscConfig+0xe2>
 80019b8:	e000      	b.n	80019bc <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019ba:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0302 	and.w	r3, r3, #2
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d063      	beq.n	8001a90 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80019c8:	4b64      	ldr	r3, [pc, #400]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	f003 030c 	and.w	r3, r3, #12
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d00b      	beq.n	80019ec <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019d4:	4b61      	ldr	r3, [pc, #388]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80019dc:	2b08      	cmp	r3, #8
 80019de:	d11c      	bne.n	8001a1a <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019e0:	4b5e      	ldr	r3, [pc, #376]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d116      	bne.n	8001a1a <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019ec:	4b5b      	ldr	r3, [pc, #364]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f003 0302 	and.w	r3, r3, #2
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d005      	beq.n	8001a04 <HAL_RCC_OscConfig+0x14c>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d001      	beq.n	8001a04 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e190      	b.n	8001d26 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a04:	4955      	ldr	r1, [pc, #340]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 8001a06:	4b55      	ldr	r3, [pc, #340]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	691b      	ldr	r3, [r3, #16]
 8001a12:	00db      	lsls	r3, r3, #3
 8001a14:	4313      	orrs	r3, r2
 8001a16:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a18:	e03a      	b.n	8001a90 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	68db      	ldr	r3, [r3, #12]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d020      	beq.n	8001a64 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a22:	4b4f      	ldr	r3, [pc, #316]	; (8001b60 <HAL_RCC_OscConfig+0x2a8>)
 8001a24:	2201      	movs	r2, #1
 8001a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a28:	f7ff fa42 	bl	8000eb0 <HAL_GetTick>
 8001a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a2e:	e008      	b.n	8001a42 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a30:	f7ff fa3e 	bl	8000eb0 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e171      	b.n	8001d26 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a42:	4b46      	ldr	r3, [pc, #280]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d0f0      	beq.n	8001a30 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a4e:	4943      	ldr	r1, [pc, #268]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 8001a50:	4b42      	ldr	r3, [pc, #264]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	691b      	ldr	r3, [r3, #16]
 8001a5c:	00db      	lsls	r3, r3, #3
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	600b      	str	r3, [r1, #0]
 8001a62:	e015      	b.n	8001a90 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a64:	4b3e      	ldr	r3, [pc, #248]	; (8001b60 <HAL_RCC_OscConfig+0x2a8>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a6a:	f7ff fa21 	bl	8000eb0 <HAL_GetTick>
 8001a6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a70:	e008      	b.n	8001a84 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a72:	f7ff fa1d 	bl	8000eb0 <HAL_GetTick>
 8001a76:	4602      	mov	r2, r0
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	1ad3      	subs	r3, r2, r3
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d901      	bls.n	8001a84 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e150      	b.n	8001d26 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a84:	4b35      	ldr	r3, [pc, #212]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d1f0      	bne.n	8001a72 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 0308 	and.w	r3, r3, #8
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d030      	beq.n	8001afe <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	695b      	ldr	r3, [r3, #20]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d016      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001aa4:	4b2f      	ldr	r3, [pc, #188]	; (8001b64 <HAL_RCC_OscConfig+0x2ac>)
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aaa:	f7ff fa01 	bl	8000eb0 <HAL_GetTick>
 8001aae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ab0:	e008      	b.n	8001ac4 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ab2:	f7ff f9fd 	bl	8000eb0 <HAL_GetTick>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	1ad3      	subs	r3, r2, r3
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d901      	bls.n	8001ac4 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	e130      	b.n	8001d26 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ac4:	4b25      	ldr	r3, [pc, #148]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 8001ac6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ac8:	f003 0302 	and.w	r3, r3, #2
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d0f0      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x1fa>
 8001ad0:	e015      	b.n	8001afe <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ad2:	4b24      	ldr	r3, [pc, #144]	; (8001b64 <HAL_RCC_OscConfig+0x2ac>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ad8:	f7ff f9ea 	bl	8000eb0 <HAL_GetTick>
 8001adc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ade:	e008      	b.n	8001af2 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ae0:	f7ff f9e6 	bl	8000eb0 <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	2b02      	cmp	r3, #2
 8001aec:	d901      	bls.n	8001af2 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	e119      	b.n	8001d26 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001af2:	4b1a      	ldr	r3, [pc, #104]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 8001af4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d1f0      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0304 	and.w	r3, r3, #4
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	f000 809f 	beq.w	8001c4a <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b10:	4b12      	ldr	r3, [pc, #72]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 8001b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d10f      	bne.n	8001b3c <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	4a0e      	ldr	r2, [pc, #56]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 8001b22:	4b0e      	ldr	r3, [pc, #56]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 8001b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b2a:	6413      	str	r3, [r2, #64]	; 0x40
 8001b2c:	4b0b      	ldr	r3, [pc, #44]	; (8001b5c <HAL_RCC_OscConfig+0x2a4>)
 8001b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b34:	60fb      	str	r3, [r7, #12]
 8001b36:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b3c:	4b0a      	ldr	r3, [pc, #40]	; (8001b68 <HAL_RCC_OscConfig+0x2b0>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d120      	bne.n	8001b8a <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b48:	4a07      	ldr	r2, [pc, #28]	; (8001b68 <HAL_RCC_OscConfig+0x2b0>)
 8001b4a:	4b07      	ldr	r3, [pc, #28]	; (8001b68 <HAL_RCC_OscConfig+0x2b0>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b52:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b54:	f7ff f9ac 	bl	8000eb0 <HAL_GetTick>
 8001b58:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b5a:	e010      	b.n	8001b7e <HAL_RCC_OscConfig+0x2c6>
 8001b5c:	40023800 	.word	0x40023800
 8001b60:	42470000 	.word	0x42470000
 8001b64:	42470e80 	.word	0x42470e80
 8001b68:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b6c:	f7ff f9a0 	bl	8000eb0 <HAL_GetTick>
 8001b70:	4602      	mov	r2, r0
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d901      	bls.n	8001b7e <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	e0d3      	b.n	8001d26 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b7e:	4b6c      	ldr	r3, [pc, #432]	; (8001d30 <HAL_RCC_OscConfig+0x478>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d0f0      	beq.n	8001b6c <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d106      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x2e8>
 8001b92:	4a68      	ldr	r2, [pc, #416]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001b94:	4b67      	ldr	r3, [pc, #412]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001b96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b98:	f043 0301 	orr.w	r3, r3, #1
 8001b9c:	6713      	str	r3, [r2, #112]	; 0x70
 8001b9e:	e01c      	b.n	8001bda <HAL_RCC_OscConfig+0x322>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	2b05      	cmp	r3, #5
 8001ba6:	d10c      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x30a>
 8001ba8:	4a62      	ldr	r2, [pc, #392]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001baa:	4b62      	ldr	r3, [pc, #392]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001bac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bae:	f043 0304 	orr.w	r3, r3, #4
 8001bb2:	6713      	str	r3, [r2, #112]	; 0x70
 8001bb4:	4a5f      	ldr	r2, [pc, #380]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001bb6:	4b5f      	ldr	r3, [pc, #380]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bba:	f043 0301 	orr.w	r3, r3, #1
 8001bbe:	6713      	str	r3, [r2, #112]	; 0x70
 8001bc0:	e00b      	b.n	8001bda <HAL_RCC_OscConfig+0x322>
 8001bc2:	4a5c      	ldr	r2, [pc, #368]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001bc4:	4b5b      	ldr	r3, [pc, #364]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bc8:	f023 0301 	bic.w	r3, r3, #1
 8001bcc:	6713      	str	r3, [r2, #112]	; 0x70
 8001bce:	4a59      	ldr	r2, [pc, #356]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001bd0:	4b58      	ldr	r3, [pc, #352]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001bd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bd4:	f023 0304 	bic.w	r3, r3, #4
 8001bd8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d015      	beq.n	8001c0e <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001be2:	f7ff f965 	bl	8000eb0 <HAL_GetTick>
 8001be6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001be8:	e00a      	b.n	8001c00 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bea:	f7ff f961 	bl	8000eb0 <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d901      	bls.n	8001c00 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	e092      	b.n	8001d26 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c00:	4b4c      	ldr	r3, [pc, #304]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001c02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c04:	f003 0302 	and.w	r3, r3, #2
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d0ee      	beq.n	8001bea <HAL_RCC_OscConfig+0x332>
 8001c0c:	e014      	b.n	8001c38 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c0e:	f7ff f94f 	bl	8000eb0 <HAL_GetTick>
 8001c12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c14:	e00a      	b.n	8001c2c <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c16:	f7ff f94b 	bl	8000eb0 <HAL_GetTick>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d901      	bls.n	8001c2c <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e07c      	b.n	8001d26 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c2c:	4b41      	ldr	r3, [pc, #260]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001c2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c30:	f003 0302 	and.w	r3, r3, #2
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d1ee      	bne.n	8001c16 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c38:	7dfb      	ldrb	r3, [r7, #23]
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d105      	bne.n	8001c4a <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c3e:	4a3d      	ldr	r2, [pc, #244]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001c40:	4b3c      	ldr	r3, [pc, #240]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c48:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	699b      	ldr	r3, [r3, #24]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d068      	beq.n	8001d24 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c52:	4b38      	ldr	r3, [pc, #224]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	f003 030c 	and.w	r3, r3, #12
 8001c5a:	2b08      	cmp	r3, #8
 8001c5c:	d060      	beq.n	8001d20 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	699b      	ldr	r3, [r3, #24]
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d145      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c66:	4b34      	ldr	r3, [pc, #208]	; (8001d38 <HAL_RCC_OscConfig+0x480>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c6c:	f7ff f920 	bl	8000eb0 <HAL_GetTick>
 8001c70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c72:	e008      	b.n	8001c86 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c74:	f7ff f91c 	bl	8000eb0 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e04f      	b.n	8001d26 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c86:	4b2b      	ldr	r3, [pc, #172]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d1f0      	bne.n	8001c74 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c92:	4928      	ldr	r1, [pc, #160]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	69da      	ldr	r2, [r3, #28]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a1b      	ldr	r3, [r3, #32]
 8001c9c:	431a      	orrs	r2, r3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca2:	019b      	lsls	r3, r3, #6
 8001ca4:	431a      	orrs	r2, r3
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001caa:	085b      	lsrs	r3, r3, #1
 8001cac:	3b01      	subs	r3, #1
 8001cae:	041b      	lsls	r3, r3, #16
 8001cb0:	431a      	orrs	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cb6:	061b      	lsls	r3, r3, #24
 8001cb8:	431a      	orrs	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	071b      	lsls	r3, r3, #28
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cc4:	4b1c      	ldr	r3, [pc, #112]	; (8001d38 <HAL_RCC_OscConfig+0x480>)
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cca:	f7ff f8f1 	bl	8000eb0 <HAL_GetTick>
 8001cce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cd0:	e008      	b.n	8001ce4 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cd2:	f7ff f8ed 	bl	8000eb0 <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e020      	b.n	8001d26 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ce4:	4b13      	ldr	r3, [pc, #76]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d0f0      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x41a>
 8001cf0:	e018      	b.n	8001d24 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cf2:	4b11      	ldr	r3, [pc, #68]	; (8001d38 <HAL_RCC_OscConfig+0x480>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf8:	f7ff f8da 	bl	8000eb0 <HAL_GetTick>
 8001cfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cfe:	e008      	b.n	8001d12 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d00:	f7ff f8d6 	bl	8000eb0 <HAL_GetTick>
 8001d04:	4602      	mov	r2, r0
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d901      	bls.n	8001d12 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	e009      	b.n	8001d26 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d12:	4b08      	ldr	r3, [pc, #32]	; (8001d34 <HAL_RCC_OscConfig+0x47c>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d1f0      	bne.n	8001d00 <HAL_RCC_OscConfig+0x448>
 8001d1e:	e001      	b.n	8001d24 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001d20:	2301      	movs	r3, #1
 8001d22:	e000      	b.n	8001d26 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3718      	adds	r7, #24
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	40007000 	.word	0x40007000
 8001d34:	40023800 	.word	0x40023800
 8001d38:	42470060 	.word	0x42470060

08001d3c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d101      	bne.n	8001d4e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e055      	b.n	8001dfa <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d106      	bne.n	8001d6e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2200      	movs	r2, #0
 8001d64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f7fe fead 	bl	8000ac8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2202      	movs	r2, #2
 8001d72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	6812      	ldr	r2, [r2, #0]
 8001d7e:	6812      	ldr	r2, [r2, #0]
 8001d80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d84:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	6851      	ldr	r1, [r2, #4]
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	6892      	ldr	r2, [r2, #8]
 8001d92:	4311      	orrs	r1, r2
 8001d94:	687a      	ldr	r2, [r7, #4]
 8001d96:	68d2      	ldr	r2, [r2, #12]
 8001d98:	4311      	orrs	r1, r2
 8001d9a:	687a      	ldr	r2, [r7, #4]
 8001d9c:	6912      	ldr	r2, [r2, #16]
 8001d9e:	4311      	orrs	r1, r2
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	6952      	ldr	r2, [r2, #20]
 8001da4:	4311      	orrs	r1, r2
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	6992      	ldr	r2, [r2, #24]
 8001daa:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001dae:	4311      	orrs	r1, r2
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	69d2      	ldr	r2, [r2, #28]
 8001db4:	4311      	orrs	r1, r2
 8001db6:	687a      	ldr	r2, [r7, #4]
 8001db8:	6a12      	ldr	r2, [r2, #32]
 8001dba:	4311      	orrs	r1, r2
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001dc0:	430a      	orrs	r2, r1
 8001dc2:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	6992      	ldr	r2, [r2, #24]
 8001dcc:	0c12      	lsrs	r2, r2, #16
 8001dce:	f002 0104 	and.w	r1, r2, #4
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001dd6:	430a      	orrs	r2, r1
 8001dd8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	6812      	ldr	r2, [r2, #0]
 8001de2:	69d2      	ldr	r2, [r2, #28]
 8001de4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001de8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2200      	movs	r2, #0
 8001dee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2201      	movs	r2, #1
 8001df4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	b08c      	sub	sp, #48	; 0x30
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	60f8      	str	r0, [r7, #12]
 8001e0a:	60b9      	str	r1, [r7, #8]
 8001e0c:	607a      	str	r2, [r7, #4]
 8001e0e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001e10:	2301      	movs	r3, #1
 8001e12:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001e14:	2300      	movs	r3, #0
 8001e16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d101      	bne.n	8001e28 <HAL_SPI_TransmitReceive+0x26>
 8001e24:	2302      	movs	r3, #2
 8001e26:	e188      	b.n	800213a <HAL_SPI_TransmitReceive+0x338>
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001e30:	f7ff f83e 	bl	8000eb0 <HAL_GetTick>
 8001e34:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001e3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8001e46:	887b      	ldrh	r3, [r7, #2]
 8001e48:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001e4a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d00f      	beq.n	8001e72 <HAL_SPI_TransmitReceive+0x70>
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001e58:	d107      	bne.n	8001e6a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d103      	bne.n	8001e6a <HAL_SPI_TransmitReceive+0x68>
 8001e62:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001e66:	2b04      	cmp	r3, #4
 8001e68:	d003      	beq.n	8001e72 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001e70:	e159      	b.n	8002126 <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d005      	beq.n	8001e84 <HAL_SPI_TransmitReceive+0x82>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d002      	beq.n	8001e84 <HAL_SPI_TransmitReceive+0x82>
 8001e7e:	887b      	ldrh	r3, [r7, #2]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d103      	bne.n	8001e8c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001e8a:	e14c      	b.n	8002126 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b04      	cmp	r3, #4
 8001e96:	d003      	beq.n	8001ea0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2205      	movs	r2, #5
 8001e9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	887a      	ldrh	r2, [r7, #2]
 8001eb0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	887a      	ldrh	r2, [r7, #2]
 8001eb6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	68ba      	ldr	r2, [r7, #8]
 8001ebc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	887a      	ldrh	r2, [r7, #2]
 8001ec2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	887a      	ldrh	r2, [r7, #2]
 8001ec8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ee0:	2b40      	cmp	r3, #64	; 0x40
 8001ee2:	d007      	beq.n	8001ef4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68fa      	ldr	r2, [r7, #12]
 8001eea:	6812      	ldr	r2, [r2, #0]
 8001eec:	6812      	ldr	r2, [r2, #0]
 8001eee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ef2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001efc:	d178      	bne.n	8001ff0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d002      	beq.n	8001f0c <HAL_SPI_TransmitReceive+0x10a>
 8001f06:	8b7b      	ldrh	r3, [r7, #26]
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d166      	bne.n	8001fda <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	68fa      	ldr	r2, [r7, #12]
 8001f12:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001f14:	8812      	ldrh	r2, [r2, #0]
 8001f16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1c:	1c9a      	adds	r2, r3, #2
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	3b01      	subs	r3, #1
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f30:	e053      	b.n	8001fda <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	f003 0302 	and.w	r3, r3, #2
 8001f3c:	2b02      	cmp	r3, #2
 8001f3e:	d11b      	bne.n	8001f78 <HAL_SPI_TransmitReceive+0x176>
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d016      	beq.n	8001f78 <HAL_SPI_TransmitReceive+0x176>
 8001f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d113      	bne.n	8001f78 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	68fa      	ldr	r2, [r7, #12]
 8001f56:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001f58:	8812      	ldrh	r2, [r2, #0]
 8001f5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f60:	1c9a      	adds	r2, r3, #2
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	b29a      	uxth	r2, r3
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001f74:	2300      	movs	r3, #0
 8001f76:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d119      	bne.n	8001fba <HAL_SPI_TransmitReceive+0x1b8>
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d014      	beq.n	8001fba <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f94:	68fa      	ldr	r2, [r7, #12]
 8001f96:	6812      	ldr	r2, [r2, #0]
 8001f98:	68d2      	ldr	r2, [r2, #12]
 8001f9a:	b292      	uxth	r2, r2
 8001f9c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fa2:	1c9a      	adds	r2, r3, #2
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001fac:	b29b      	uxth	r3, r3
 8001fae:	3b01      	subs	r3, #1
 8001fb0:	b29a      	uxth	r2, r3
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001fba:	f7fe ff79 	bl	8000eb0 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc2:	1ad2      	subs	r2, r2, r3
 8001fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fc6:	429a      	cmp	r2, r3
 8001fc8:	d307      	bcc.n	8001fda <HAL_SPI_TransmitReceive+0x1d8>
 8001fca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd0:	d003      	beq.n	8001fda <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8001fd8:	e0a5      	b.n	8002126 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d1a6      	bne.n	8001f32 <HAL_SPI_TransmitReceive+0x130>
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001fe8:	b29b      	uxth	r3, r3
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d1a1      	bne.n	8001f32 <HAL_SPI_TransmitReceive+0x130>
 8001fee:	e07c      	b.n	80020ea <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d002      	beq.n	8001ffe <HAL_SPI_TransmitReceive+0x1fc>
 8001ff8:	8b7b      	ldrh	r3, [r7, #26]
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d16b      	bne.n	80020d6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	330c      	adds	r3, #12
 8002004:	68fa      	ldr	r2, [r7, #12]
 8002006:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002008:	7812      	ldrb	r2, [r2, #0]
 800200a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002010:	1c5a      	adds	r2, r3, #1
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800201a:	b29b      	uxth	r3, r3
 800201c:	3b01      	subs	r3, #1
 800201e:	b29a      	uxth	r2, r3
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002024:	e057      	b.n	80020d6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b02      	cmp	r3, #2
 8002032:	d11c      	bne.n	800206e <HAL_SPI_TransmitReceive+0x26c>
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002038:	b29b      	uxth	r3, r3
 800203a:	2b00      	cmp	r3, #0
 800203c:	d017      	beq.n	800206e <HAL_SPI_TransmitReceive+0x26c>
 800203e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002040:	2b01      	cmp	r3, #1
 8002042:	d114      	bne.n	800206e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	330c      	adds	r3, #12
 800204a:	68fa      	ldr	r2, [r7, #12]
 800204c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800204e:	7812      	ldrb	r2, [r2, #0]
 8002050:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002056:	1c5a      	adds	r2, r3, #1
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002060:	b29b      	uxth	r3, r3
 8002062:	3b01      	subs	r3, #1
 8002064:	b29a      	uxth	r2, r3
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800206a:	2300      	movs	r3, #0
 800206c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	f003 0301 	and.w	r3, r3, #1
 8002078:	2b01      	cmp	r3, #1
 800207a:	d119      	bne.n	80020b0 <HAL_SPI_TransmitReceive+0x2ae>
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002080:	b29b      	uxth	r3, r3
 8002082:	2b00      	cmp	r3, #0
 8002084:	d014      	beq.n	80020b0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800208a:	68fa      	ldr	r2, [r7, #12]
 800208c:	6812      	ldr	r2, [r2, #0]
 800208e:	68d2      	ldr	r2, [r2, #12]
 8002090:	b2d2      	uxtb	r2, r2
 8002092:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002098:	1c5a      	adds	r2, r3, #1
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020a2:	b29b      	uxth	r3, r3
 80020a4:	3b01      	subs	r3, #1
 80020a6:	b29a      	uxth	r2, r3
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80020ac:	2301      	movs	r3, #1
 80020ae:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80020b0:	f7fe fefe 	bl	8000eb0 <HAL_GetTick>
 80020b4:	4602      	mov	r2, r0
 80020b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b8:	1ad2      	subs	r2, r2, r3
 80020ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020bc:	429a      	cmp	r2, r3
 80020be:	d303      	bcc.n	80020c8 <HAL_SPI_TransmitReceive+0x2c6>
 80020c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020c6:	d102      	bne.n	80020ce <HAL_SPI_TransmitReceive+0x2cc>
 80020c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d103      	bne.n	80020d6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80020d4:	e027      	b.n	8002126 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80020da:	b29b      	uxth	r3, r3
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d1a2      	bne.n	8002026 <HAL_SPI_TransmitReceive+0x224>
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020e4:	b29b      	uxth	r3, r3
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d19d      	bne.n	8002026 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80020ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020ec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80020ee:	68f8      	ldr	r0, [r7, #12]
 80020f0:	f000 f892 	bl	8002218 <SPI_EndRxTxTransaction>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d006      	beq.n	8002108 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2220      	movs	r2, #32
 8002104:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002106:	e00e      	b.n	8002126 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d10a      	bne.n	8002126 <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	617b      	str	r3, [r7, #20]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	617b      	str	r3, [r7, #20]
 8002124:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2201      	movs	r2, #1
 800212a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2200      	movs	r2, #0
 8002132:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002136:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800213a:	4618      	mov	r0, r3
 800213c:	3730      	adds	r7, #48	; 0x30
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b084      	sub	sp, #16
 8002146:	af00      	add	r7, sp, #0
 8002148:	60f8      	str	r0, [r7, #12]
 800214a:	60b9      	str	r1, [r7, #8]
 800214c:	603b      	str	r3, [r7, #0]
 800214e:	4613      	mov	r3, r2
 8002150:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002152:	e04c      	b.n	80021ee <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800215a:	d048      	beq.n	80021ee <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800215c:	f7fe fea8 	bl	8000eb0 <HAL_GetTick>
 8002160:	4602      	mov	r2, r0
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	1ad2      	subs	r2, r2, r3
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	429a      	cmp	r2, r3
 800216a:	d202      	bcs.n	8002172 <SPI_WaitFlagStateUntilTimeout+0x30>
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d13d      	bne.n	80021ee <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	6812      	ldr	r2, [r2, #0]
 800217a:	6852      	ldr	r2, [r2, #4]
 800217c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002180:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800218a:	d111      	bne.n	80021b0 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002194:	d004      	beq.n	80021a0 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800219e:	d107      	bne.n	80021b0 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	68fa      	ldr	r2, [r7, #12]
 80021a6:	6812      	ldr	r2, [r2, #0]
 80021a8:	6812      	ldr	r2, [r2, #0]
 80021aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021b8:	d10f      	bne.n	80021da <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	68fa      	ldr	r2, [r7, #12]
 80021c0:	6812      	ldr	r2, [r2, #0]
 80021c2:	6812      	ldr	r2, [r2, #0]
 80021c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80021c8:	601a      	str	r2, [r3, #0]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	68fa      	ldr	r2, [r7, #12]
 80021d0:	6812      	ldr	r2, [r2, #0]
 80021d2:	6812      	ldr	r2, [r2, #0]
 80021d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80021d8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2201      	movs	r2, #1
 80021de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2200      	movs	r2, #0
 80021e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e00f      	b.n	800220e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	689a      	ldr	r2, [r3, #8]
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	401a      	ands	r2, r3
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	bf0c      	ite	eq
 80021fe:	2301      	moveq	r3, #1
 8002200:	2300      	movne	r3, #0
 8002202:	b2db      	uxtb	r3, r3
 8002204:	461a      	mov	r2, r3
 8002206:	79fb      	ldrb	r3, [r7, #7]
 8002208:	429a      	cmp	r2, r3
 800220a:	d1a3      	bne.n	8002154 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800220c:	2300      	movs	r3, #0
}
 800220e:	4618      	mov	r0, r3
 8002210:	3710      	adds	r7, #16
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
	...

08002218 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b088      	sub	sp, #32
 800221c:	af02      	add	r7, sp, #8
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002224:	4b1b      	ldr	r3, [pc, #108]	; (8002294 <SPI_EndRxTxTransaction+0x7c>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a1b      	ldr	r2, [pc, #108]	; (8002298 <SPI_EndRxTxTransaction+0x80>)
 800222a:	fba2 2303 	umull	r2, r3, r2, r3
 800222e:	0d5b      	lsrs	r3, r3, #21
 8002230:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002234:	fb02 f303 	mul.w	r3, r2, r3
 8002238:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002242:	d112      	bne.n	800226a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	9300      	str	r3, [sp, #0]
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	2200      	movs	r2, #0
 800224c:	2180      	movs	r1, #128	; 0x80
 800224e:	68f8      	ldr	r0, [r7, #12]
 8002250:	f7ff ff77 	bl	8002142 <SPI_WaitFlagStateUntilTimeout>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d016      	beq.n	8002288 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800225e:	f043 0220 	orr.w	r2, r3, #32
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e00f      	b.n	800228a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d00a      	beq.n	8002286 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	3b01      	subs	r3, #1
 8002274:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002280:	2b80      	cmp	r3, #128	; 0x80
 8002282:	d0f2      	beq.n	800226a <SPI_EndRxTxTransaction+0x52>
 8002284:	e000      	b.n	8002288 <SPI_EndRxTxTransaction+0x70>
        break;
 8002286:	bf00      	nop
  }

  return HAL_OK;
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3718      	adds	r7, #24
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	20000000 	.word	0x20000000
 8002298:	165e9f81 	.word	0x165e9f81

0800229c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d101      	bne.n	80022ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e03f      	b.n	800232e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d106      	bne.n	80022c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f7fe fc68 	bl	8000b98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2224      	movs	r2, #36	; 0x24
 80022cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	6812      	ldr	r2, [r2, #0]
 80022d8:	68d2      	ldr	r2, [r2, #12]
 80022da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80022de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f000 f90b 	bl	80024fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	6812      	ldr	r2, [r2, #0]
 80022ee:	6912      	ldr	r2, [r2, #16]
 80022f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80022f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	6812      	ldr	r2, [r2, #0]
 80022fe:	6952      	ldr	r2, [r2, #20]
 8002300:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002304:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	6812      	ldr	r2, [r2, #0]
 800230e:	68d2      	ldr	r2, [r2, #12]
 8002310:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002314:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2220      	movs	r2, #32
 8002320:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2220      	movs	r2, #32
 8002328:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800232c:	2300      	movs	r3, #0
}
 800232e:	4618      	mov	r0, r3
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}

08002336 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002336:	b580      	push	{r7, lr}
 8002338:	b088      	sub	sp, #32
 800233a:	af02      	add	r7, sp, #8
 800233c:	60f8      	str	r0, [r7, #12]
 800233e:	60b9      	str	r1, [r7, #8]
 8002340:	603b      	str	r3, [r7, #0]
 8002342:	4613      	mov	r3, r2
 8002344:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002346:	2300      	movs	r3, #0
 8002348:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2b20      	cmp	r3, #32
 8002354:	f040 8082 	bne.w	800245c <HAL_UART_Transmit+0x126>
  {
    if ((pData == NULL) || (Size == 0U))
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d002      	beq.n	8002364 <HAL_UART_Transmit+0x2e>
 800235e:	88fb      	ldrh	r3, [r7, #6]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d101      	bne.n	8002368 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	e07a      	b.n	800245e <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800236e:	2b01      	cmp	r3, #1
 8002370:	d101      	bne.n	8002376 <HAL_UART_Transmit+0x40>
 8002372:	2302      	movs	r3, #2
 8002374:	e073      	b.n	800245e <HAL_UART_Transmit+0x128>
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2201      	movs	r2, #1
 800237a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2200      	movs	r2, #0
 8002382:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2221      	movs	r2, #33	; 0x21
 8002388:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800238c:	f7fe fd90 	bl	8000eb0 <HAL_GetTick>
 8002390:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	88fa      	ldrh	r2, [r7, #6]
 8002396:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	88fa      	ldrh	r2, [r7, #6]
 800239c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2200      	movs	r2, #0
 80023a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80023a6:	e041      	b.n	800242c <HAL_UART_Transmit+0xf6>
    {
      huart->TxXferCount--;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80023ac:	b29b      	uxth	r3, r3
 80023ae:	3b01      	subs	r3, #1
 80023b0:	b29a      	uxth	r2, r3
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023be:	d121      	bne.n	8002404 <HAL_UART_Transmit+0xce>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	9300      	str	r3, [sp, #0]
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	2200      	movs	r2, #0
 80023c8:	2180      	movs	r1, #128	; 0x80
 80023ca:	68f8      	ldr	r0, [r7, #12]
 80023cc:	f000 f84b 	bl	8002466 <UART_WaitOnFlagUntilTimeout>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e041      	b.n	800245e <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t *) pData;
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	8812      	ldrh	r2, [r2, #0]
 80023e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023ea:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	691b      	ldr	r3, [r3, #16]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d103      	bne.n	80023fc <HAL_UART_Transmit+0xc6>
        {
          pData += 2U;
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	3302      	adds	r3, #2
 80023f8:	60bb      	str	r3, [r7, #8]
 80023fa:	e017      	b.n	800242c <HAL_UART_Transmit+0xf6>
        }
        else
        {
          pData += 1U;
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	3301      	adds	r3, #1
 8002400:	60bb      	str	r3, [r7, #8]
 8002402:	e013      	b.n	800242c <HAL_UART_Transmit+0xf6>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	9300      	str	r3, [sp, #0]
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	2200      	movs	r2, #0
 800240c:	2180      	movs	r1, #128	; 0x80
 800240e:	68f8      	ldr	r0, [r7, #12]
 8002410:	f000 f829 	bl	8002466 <UART_WaitOnFlagUntilTimeout>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <HAL_UART_Transmit+0xe8>
        {
          return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e01f      	b.n	800245e <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	1c59      	adds	r1, r3, #1
 8002426:	60b9      	str	r1, [r7, #8]
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	6053      	str	r3, [r2, #4]
    while (huart->TxXferCount > 0U)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002430:	b29b      	uxth	r3, r3
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1b8      	bne.n	80023a8 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	9300      	str	r3, [sp, #0]
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	2200      	movs	r2, #0
 800243e:	2140      	movs	r1, #64	; 0x40
 8002440:	68f8      	ldr	r0, [r7, #12]
 8002442:	f000 f810 	bl	8002466 <UART_WaitOnFlagUntilTimeout>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d001      	beq.n	8002450 <HAL_UART_Transmit+0x11a>
    {
      return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	e006      	b.n	800245e <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2220      	movs	r2, #32
 8002454:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8002458:	2300      	movs	r3, #0
 800245a:	e000      	b.n	800245e <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 800245c:	2302      	movs	r3, #2
  }
}
 800245e:	4618      	mov	r0, r3
 8002460:	3718      	adds	r7, #24
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002466:	b580      	push	{r7, lr}
 8002468:	b084      	sub	sp, #16
 800246a:	af00      	add	r7, sp, #0
 800246c:	60f8      	str	r0, [r7, #12]
 800246e:	60b9      	str	r1, [r7, #8]
 8002470:	603b      	str	r3, [r7, #0]
 8002472:	4613      	mov	r3, r2
 8002474:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002476:	e02c      	b.n	80024d2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800247e:	d028      	beq.n	80024d2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d007      	beq.n	8002496 <UART_WaitOnFlagUntilTimeout+0x30>
 8002486:	f7fe fd13 	bl	8000eb0 <HAL_GetTick>
 800248a:	4602      	mov	r2, r0
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	1ad2      	subs	r2, r2, r3
 8002490:	69bb      	ldr	r3, [r7, #24]
 8002492:	429a      	cmp	r2, r3
 8002494:	d91d      	bls.n	80024d2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68fa      	ldr	r2, [r7, #12]
 800249c:	6812      	ldr	r2, [r2, #0]
 800249e:	68d2      	ldr	r2, [r2, #12]
 80024a0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80024a4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	68fa      	ldr	r2, [r7, #12]
 80024ac:	6812      	ldr	r2, [r2, #0]
 80024ae:	6952      	ldr	r2, [r2, #20]
 80024b0:	f022 0201 	bic.w	r2, r2, #1
 80024b4:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	2220      	movs	r2, #32
 80024ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2220      	movs	r2, #32
 80024c2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e00f      	b.n	80024f2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	401a      	ands	r2, r3
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	429a      	cmp	r2, r3
 80024e0:	bf0c      	ite	eq
 80024e2:	2301      	moveq	r3, #1
 80024e4:	2300      	movne	r3, #0
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	461a      	mov	r2, r3
 80024ea:	79fb      	ldrb	r3, [r7, #7]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d0c3      	beq.n	8002478 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3710      	adds	r7, #16
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
	...

080024fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002500:	b0a3      	sub	sp, #140	; 0x8c
 8002502:	af00      	add	r7, sp, #0
 8002504:	67f8      	str	r0, [r7, #124]	; 0x7c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002506:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002508:	6819      	ldr	r1, [r3, #0]
 800250a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	691b      	ldr	r3, [r3, #16]
 8002510:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002514:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	4313      	orrs	r3, r2
 800251a:	610b      	str	r3, [r1, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800251c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800251e:	689a      	ldr	r2, [r3, #8]
 8002520:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002522:	691b      	ldr	r3, [r3, #16]
 8002524:	431a      	orrs	r2, r3
 8002526:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002528:	695b      	ldr	r3, [r3, #20]
 800252a:	431a      	orrs	r2, r3
 800252c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800252e:	69db      	ldr	r3, [r3, #28]
 8002530:	4313      	orrs	r3, r2
 8002532:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  MODIFY_REG(huart->Instance->CR1,
 8002536:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002538:	6819      	ldr	r1, [r3, #0]
 800253a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	f423 4216 	bic.w	r2, r3, #38400	; 0x9600
 8002544:	f022 020c 	bic.w	r2, r2, #12
 8002548:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800254c:	4313      	orrs	r3, r2
 800254e:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002550:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002552:	6819      	ldr	r1, [r3, #0]
 8002554:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800255e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	4313      	orrs	r3, r2
 8002564:	614b      	str	r3, [r1, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002566:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002568:	69db      	ldr	r3, [r3, #28]
 800256a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800256e:	f040 8171 	bne.w	8002854 <UART_SetConfig+0x358>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002572:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4ab4      	ldr	r2, [pc, #720]	; (8002848 <UART_SetConfig+0x34c>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d005      	beq.n	8002588 <UART_SetConfig+0x8c>
 800257c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4ab2      	ldr	r2, [pc, #712]	; (800284c <UART_SetConfig+0x350>)
 8002582:	4293      	cmp	r3, r2
 8002584:	f040 80b1 	bne.w	80026ea <UART_SetConfig+0x1ee>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002588:	f7ff f982 	bl	8001890 <HAL_RCC_GetPCLK2Freq>
 800258c:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002590:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002592:	681d      	ldr	r5, [r3, #0]
 8002594:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002598:	4619      	mov	r1, r3
 800259a:	f04f 0200 	mov.w	r2, #0
 800259e:	460b      	mov	r3, r1
 80025a0:	4614      	mov	r4, r2
 80025a2:	18db      	adds	r3, r3, r3
 80025a4:	eb44 0404 	adc.w	r4, r4, r4
 80025a8:	185b      	adds	r3, r3, r1
 80025aa:	eb44 0402 	adc.w	r4, r4, r2
 80025ae:	00e0      	lsls	r0, r4, #3
 80025b0:	6478      	str	r0, [r7, #68]	; 0x44
 80025b2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80025b4:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 80025b8:	6478      	str	r0, [r7, #68]	; 0x44
 80025ba:	00db      	lsls	r3, r3, #3
 80025bc:	643b      	str	r3, [r7, #64]	; 0x40
 80025be:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80025c2:	eb13 0801 	adds.w	r8, r3, r1
 80025c6:	eb44 0902 	adc.w	r9, r4, r2
 80025ca:	4640      	mov	r0, r8
 80025cc:	4649      	mov	r1, r9
 80025ce:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f04f 0400 	mov.w	r4, #0
 80025d6:	18db      	adds	r3, r3, r3
 80025d8:	eb44 0404 	adc.w	r4, r4, r4
 80025dc:	461a      	mov	r2, r3
 80025de:	4623      	mov	r3, r4
 80025e0:	f7fd fe6e 	bl	80002c0 <__aeabi_uldivmod>
 80025e4:	4603      	mov	r3, r0
 80025e6:	460c      	mov	r4, r1
 80025e8:	461a      	mov	r2, r3
 80025ea:	4b99      	ldr	r3, [pc, #612]	; (8002850 <UART_SetConfig+0x354>)
 80025ec:	fba3 2302 	umull	r2, r3, r3, r2
 80025f0:	095b      	lsrs	r3, r3, #5
 80025f2:	011e      	lsls	r6, r3, #4
 80025f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80025f8:	4619      	mov	r1, r3
 80025fa:	f04f 0200 	mov.w	r2, #0
 80025fe:	460b      	mov	r3, r1
 8002600:	4614      	mov	r4, r2
 8002602:	18db      	adds	r3, r3, r3
 8002604:	eb44 0404 	adc.w	r4, r4, r4
 8002608:	185b      	adds	r3, r3, r1
 800260a:	eb44 0402 	adc.w	r4, r4, r2
 800260e:	00e0      	lsls	r0, r4, #3
 8002610:	63f8      	str	r0, [r7, #60]	; 0x3c
 8002612:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002614:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8002618:	63f8      	str	r0, [r7, #60]	; 0x3c
 800261a:	00db      	lsls	r3, r3, #3
 800261c:	63bb      	str	r3, [r7, #56]	; 0x38
 800261e:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8002622:	eb13 0801 	adds.w	r8, r3, r1
 8002626:	eb44 0902 	adc.w	r9, r4, r2
 800262a:	4640      	mov	r0, r8
 800262c:	4649      	mov	r1, r9
 800262e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	f04f 0400 	mov.w	r4, #0
 8002636:	18db      	adds	r3, r3, r3
 8002638:	eb44 0404 	adc.w	r4, r4, r4
 800263c:	461a      	mov	r2, r3
 800263e:	4623      	mov	r3, r4
 8002640:	f7fd fe3e 	bl	80002c0 <__aeabi_uldivmod>
 8002644:	4603      	mov	r3, r0
 8002646:	460c      	mov	r4, r1
 8002648:	461a      	mov	r2, r3
 800264a:	4b81      	ldr	r3, [pc, #516]	; (8002850 <UART_SetConfig+0x354>)
 800264c:	fba3 1302 	umull	r1, r3, r3, r2
 8002650:	095b      	lsrs	r3, r3, #5
 8002652:	2164      	movs	r1, #100	; 0x64
 8002654:	fb01 f303 	mul.w	r3, r1, r3
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	00db      	lsls	r3, r3, #3
 800265c:	3332      	adds	r3, #50	; 0x32
 800265e:	4a7c      	ldr	r2, [pc, #496]	; (8002850 <UART_SetConfig+0x354>)
 8002660:	fba2 2303 	umull	r2, r3, r2, r3
 8002664:	095b      	lsrs	r3, r3, #5
 8002666:	005b      	lsls	r3, r3, #1
 8002668:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800266c:	441e      	add	r6, r3
 800266e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002672:	4619      	mov	r1, r3
 8002674:	f04f 0200 	mov.w	r2, #0
 8002678:	460b      	mov	r3, r1
 800267a:	4614      	mov	r4, r2
 800267c:	18db      	adds	r3, r3, r3
 800267e:	eb44 0404 	adc.w	r4, r4, r4
 8002682:	185b      	adds	r3, r3, r1
 8002684:	eb44 0402 	adc.w	r4, r4, r2
 8002688:	00e0      	lsls	r0, r4, #3
 800268a:	6378      	str	r0, [r7, #52]	; 0x34
 800268c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800268e:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8002692:	6378      	str	r0, [r7, #52]	; 0x34
 8002694:	00db      	lsls	r3, r3, #3
 8002696:	633b      	str	r3, [r7, #48]	; 0x30
 8002698:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 800269c:	eb13 0801 	adds.w	r8, r3, r1
 80026a0:	eb44 0902 	adc.w	r9, r4, r2
 80026a4:	4640      	mov	r0, r8
 80026a6:	4649      	mov	r1, r9
 80026a8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f04f 0400 	mov.w	r4, #0
 80026b0:	18db      	adds	r3, r3, r3
 80026b2:	eb44 0404 	adc.w	r4, r4, r4
 80026b6:	461a      	mov	r2, r3
 80026b8:	4623      	mov	r3, r4
 80026ba:	f7fd fe01 	bl	80002c0 <__aeabi_uldivmod>
 80026be:	4603      	mov	r3, r0
 80026c0:	460c      	mov	r4, r1
 80026c2:	461a      	mov	r2, r3
 80026c4:	4b62      	ldr	r3, [pc, #392]	; (8002850 <UART_SetConfig+0x354>)
 80026c6:	fba3 1302 	umull	r1, r3, r3, r2
 80026ca:	095b      	lsrs	r3, r3, #5
 80026cc:	2164      	movs	r1, #100	; 0x64
 80026ce:	fb01 f303 	mul.w	r3, r1, r3
 80026d2:	1ad3      	subs	r3, r2, r3
 80026d4:	00db      	lsls	r3, r3, #3
 80026d6:	3332      	adds	r3, #50	; 0x32
 80026d8:	4a5d      	ldr	r2, [pc, #372]	; (8002850 <UART_SetConfig+0x354>)
 80026da:	fba2 2303 	umull	r2, r3, r2, r3
 80026de:	095b      	lsrs	r3, r3, #5
 80026e0:	f003 0307 	and.w	r3, r3, #7
 80026e4:	4433      	add	r3, r6
 80026e6:	60ab      	str	r3, [r5, #8]
 80026e8:	e240      	b.n	8002b6c <UART_SetConfig+0x670>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80026ea:	f7ff f8bd 	bl	8001868 <HAL_RCC_GetPCLK1Freq>
 80026ee:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80026f2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	673a      	str	r2, [r7, #112]	; 0x70
 80026f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80026fc:	4619      	mov	r1, r3
 80026fe:	f04f 0200 	mov.w	r2, #0
 8002702:	460b      	mov	r3, r1
 8002704:	4614      	mov	r4, r2
 8002706:	18db      	adds	r3, r3, r3
 8002708:	eb44 0404 	adc.w	r4, r4, r4
 800270c:	185b      	adds	r3, r3, r1
 800270e:	eb44 0402 	adc.w	r4, r4, r2
 8002712:	00e0      	lsls	r0, r4, #3
 8002714:	62f8      	str	r0, [r7, #44]	; 0x2c
 8002716:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002718:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 800271c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800271e:	00db      	lsls	r3, r3, #3
 8002720:	62bb      	str	r3, [r7, #40]	; 0x28
 8002722:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8002726:	185d      	adds	r5, r3, r1
 8002728:	eb44 0602 	adc.w	r6, r4, r2
 800272c:	4628      	mov	r0, r5
 800272e:	4631      	mov	r1, r6
 8002730:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f04f 0400 	mov.w	r4, #0
 8002738:	18db      	adds	r3, r3, r3
 800273a:	eb44 0404 	adc.w	r4, r4, r4
 800273e:	461a      	mov	r2, r3
 8002740:	4623      	mov	r3, r4
 8002742:	f7fd fdbd 	bl	80002c0 <__aeabi_uldivmod>
 8002746:	4603      	mov	r3, r0
 8002748:	460c      	mov	r4, r1
 800274a:	461a      	mov	r2, r3
 800274c:	4b40      	ldr	r3, [pc, #256]	; (8002850 <UART_SetConfig+0x354>)
 800274e:	fba3 2302 	umull	r2, r3, r3, r2
 8002752:	095b      	lsrs	r3, r3, #5
 8002754:	011e      	lsls	r6, r3, #4
 8002756:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800275a:	4619      	mov	r1, r3
 800275c:	f04f 0200 	mov.w	r2, #0
 8002760:	460b      	mov	r3, r1
 8002762:	4614      	mov	r4, r2
 8002764:	18db      	adds	r3, r3, r3
 8002766:	eb44 0404 	adc.w	r4, r4, r4
 800276a:	185b      	adds	r3, r3, r1
 800276c:	eb44 0402 	adc.w	r4, r4, r2
 8002770:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 8002774:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 8002778:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 800277c:	4653      	mov	r3, sl
 800277e:	465c      	mov	r4, fp
 8002780:	eb13 0a01 	adds.w	sl, r3, r1
 8002784:	eb44 0b02 	adc.w	fp, r4, r2
 8002788:	4650      	mov	r0, sl
 800278a:	4659      	mov	r1, fp
 800278c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f04f 0400 	mov.w	r4, #0
 8002794:	18db      	adds	r3, r3, r3
 8002796:	eb44 0404 	adc.w	r4, r4, r4
 800279a:	461a      	mov	r2, r3
 800279c:	4623      	mov	r3, r4
 800279e:	f7fd fd8f 	bl	80002c0 <__aeabi_uldivmod>
 80027a2:	4603      	mov	r3, r0
 80027a4:	460c      	mov	r4, r1
 80027a6:	461a      	mov	r2, r3
 80027a8:	4b29      	ldr	r3, [pc, #164]	; (8002850 <UART_SetConfig+0x354>)
 80027aa:	fba3 1302 	umull	r1, r3, r3, r2
 80027ae:	095b      	lsrs	r3, r3, #5
 80027b0:	2164      	movs	r1, #100	; 0x64
 80027b2:	fb01 f303 	mul.w	r3, r1, r3
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	00db      	lsls	r3, r3, #3
 80027ba:	3332      	adds	r3, #50	; 0x32
 80027bc:	4a24      	ldr	r2, [pc, #144]	; (8002850 <UART_SetConfig+0x354>)
 80027be:	fba2 2303 	umull	r2, r3, r2, r3
 80027c2:	095b      	lsrs	r3, r3, #5
 80027c4:	005b      	lsls	r3, r3, #1
 80027c6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80027ca:	441e      	add	r6, r3
 80027cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80027d0:	4619      	mov	r1, r3
 80027d2:	f04f 0200 	mov.w	r2, #0
 80027d6:	460b      	mov	r3, r1
 80027d8:	4614      	mov	r4, r2
 80027da:	18db      	adds	r3, r3, r3
 80027dc:	eb44 0404 	adc.w	r4, r4, r4
 80027e0:	185b      	adds	r3, r3, r1
 80027e2:	eb44 0402 	adc.w	r4, r4, r2
 80027e6:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 80027ea:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 80027ee:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 80027f2:	4643      	mov	r3, r8
 80027f4:	464c      	mov	r4, r9
 80027f6:	eb13 0801 	adds.w	r8, r3, r1
 80027fa:	eb44 0902 	adc.w	r9, r4, r2
 80027fe:	4640      	mov	r0, r8
 8002800:	4649      	mov	r1, r9
 8002802:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f04f 0400 	mov.w	r4, #0
 800280a:	18db      	adds	r3, r3, r3
 800280c:	eb44 0404 	adc.w	r4, r4, r4
 8002810:	461a      	mov	r2, r3
 8002812:	4623      	mov	r3, r4
 8002814:	f7fd fd54 	bl	80002c0 <__aeabi_uldivmod>
 8002818:	4603      	mov	r3, r0
 800281a:	460c      	mov	r4, r1
 800281c:	461a      	mov	r2, r3
 800281e:	4b0c      	ldr	r3, [pc, #48]	; (8002850 <UART_SetConfig+0x354>)
 8002820:	fba3 1302 	umull	r1, r3, r3, r2
 8002824:	095b      	lsrs	r3, r3, #5
 8002826:	2164      	movs	r1, #100	; 0x64
 8002828:	fb01 f303 	mul.w	r3, r1, r3
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	00db      	lsls	r3, r3, #3
 8002830:	3332      	adds	r3, #50	; 0x32
 8002832:	4a07      	ldr	r2, [pc, #28]	; (8002850 <UART_SetConfig+0x354>)
 8002834:	fba2 2303 	umull	r2, r3, r2, r3
 8002838:	095b      	lsrs	r3, r3, #5
 800283a:	f003 0307 	and.w	r3, r3, #7
 800283e:	4433      	add	r3, r6
 8002840:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002842:	6093      	str	r3, [r2, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002844:	e192      	b.n	8002b6c <UART_SetConfig+0x670>
 8002846:	bf00      	nop
 8002848:	40011000 	.word	0x40011000
 800284c:	40011400 	.word	0x40011400
 8002850:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002854:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	4bc1      	ldr	r3, [pc, #772]	; (8002b60 <UART_SetConfig+0x664>)
 800285a:	429a      	cmp	r2, r3
 800285c:	d005      	beq.n	800286a <UART_SetConfig+0x36e>
 800285e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	4bc0      	ldr	r3, [pc, #768]	; (8002b64 <UART_SetConfig+0x668>)
 8002864:	429a      	cmp	r2, r3
 8002866:	f040 80bf 	bne.w	80029e8 <UART_SetConfig+0x4ec>
      pclk = HAL_RCC_GetPCLK2Freq();
 800286a:	f7ff f811 	bl	8001890 <HAL_RCC_GetPCLK2Freq>
 800286e:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002872:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002874:	681e      	ldr	r6, [r3, #0]
 8002876:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800287a:	4619      	mov	r1, r3
 800287c:	f04f 0200 	mov.w	r2, #0
 8002880:	460b      	mov	r3, r1
 8002882:	4614      	mov	r4, r2
 8002884:	18db      	adds	r3, r3, r3
 8002886:	eb44 0404 	adc.w	r4, r4, r4
 800288a:	185b      	adds	r3, r3, r1
 800288c:	eb44 0402 	adc.w	r4, r4, r2
 8002890:	00e0      	lsls	r0, r4, #3
 8002892:	6278      	str	r0, [r7, #36]	; 0x24
 8002894:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002896:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 800289a:	6278      	str	r0, [r7, #36]	; 0x24
 800289c:	00db      	lsls	r3, r3, #3
 800289e:	623b      	str	r3, [r7, #32]
 80028a0:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80028a4:	eb13 0801 	adds.w	r8, r3, r1
 80028a8:	eb44 0902 	adc.w	r9, r4, r2
 80028ac:	4640      	mov	r0, r8
 80028ae:	4649      	mov	r1, r9
 80028b0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f04f 0400 	mov.w	r4, #0
 80028b8:	00a2      	lsls	r2, r4, #2
 80028ba:	65fa      	str	r2, [r7, #92]	; 0x5c
 80028bc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80028be:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 80028c2:	65fa      	str	r2, [r7, #92]	; 0x5c
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	65bb      	str	r3, [r7, #88]	; 0x58
 80028c8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80028cc:	f7fd fcf8 	bl	80002c0 <__aeabi_uldivmod>
 80028d0:	4603      	mov	r3, r0
 80028d2:	460c      	mov	r4, r1
 80028d4:	461a      	mov	r2, r3
 80028d6:	4ba4      	ldr	r3, [pc, #656]	; (8002b68 <UART_SetConfig+0x66c>)
 80028d8:	fba3 2302 	umull	r2, r3, r3, r2
 80028dc:	095b      	lsrs	r3, r3, #5
 80028de:	011d      	lsls	r5, r3, #4
 80028e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80028e4:	4619      	mov	r1, r3
 80028e6:	f04f 0200 	mov.w	r2, #0
 80028ea:	460b      	mov	r3, r1
 80028ec:	4614      	mov	r4, r2
 80028ee:	18db      	adds	r3, r3, r3
 80028f0:	eb44 0404 	adc.w	r4, r4, r4
 80028f4:	185b      	adds	r3, r3, r1
 80028f6:	eb44 0402 	adc.w	r4, r4, r2
 80028fa:	00e0      	lsls	r0, r4, #3
 80028fc:	61f8      	str	r0, [r7, #28]
 80028fe:	69f8      	ldr	r0, [r7, #28]
 8002900:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8002904:	61f8      	str	r0, [r7, #28]
 8002906:	00db      	lsls	r3, r3, #3
 8002908:	61bb      	str	r3, [r7, #24]
 800290a:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800290e:	eb13 0801 	adds.w	r8, r3, r1
 8002912:	eb44 0902 	adc.w	r9, r4, r2
 8002916:	4640      	mov	r0, r8
 8002918:	4649      	mov	r1, r9
 800291a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f04f 0400 	mov.w	r4, #0
 8002922:	00a2      	lsls	r2, r4, #2
 8002924:	657a      	str	r2, [r7, #84]	; 0x54
 8002926:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002928:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 800292c:	657a      	str	r2, [r7, #84]	; 0x54
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	653b      	str	r3, [r7, #80]	; 0x50
 8002932:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002936:	f7fd fcc3 	bl	80002c0 <__aeabi_uldivmod>
 800293a:	4603      	mov	r3, r0
 800293c:	460c      	mov	r4, r1
 800293e:	461a      	mov	r2, r3
 8002940:	4b89      	ldr	r3, [pc, #548]	; (8002b68 <UART_SetConfig+0x66c>)
 8002942:	fba3 1302 	umull	r1, r3, r3, r2
 8002946:	095b      	lsrs	r3, r3, #5
 8002948:	2164      	movs	r1, #100	; 0x64
 800294a:	fb01 f303 	mul.w	r3, r1, r3
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	011b      	lsls	r3, r3, #4
 8002952:	3332      	adds	r3, #50	; 0x32
 8002954:	4a84      	ldr	r2, [pc, #528]	; (8002b68 <UART_SetConfig+0x66c>)
 8002956:	fba2 2303 	umull	r2, r3, r2, r3
 800295a:	095b      	lsrs	r3, r3, #5
 800295c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002960:	441d      	add	r5, r3
 8002962:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002966:	4619      	mov	r1, r3
 8002968:	f04f 0200 	mov.w	r2, #0
 800296c:	460b      	mov	r3, r1
 800296e:	4614      	mov	r4, r2
 8002970:	18db      	adds	r3, r3, r3
 8002972:	eb44 0404 	adc.w	r4, r4, r4
 8002976:	185b      	adds	r3, r3, r1
 8002978:	eb44 0402 	adc.w	r4, r4, r2
 800297c:	00e0      	lsls	r0, r4, #3
 800297e:	6178      	str	r0, [r7, #20]
 8002980:	6978      	ldr	r0, [r7, #20]
 8002982:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8002986:	6178      	str	r0, [r7, #20]
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	613b      	str	r3, [r7, #16]
 800298c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002990:	eb13 0801 	adds.w	r8, r3, r1
 8002994:	eb44 0902 	adc.w	r9, r4, r2
 8002998:	4640      	mov	r0, r8
 800299a:	4649      	mov	r1, r9
 800299c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f04f 0400 	mov.w	r4, #0
 80029a4:	00a2      	lsls	r2, r4, #2
 80029a6:	64fa      	str	r2, [r7, #76]	; 0x4c
 80029a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80029aa:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 80029ae:	64fa      	str	r2, [r7, #76]	; 0x4c
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80029b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80029b8:	f7fd fc82 	bl	80002c0 <__aeabi_uldivmod>
 80029bc:	4603      	mov	r3, r0
 80029be:	460c      	mov	r4, r1
 80029c0:	461a      	mov	r2, r3
 80029c2:	4b69      	ldr	r3, [pc, #420]	; (8002b68 <UART_SetConfig+0x66c>)
 80029c4:	fba3 1302 	umull	r1, r3, r3, r2
 80029c8:	095b      	lsrs	r3, r3, #5
 80029ca:	2164      	movs	r1, #100	; 0x64
 80029cc:	fb01 f303 	mul.w	r3, r1, r3
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	011b      	lsls	r3, r3, #4
 80029d4:	3332      	adds	r3, #50	; 0x32
 80029d6:	4a64      	ldr	r2, [pc, #400]	; (8002b68 <UART_SetConfig+0x66c>)
 80029d8:	fba2 2303 	umull	r2, r3, r2, r3
 80029dc:	095b      	lsrs	r3, r3, #5
 80029de:	f003 030f 	and.w	r3, r3, #15
 80029e2:	442b      	add	r3, r5
 80029e4:	60b3      	str	r3, [r6, #8]
 80029e6:	e0c1      	b.n	8002b6c <UART_SetConfig+0x670>
      pclk = HAL_RCC_GetPCLK1Freq();
 80029e8:	f7fe ff3e 	bl	8001868 <HAL_RCC_GetPCLK1Freq>
 80029ec:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80029f0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	65bb      	str	r3, [r7, #88]	; 0x58
 80029f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80029fa:	4619      	mov	r1, r3
 80029fc:	f04f 0200 	mov.w	r2, #0
 8002a00:	460b      	mov	r3, r1
 8002a02:	4614      	mov	r4, r2
 8002a04:	18db      	adds	r3, r3, r3
 8002a06:	eb44 0404 	adc.w	r4, r4, r4
 8002a0a:	185b      	adds	r3, r3, r1
 8002a0c:	eb44 0402 	adc.w	r4, r4, r2
 8002a10:	00e6      	lsls	r6, r4, #3
 8002a12:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 8002a16:	00dd      	lsls	r5, r3, #3
 8002a18:	462b      	mov	r3, r5
 8002a1a:	4634      	mov	r4, r6
 8002a1c:	185d      	adds	r5, r3, r1
 8002a1e:	eb44 0602 	adc.w	r6, r4, r2
 8002a22:	4628      	mov	r0, r5
 8002a24:	4631      	mov	r1, r6
 8002a26:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f04f 0400 	mov.w	r4, #0
 8002a2e:	00a5      	lsls	r5, r4, #2
 8002a30:	677d      	str	r5, [r7, #116]	; 0x74
 8002a32:	6f7d      	ldr	r5, [r7, #116]	; 0x74
 8002a34:	ea45 7593 	orr.w	r5, r5, r3, lsr #30
 8002a38:	677d      	str	r5, [r7, #116]	; 0x74
 8002a3a:	009c      	lsls	r4, r3, #2
 8002a3c:	673c      	str	r4, [r7, #112]	; 0x70
 8002a3e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002a42:	f7fd fc3d 	bl	80002c0 <__aeabi_uldivmod>
 8002a46:	4603      	mov	r3, r0
 8002a48:	460c      	mov	r4, r1
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	4b46      	ldr	r3, [pc, #280]	; (8002b68 <UART_SetConfig+0x66c>)
 8002a4e:	fba3 1302 	umull	r1, r3, r3, r2
 8002a52:	095b      	lsrs	r3, r3, #5
 8002a54:	011d      	lsls	r5, r3, #4
 8002a56:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	f04f 0200 	mov.w	r2, #0
 8002a60:	460b      	mov	r3, r1
 8002a62:	4614      	mov	r4, r2
 8002a64:	18db      	adds	r3, r3, r3
 8002a66:	eb44 0404 	adc.w	r4, r4, r4
 8002a6a:	185b      	adds	r3, r3, r1
 8002a6c:	eb44 0402 	adc.w	r4, r4, r2
 8002a70:	00e0      	lsls	r0, r4, #3
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	68f8      	ldr	r0, [r7, #12]
 8002a76:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	00d8      	lsls	r0, r3, #3
 8002a7e:	60b8      	str	r0, [r7, #8]
 8002a80:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002a84:	eb13 0801 	adds.w	r8, r3, r1
 8002a88:	eb44 0902 	adc.w	r9, r4, r2
 8002a8c:	4640      	mov	r0, r8
 8002a8e:	4649      	mov	r1, r9
 8002a90:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f04f 0400 	mov.w	r4, #0
 8002a98:	00a6      	lsls	r6, r4, #2
 8002a9a:	66fe      	str	r6, [r7, #108]	; 0x6c
 8002a9c:	6efe      	ldr	r6, [r7, #108]	; 0x6c
 8002a9e:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 8002aa2:	66fe      	str	r6, [r7, #108]	; 0x6c
 8002aa4:	009c      	lsls	r4, r3, #2
 8002aa6:	66bc      	str	r4, [r7, #104]	; 0x68
 8002aa8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8002aac:	f7fd fc08 	bl	80002c0 <__aeabi_uldivmod>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	460c      	mov	r4, r1
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	4b2c      	ldr	r3, [pc, #176]	; (8002b68 <UART_SetConfig+0x66c>)
 8002ab8:	fba3 1302 	umull	r1, r3, r3, r2
 8002abc:	095b      	lsrs	r3, r3, #5
 8002abe:	2164      	movs	r1, #100	; 0x64
 8002ac0:	fb01 f303 	mul.w	r3, r1, r3
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	011b      	lsls	r3, r3, #4
 8002ac8:	3332      	adds	r3, #50	; 0x32
 8002aca:	4a27      	ldr	r2, [pc, #156]	; (8002b68 <UART_SetConfig+0x66c>)
 8002acc:	fba2 1303 	umull	r1, r3, r2, r3
 8002ad0:	095b      	lsrs	r3, r3, #5
 8002ad2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ad6:	441d      	add	r5, r3
 8002ad8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002adc:	4619      	mov	r1, r3
 8002ade:	f04f 0200 	mov.w	r2, #0
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	4614      	mov	r4, r2
 8002ae6:	18db      	adds	r3, r3, r3
 8002ae8:	eb44 0404 	adc.w	r4, r4, r4
 8002aec:	185b      	adds	r3, r3, r1
 8002aee:	eb44 0402 	adc.w	r4, r4, r2
 8002af2:	00e0      	lsls	r0, r4, #3
 8002af4:	6078      	str	r0, [r7, #4]
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8002afc:	6078      	str	r0, [r7, #4]
 8002afe:	00d8      	lsls	r0, r3, #3
 8002b00:	6038      	str	r0, [r7, #0]
 8002b02:	e897 0018 	ldmia.w	r7, {r3, r4}
 8002b06:	eb13 0801 	adds.w	r8, r3, r1
 8002b0a:	eb44 0902 	adc.w	r9, r4, r2
 8002b0e:	4640      	mov	r0, r8
 8002b10:	4649      	mov	r1, r9
 8002b12:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f04f 0400 	mov.w	r4, #0
 8002b1a:	00a6      	lsls	r6, r4, #2
 8002b1c:	667e      	str	r6, [r7, #100]	; 0x64
 8002b1e:	6e7e      	ldr	r6, [r7, #100]	; 0x64
 8002b20:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 8002b24:	667e      	str	r6, [r7, #100]	; 0x64
 8002b26:	009c      	lsls	r4, r3, #2
 8002b28:	663c      	str	r4, [r7, #96]	; 0x60
 8002b2a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002b2e:	f7fd fbc7 	bl	80002c0 <__aeabi_uldivmod>
 8002b32:	4603      	mov	r3, r0
 8002b34:	460c      	mov	r4, r1
 8002b36:	461a      	mov	r2, r3
 8002b38:	4b0b      	ldr	r3, [pc, #44]	; (8002b68 <UART_SetConfig+0x66c>)
 8002b3a:	fba3 1302 	umull	r1, r3, r3, r2
 8002b3e:	095b      	lsrs	r3, r3, #5
 8002b40:	2164      	movs	r1, #100	; 0x64
 8002b42:	fb01 f303 	mul.w	r3, r1, r3
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	011b      	lsls	r3, r3, #4
 8002b4a:	3332      	adds	r3, #50	; 0x32
 8002b4c:	4a06      	ldr	r2, [pc, #24]	; (8002b68 <UART_SetConfig+0x66c>)
 8002b4e:	fba2 1303 	umull	r1, r3, r2, r3
 8002b52:	095b      	lsrs	r3, r3, #5
 8002b54:	f003 030f 	and.w	r3, r3, #15
 8002b58:	442b      	add	r3, r5
 8002b5a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002b5c:	6093      	str	r3, [r2, #8]
}
 8002b5e:	e005      	b.n	8002b6c <UART_SetConfig+0x670>
 8002b60:	40011000 	.word	0x40011000
 8002b64:	40011400 	.word	0x40011400
 8002b68:	51eb851f 	.word	0x51eb851f
 8002b6c:	bf00      	nop
 8002b6e:	378c      	adds	r7, #140	; 0x8c
 8002b70:	46bd      	mov	sp, r7
 8002b72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b76:	bf00      	nop

08002b78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8002b78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002bb0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8002b7c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002b7e:	e003      	b.n	8002b88 <LoopCopyDataInit>

08002b80 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002b80:	4b0c      	ldr	r3, [pc, #48]	; (8002bb4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002b82:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002b84:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002b86:	3104      	adds	r1, #4

08002b88 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002b88:	480b      	ldr	r0, [pc, #44]	; (8002bb8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002b8a:	4b0c      	ldr	r3, [pc, #48]	; (8002bbc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002b8c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002b8e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002b90:	d3f6      	bcc.n	8002b80 <CopyDataInit>
  ldr  r2, =_sbss
 8002b92:	4a0b      	ldr	r2, [pc, #44]	; (8002bc0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002b94:	e002      	b.n	8002b9c <LoopFillZerobss>

08002b96 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8002b96:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002b98:	f842 3b04 	str.w	r3, [r2], #4

08002b9c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002b9c:	4b09      	ldr	r3, [pc, #36]	; (8002bc4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002b9e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002ba0:	d3f9      	bcc.n	8002b96 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002ba2:	f7fe f909 	bl	8000db8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ba6:	f002 fcf1 	bl	800558c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002baa:	f7fd fe4f 	bl	800084c <main>
  bx  lr    
 8002bae:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002bb0:	20008000 	.word	0x20008000
  ldr  r3, =_sidata
 8002bb4:	08006814 	.word	0x08006814
  ldr  r0, =_sdata
 8002bb8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002bbc:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8002bc0:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8002bc4:	200002a4 	.word	0x200002a4

08002bc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bc8:	e7fe      	b.n	8002bc8 <ADC_IRQHandler>
	...

08002bcc <init_chip_pins>:
/*
 *	@fn		init_chip_pins
 *	@brief	Initialize reset, chip enable and wake pin
 */
static void init_chip_pins(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b08a      	sub	sp, #40	; 0x28
 8002bd0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd2:	f107 0314 	add.w	r3, r7, #20
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	601a      	str	r2, [r3, #0]
 8002bda:	605a      	str	r2, [r3, #4]
 8002bdc:	609a      	str	r2, [r3, #8]
 8002bde:	60da      	str	r2, [r3, #12]
 8002be0:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002be2:	2300      	movs	r3, #0
 8002be4:	613b      	str	r3, [r7, #16]
 8002be6:	4a37      	ldr	r2, [pc, #220]	; (8002cc4 <init_chip_pins+0xf8>)
 8002be8:	4b36      	ldr	r3, [pc, #216]	; (8002cc4 <init_chip_pins+0xf8>)
 8002bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bec:	f043 0304 	orr.w	r3, r3, #4
 8002bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8002bf2:	4b34      	ldr	r3, [pc, #208]	; (8002cc4 <init_chip_pins+0xf8>)
 8002bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf6:	f003 0304 	and.w	r3, r3, #4
 8002bfa:	613b      	str	r3, [r7, #16]
 8002bfc:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60fb      	str	r3, [r7, #12]
 8002c02:	4a30      	ldr	r2, [pc, #192]	; (8002cc4 <init_chip_pins+0xf8>)
 8002c04:	4b2f      	ldr	r3, [pc, #188]	; (8002cc4 <init_chip_pins+0xf8>)
 8002c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c0e:	4b2d      	ldr	r3, [pc, #180]	; (8002cc4 <init_chip_pins+0xf8>)
 8002c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c16:	60fb      	str	r3, [r7, #12]
 8002c18:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	60bb      	str	r3, [r7, #8]
 8002c1e:	4a29      	ldr	r2, [pc, #164]	; (8002cc4 <init_chip_pins+0xf8>)
 8002c20:	4b28      	ldr	r3, [pc, #160]	; (8002cc4 <init_chip_pins+0xf8>)
 8002c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c24:	f043 0301 	orr.w	r3, r3, #1
 8002c28:	6313      	str	r3, [r2, #48]	; 0x30
 8002c2a:	4b26      	ldr	r3, [pc, #152]	; (8002cc4 <init_chip_pins+0xf8>)
 8002c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	60bb      	str	r3, [r7, #8]
 8002c34:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002c36:	2300      	movs	r3, #0
 8002c38:	607b      	str	r3, [r7, #4]
 8002c3a:	4a22      	ldr	r2, [pc, #136]	; (8002cc4 <init_chip_pins+0xf8>)
 8002c3c:	4b21      	ldr	r3, [pc, #132]	; (8002cc4 <init_chip_pins+0xf8>)
 8002c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c40:	f043 0302 	orr.w	r3, r3, #2
 8002c44:	6313      	str	r3, [r2, #48]	; 0x30
 8002c46:	4b1f      	ldr	r3, [pc, #124]	; (8002cc4 <init_chip_pins+0xf8>)
 8002c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	607b      	str	r3, [r7, #4]
 8002c50:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI_WIFI_CS_PORT, SPI_WIFI_CS_PIN, GPIO_PIN_RESET);
 8002c52:	2200      	movs	r2, #0
 8002c54:	2102      	movs	r1, #2
 8002c56:	481c      	ldr	r0, [pc, #112]	; (8002cc8 <init_chip_pins+0xfc>)
 8002c58:	f7fe fc0a 	bl	8001470 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CONF_WINC_ENABLE_PORT, CONF_WINC_ENABLE_PIN|CONF_WINC_WAKE_PIN |CONF_WINC_RESET_PIN, GPIO_PIN_RESET);
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f246 0102 	movw	r1, #24578	; 0x6002
 8002c62:	481a      	ldr	r0, [pc, #104]	; (8002ccc <init_chip_pins+0x100>)
 8002c64:	f7fe fc04 	bl	8001470 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : SPI_CS_Pin */
	GPIO_InitStruct.Pin = SPI_WIFI_CS_PIN;
 8002c68:	2302      	movs	r3, #2
 8002c6a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c70:	2300      	movs	r3, #0
 8002c72:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c74:	2300      	movs	r3, #0
 8002c76:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(SPI_WIFI_CS_PORT, &GPIO_InitStruct);
 8002c78:	f107 0314 	add.w	r3, r7, #20
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	4812      	ldr	r0, [pc, #72]	; (8002cc8 <init_chip_pins+0xfc>)
 8002c80:	f7fe fa84 	bl	800118c <HAL_GPIO_Init>

	/*Configure GPIO pins : winc_EN_Pin winc_WAKE_Pin winc_RST_Pin */
	GPIO_InitStruct.Pin = CONF_WINC_ENABLE_PIN|CONF_WINC_WAKE_PIN |CONF_WINC_RESET_PIN;
 8002c84:	f246 0302 	movw	r3, #24578	; 0x6002
 8002c88:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c92:	2300      	movs	r3, #0
 8002c94:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(CONF_WINC_ENABLE_PORT, &GPIO_InitStruct);
 8002c96:	f107 0314 	add.w	r3, r7, #20
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	480b      	ldr	r0, [pc, #44]	; (8002ccc <init_chip_pins+0x100>)
 8002c9e:	f7fe fa75 	bl	800118c <HAL_GPIO_Init>

	/*Configure GPIO pin : winc_IRQ_Pin */
	GPIO_InitStruct.Pin = CONF_WINC_IRQ_PIN;
 8002ca2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ca6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002ca8:	4b09      	ldr	r3, [pc, #36]	; (8002cd0 <init_chip_pins+0x104>)
 8002caa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002cac:	2301      	movs	r3, #1
 8002cae:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(CONF_WINC_IRQ_PORT, &GPIO_InitStruct);
 8002cb0:	f107 0314 	add.w	r3, r7, #20
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	4805      	ldr	r0, [pc, #20]	; (8002ccc <init_chip_pins+0x100>)
 8002cb8:	f7fe fa68 	bl	800118c <HAL_GPIO_Init>
}
 8002cbc:	bf00      	nop
 8002cbe:	3728      	adds	r7, #40	; 0x28
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	40023800 	.word	0x40023800
 8002cc8:	40020800 	.word	0x40020800
 8002ccc:	40020400 	.word	0x40020400
 8002cd0:	10210000 	.word	0x10210000

08002cd4 <nm_bsp_init>:
 *	@fn		nm_bsp_init
 *	@brief	Initialize BSP
 *	@return	0 in case of success and -1 in case of failure
 */
sint8 nm_bsp_init(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
	/* Initialize chip IOs. */
	init_chip_pins();
 8002cd8:	f7ff ff78 	bl	8002bcc <init_chip_pins>

	/* Perform chip reset. */
	nm_bsp_reset();
 8002cdc:	f000 f804 	bl	8002ce8 <nm_bsp_reset>

	return M2M_SUCCESS;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	bd80      	pop	{r7, pc}
	...

08002ce8 <nm_bsp_reset>:
 *	@fn		nm_bsp_reset
 *	@brief	Reset NMC1500 SoC by setting CHIP_EN and RESET_N signals low,
 *           CHIP_EN high then RESET_N high
 */
void nm_bsp_reset(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CONF_WINC_ENABLE_PORT,CONF_WINC_ENABLE_PIN,GPIO_PIN_RESET);
 8002cec:	2200      	movs	r2, #0
 8002cee:	2102      	movs	r1, #2
 8002cf0:	480d      	ldr	r0, [pc, #52]	; (8002d28 <nm_bsp_reset+0x40>)
 8002cf2:	f7fe fbbd 	bl	8001470 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CONF_WINC_RESET_PORT,CONF_WINC_RESET_PIN,GPIO_PIN_RESET);
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002cfc:	480a      	ldr	r0, [pc, #40]	; (8002d28 <nm_bsp_reset+0x40>)
 8002cfe:	f7fe fbb7 	bl	8001470 <HAL_GPIO_WritePin>
	nm_bsp_sleep(10);
 8002d02:	200a      	movs	r0, #10
 8002d04:	f000 f812 	bl	8002d2c <nm_bsp_sleep>
	HAL_GPIO_WritePin(CONF_WINC_ENABLE_PORT,CONF_WINC_ENABLE_PIN,GPIO_PIN_SET);
 8002d08:	2201      	movs	r2, #1
 8002d0a:	2102      	movs	r1, #2
 8002d0c:	4806      	ldr	r0, [pc, #24]	; (8002d28 <nm_bsp_reset+0x40>)
 8002d0e:	f7fe fbaf 	bl	8001470 <HAL_GPIO_WritePin>
	nm_bsp_sleep(10);
 8002d12:	200a      	movs	r0, #10
 8002d14:	f000 f80a 	bl	8002d2c <nm_bsp_sleep>
	HAL_GPIO_WritePin(CONF_WINC_RESET_PORT,CONF_WINC_RESET_PIN,GPIO_PIN_SET);
 8002d18:	2201      	movs	r2, #1
 8002d1a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d1e:	4802      	ldr	r0, [pc, #8]	; (8002d28 <nm_bsp_reset+0x40>)
 8002d20:	f7fe fba6 	bl	8001470 <HAL_GPIO_WritePin>
}
 8002d24:	bf00      	nop
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	40020400 	.word	0x40020400

08002d2c <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
	HAL_Delay(u32TimeMsec);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f7fe f8c7 	bl	8000ec8 <HAL_Delay>
}
 8002d3a:	bf00      	nop
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
	...

08002d44 <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b088      	sub	sp, #32
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct;

	/* EXTI2 init ISR function - called from nm_bsp_register_isr() */

	 __GPIOB_CLK_ENABLE();
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	60bb      	str	r3, [r7, #8]
 8002d50:	4a12      	ldr	r2, [pc, #72]	; (8002d9c <nm_bsp_register_isr+0x58>)
 8002d52:	4b12      	ldr	r3, [pc, #72]	; (8002d9c <nm_bsp_register_isr+0x58>)
 8002d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d56:	f043 0302 	orr.w	r3, r3, #2
 8002d5a:	6313      	str	r3, [r2, #48]	; 0x30
 8002d5c:	4b0f      	ldr	r3, [pc, #60]	; (8002d9c <nm_bsp_register_isr+0x58>)
 8002d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d60:	f003 0302 	and.w	r3, r3, #2
 8002d64:	60bb      	str	r3, [r7, #8]
 8002d66:	68bb      	ldr	r3, [r7, #8]

	/*Configure GPIO pin : PA2 */
	GPIO_InitStruct.Pin   = CONF_WINC_SPI_INT_PIN;
 8002d68:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d6c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 8002d6e:	4b0c      	ldr	r3, [pc, #48]	; (8002da0 <nm_bsp_register_isr+0x5c>)
 8002d70:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8002d72:	2300      	movs	r3, #0
 8002d74:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(CONF_WINC_SPI_INT_PORT, &GPIO_InitStruct);
 8002d76:	f107 030c 	add.w	r3, r7, #12
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	4809      	ldr	r0, [pc, #36]	; (8002da4 <nm_bsp_register_isr+0x60>)
 8002d7e:	f7fe fa05 	bl	800118c <HAL_GPIO_Init>

	/* EXTI 2 (PA2) interrupt init*/
	HAL_NVIC_SetPriority(CONF_WINC_EXTI_IRQN, 0x00, 0);
 8002d82:	2200      	movs	r2, #0
 8002d84:	2100      	movs	r1, #0
 8002d86:	2028      	movs	r0, #40	; 0x28
 8002d88:	f7fe f9bb 	bl	8001102 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(CONF_WINC_EXTI_IRQN);
 8002d8c:	2028      	movs	r0, #40	; 0x28
 8002d8e:	f7fe f9d4 	bl	800113a <HAL_NVIC_EnableIRQ>
}
 8002d92:	bf00      	nop
 8002d94:	3720      	adds	r7, #32
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	40023800 	.word	0x40023800
 8002da0:	10210000 	.word	0x10210000
 8002da4:	40020400 	.word	0x40020400

08002da8 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	71fb      	strb	r3, [r7, #7]
	if (1 == u8Enable)
 8002db2:	79fb      	ldrb	r3, [r7, #7]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d108      	bne.n	8002dca <nm_bsp_interrupt_ctrl+0x22>
	{
		HAL_NVIC_SetPriority((IRQn_Type)(CONF_WINC_EXTI_IRQN), 0x01, 0);
 8002db8:	2200      	movs	r2, #0
 8002dba:	2101      	movs	r1, #1
 8002dbc:	2028      	movs	r0, #40	; 0x28
 8002dbe:	f7fe f9a0 	bl	8001102 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ((IRQn_Type)(CONF_WINC_EXTI_IRQN));
 8002dc2:	2028      	movs	r0, #40	; 0x28
 8002dc4:	f7fe f9b9 	bl	800113a <HAL_NVIC_EnableIRQ>
	}
	else
	{
		HAL_NVIC_DisableIRQ((IRQn_Type)(CONF_WINC_EXTI_IRQN));
	}
}
 8002dc8:	e002      	b.n	8002dd0 <nm_bsp_interrupt_ctrl+0x28>
		HAL_NVIC_DisableIRQ((IRQn_Type)(CONF_WINC_EXTI_IRQN));
 8002dca:	2028      	movs	r0, #40	; 0x28
 8002dcc:	f7fe f9c3 	bl	8001156 <HAL_NVIC_DisableIRQ>
}
 8002dd0:	bf00      	nop
 8002dd2:	3708      	adds	r7, #8
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <spi_rw>:
#ifdef CONF_WINC_USE_SPI

static uint8 spiDummyBuf[300] = {0};

static sint8 spi_rw(uint8* pu8Mosi, uint8* pu8Miso, uint16 u16Sz)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b088      	sub	sp, #32
 8002ddc:	af02      	add	r7, sp, #8
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	4613      	mov	r3, r2
 8002de4:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;
	/* Start SPI transaction - polling method */
	HAL_GPIO_WritePin(SPI_WIFI_CS_PORT,SPI_WIFI_CS_PIN,GPIO_PIN_RESET);;
 8002de6:	2200      	movs	r2, #0
 8002de8:	2102      	movs	r1, #2
 8002dea:	4822      	ldr	r0, [pc, #136]	; (8002e74 <spi_rw+0x9c>)
 8002dec:	f7fe fb40 	bl	8001470 <HAL_GPIO_WritePin>
	/* Transmit/Recieve */
	if (pu8Mosi == NULL)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d10c      	bne.n	8002e10 <spi_rw+0x38>
	{
		status = HAL_SPI_TransmitReceive(&hspi2,spiDummyBuf,pu8Miso,u16Sz,1000);
 8002df6:	88fa      	ldrh	r2, [r7, #6]
 8002df8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dfc:	9300      	str	r3, [sp, #0]
 8002dfe:	4613      	mov	r3, r2
 8002e00:	68ba      	ldr	r2, [r7, #8]
 8002e02:	491d      	ldr	r1, [pc, #116]	; (8002e78 <spi_rw+0xa0>)
 8002e04:	481d      	ldr	r0, [pc, #116]	; (8002e7c <spi_rw+0xa4>)
 8002e06:	f7fe fffc 	bl	8001e02 <HAL_SPI_TransmitReceive>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	75fb      	strb	r3, [r7, #23]
 8002e0e:	e021      	b.n	8002e54 <spi_rw+0x7c>
	}
	else if(pu8Miso == NULL)
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d112      	bne.n	8002e3c <spi_rw+0x64>
	{
		status = HAL_SPI_TransmitReceive(&hspi2,pu8Mosi,spiDummyBuf,u16Sz,1000);
 8002e16:	88fa      	ldrh	r2, [r7, #6]
 8002e18:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e1c:	9300      	str	r3, [sp, #0]
 8002e1e:	4613      	mov	r3, r2
 8002e20:	4a15      	ldr	r2, [pc, #84]	; (8002e78 <spi_rw+0xa0>)
 8002e22:	68f9      	ldr	r1, [r7, #12]
 8002e24:	4815      	ldr	r0, [pc, #84]	; (8002e7c <spi_rw+0xa4>)
 8002e26:	f7fe ffec 	bl	8001e02 <HAL_SPI_TransmitReceive>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	75fb      	strb	r3, [r7, #23]
		memset(spiDummyBuf,0, u16Sz);
 8002e2e:	88fb      	ldrh	r3, [r7, #6]
 8002e30:	461a      	mov	r2, r3
 8002e32:	2100      	movs	r1, #0
 8002e34:	4810      	ldr	r0, [pc, #64]	; (8002e78 <spi_rw+0xa0>)
 8002e36:	f002 fbdc 	bl	80055f2 <memset>
 8002e3a:	e00b      	b.n	8002e54 <spi_rw+0x7c>
	}
	else
	{
		status = HAL_SPI_TransmitReceive(&hspi2,pu8Mosi,pu8Miso,u16Sz,1000);
 8002e3c:	88fa      	ldrh	r2, [r7, #6]
 8002e3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e42:	9300      	str	r3, [sp, #0]
 8002e44:	4613      	mov	r3, r2
 8002e46:	68ba      	ldr	r2, [r7, #8]
 8002e48:	68f9      	ldr	r1, [r7, #12]
 8002e4a:	480c      	ldr	r0, [pc, #48]	; (8002e7c <spi_rw+0xa4>)
 8002e4c:	f7fe ffd9 	bl	8001e02 <HAL_SPI_TransmitReceive>
 8002e50:	4603      	mov	r3, r0
 8002e52:	75fb      	strb	r3, [r7, #23]
	}

	/* Handle Transmit/Recieve error */
	if (status != HAL_OK)
 8002e54:	7dfb      	ldrb	r3, [r7, #23]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d002      	beq.n	8002e60 <spi_rw+0x88>
	{
		M2M_ERR("%s: HAL_SPI_TransmitReceive failed. error (%d)\n",__FUNCTION__,status);
		return status;
 8002e5a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002e5e:	e005      	b.n	8002e6c <spi_rw+0x94>
	}
	HAL_GPIO_WritePin(SPI_WIFI_CS_PORT,SPI_WIFI_CS_PIN,GPIO_PIN_SET);;
 8002e60:	2201      	movs	r2, #1
 8002e62:	2102      	movs	r1, #2
 8002e64:	4803      	ldr	r0, [pc, #12]	; (8002e74 <spi_rw+0x9c>)
 8002e66:	f7fe fb03 	bl	8001470 <HAL_GPIO_WritePin>
	return M2M_SUCCESS;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3718      	adds	r7, #24
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	40020800 	.word	0x40020800
 8002e78:	20000098 	.word	0x20000098
 8002e7c:	20000220 	.word	0x20000220

08002e80 <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
	sint8 result = M2M_SUCCESS;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	73fb      	strb	r3, [r7, #15]
//	}

//	/* Enable the SPI master. */
//	spi_enable(&master);

	nm_bsp_reset();
 8002e8c:	f7ff ff2c 	bl	8002ce8 <nm_bsp_reset>
	nm_bsp_sleep(1);
 8002e90:	2001      	movs	r0, #1
 8002e92:	f7ff ff4b 	bl	8002d2c <nm_bsp_sleep>
#endif
	return result;
 8002e96:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3710      	adds	r7, #16
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}

08002ea2 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	b084      	sub	sp, #16
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	6039      	str	r1, [r7, #0]
 8002eac:	71fb      	strb	r3, [r7, #7]
	sint8 s8Ret = 0;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	73fb      	strb	r3, [r7, #15]
	switch(u8Cmd)
 8002eb2:	79fb      	ldrb	r3, [r7, #7]
 8002eb4:	2b03      	cmp	r3, #3
 8002eb6:	d10d      	bne.n	8002ed4 <nm_bus_ioctl+0x32>
			s8Ret = nm_i2c_write_special(pstrParam->pu8Buf1, pstrParam->u16Sz1, pstrParam->pu8Buf2, pstrParam->u16Sz2);
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	60bb      	str	r3, [r7, #8]
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	6818      	ldr	r0, [r3, #0]
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	6859      	ldr	r1, [r3, #4]
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	891b      	ldrh	r3, [r3, #8]
 8002ec8:	461a      	mov	r2, r3
 8002eca:	f7ff ff85 	bl	8002dd8 <spi_rw>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	73fb      	strb	r3, [r7, #15]
		}
		break;
 8002ed2:	e002      	b.n	8002eda <nm_bus_ioctl+0x38>
#endif
		default:
			s8Ret = -1;
 8002ed4:	23ff      	movs	r3, #255	; 0xff
 8002ed6:	73fb      	strb	r3, [r7, #15]
			M2M_ERR("invalide ioclt cmd\n");
			break;
 8002ed8:	bf00      	nop
	}

	return s8Ret;
 8002eda:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
 8002ee6:	b480      	push	{r7}
 8002ee8:	b083      	sub	sp, #12
 8002eea:	af00      	add	r7, sp, #0
	sint8 result = M2M_SUCCESS;
 8002eec:	2300      	movs	r3, #0
 8002eee:	71fb      	strb	r3, [r7, #7]
	return result;
 8002ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <m2m_memcpy>:
 *
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b085      	sub	sp, #20
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
	if(sz == 0) return;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d010      	beq.n	8002f34 <m2m_memcpy+0x34>
	do
	{
		*pDst = *pSrc;
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	781a      	ldrb	r2, [r3, #0]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	701a      	strb	r2, [r3, #0]
		pDst++;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	60fb      	str	r3, [r7, #12]
		pSrc++;
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	3301      	adds	r3, #1
 8002f24:	60bb      	str	r3, [r7, #8]
	}while(--sz);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	607b      	str	r3, [r7, #4]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1ef      	bne.n	8002f12 <m2m_memcpy+0x12>
 8002f32:	e000      	b.n	8002f36 <m2m_memcpy+0x36>
	if(sz == 0) return;
 8002f34:	bf00      	nop
}
 8002f36:	3714      	adds	r7, #20
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr

08002f40 <m2m_memset>:

	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	460b      	mov	r3, r1
 8002f4a:	607a      	str	r2, [r7, #4]
 8002f4c:	72fb      	strb	r3, [r7, #11]
	if(sz == 0) return;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d00c      	beq.n	8002f6e <m2m_memset+0x2e>
	do
	{
		*pBuf = val;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	7afa      	ldrb	r2, [r7, #11]
 8002f58:	701a      	strb	r2, [r3, #0]
		pBuf++;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	3301      	adds	r3, #1
 8002f5e:	60fb      	str	r3, [r7, #12]
	}while(--sz);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	3b01      	subs	r3, #1
 8002f64:	607b      	str	r3, [r7, #4]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d1f3      	bne.n	8002f54 <m2m_memset+0x14>
 8002f6c:	e000      	b.n	8002f70 <m2m_memset+0x30>
	if(sz == 0) return;
 8002f6e:	bf00      	nop
}
 8002f70:	3714      	adds	r7, #20
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr

08002f7a <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
 8002f7a:	b480      	push	{r7}
 8002f7c:	b085      	sub	sp, #20
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
	uint16	u16StrLen = 0;
 8002f82:	2300      	movs	r3, #0
 8002f84:	81fb      	strh	r3, [r7, #14]
	while(*pcStr)
 8002f86:	e005      	b.n	8002f94 <m2m_strlen+0x1a>
	{
		u16StrLen ++;
 8002f88:	89fb      	ldrh	r3, [r7, #14]
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	81fb      	strh	r3, [r7, #14]
		pcStr++;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	3301      	adds	r3, #1
 8002f92:	607b      	str	r3, [r7, #4]
	while(*pcStr)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d1f5      	bne.n	8002f88 <m2m_strlen+0xe>
	}
	return u16StrLen;
 8002f9c:	89fb      	ldrh	r3, [r7, #14]
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3714      	adds	r7, #20
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
	...

08002fac <isr>:
}tstrHifContext;

volatile tstrHifContext gstrHifCxt;

void isr(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
	gstrHifCxt.u8Interrupt++;
 8002fb0:	4b05      	ldr	r3, [pc, #20]	; (8002fc8 <isr+0x1c>)
 8002fb2:	78db      	ldrb	r3, [r3, #3]
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	b2da      	uxtb	r2, r3
 8002fba:	4b03      	ldr	r3, [pc, #12]	; (8002fc8 <isr+0x1c>)
 8002fbc:	70da      	strb	r2, [r3, #3]
	nm_bsp_interrupt_ctrl(0);
#endif
#ifdef ETH_MODE
	os_hook_isr();
#endif
}
 8002fbe:	bf00      	nop
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr
 8002fc8:	20000278 	.word	0x20000278

08002fcc <hif_set_rx_done>:
static sint8 hif_set_rx_done(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	71fb      	strb	r3, [r7, #7]

	gstrHifCxt.u8HifRXDone = 0;
 8002fd6:	4b14      	ldr	r3, [pc, #80]	; (8003028 <hif_set_rx_done+0x5c>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	709a      	strb	r2, [r3, #2]
#ifdef NM_EDGE_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
 8002fdc:	2001      	movs	r0, #1
 8002fde:	f7ff fee3 	bl	8002da8 <nm_bsp_interrupt_ctrl>
#endif
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
 8002fe2:	463b      	mov	r3, r7
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	f241 0070 	movw	r0, #4208	; 0x1070
 8002fea:	f001 fa90 	bl	800450e <nm_read_reg_with_ret>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	71fb      	strb	r3, [r7, #7]
	if(ret != M2M_SUCCESS)goto ERR1;
 8002ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d10f      	bne.n	800301a <hif_set_rx_done+0x4e>
	/* Set RX Done */
	reg |= NBIT1;
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	f043 0302 	orr.w	r3, r3, #2
 8003000:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	4619      	mov	r1, r3
 8003006:	f241 0070 	movw	r0, #4208	; 0x1070
 800300a:	f001 fa8e 	bl	800452a <nm_write_reg>
 800300e:	4603      	mov	r3, r0
 8003010:	71fb      	strb	r3, [r7, #7]
	if(ret != M2M_SUCCESS)goto ERR1;
 8003012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003016:	2b00      	cmp	r3, #0
 8003018:	e000      	b.n	800301c <hif_set_rx_done+0x50>
	if(ret != M2M_SUCCESS)goto ERR1;
 800301a:	bf00      	nop
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
#endif
ERR1:
	return ret;
 800301c:	f997 3007 	ldrsb.w	r3, [r7, #7]

}
 8003020:	4618      	mov	r0, r3
 8003022:	3708      	adds	r7, #8
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	20000278 	.word	0x20000278

0800302c <m2m_hif_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	4603      	mov	r3, r0
 8003034:	603a      	str	r2, [r7, #0]
 8003036:	71fb      	strb	r3, [r7, #7]
 8003038:	460b      	mov	r3, r1
 800303a:	80bb      	strh	r3, [r7, #4]


}
 800303c:	bf00      	nop
 800303e:	370c      	adds	r7, #12
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr

08003048 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 800304e:	2300      	movs	r3, #0
 8003050:	71fb      	strb	r3, [r7, #7]
	if(gstrHifCxt.u8HifRXDone)
 8003052:	4b14      	ldr	r3, [pc, #80]	; (80030a4 <hif_chip_wake+0x5c>)
 8003054:	789b      	ldrb	r3, [r3, #2]
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2b00      	cmp	r3, #0
 800305a:	d002      	beq.n	8003062 <hif_chip_wake+0x1a>
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
 800305c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003060:	e01c      	b.n	800309c <hif_chip_wake+0x54>
	}
	if(gstrHifCxt.u8ChipSleep == 0)
 8003062:	4b10      	ldr	r3, [pc, #64]	; (80030a4 <hif_chip_wake+0x5c>)
 8003064:	785b      	ldrb	r3, [r3, #1]
 8003066:	b2db      	uxtb	r3, r3
 8003068:	2b00      	cmp	r3, #0
 800306a:	d10c      	bne.n	8003086 <hif_chip_wake+0x3e>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
 800306c:	4b0d      	ldr	r3, [pc, #52]	; (80030a4 <hif_chip_wake+0x5c>)
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b00      	cmp	r3, #0
 8003074:	d007      	beq.n	8003086 <hif_chip_wake+0x3e>
		{
			ret = chip_wake();
 8003076:	f001 f891 	bl	800419c <chip_wake>
 800307a:	4603      	mov	r3, r0
 800307c:	71fb      	strb	r3, [r7, #7]
			if(ret != M2M_SUCCESS)goto ERR1;
 800307e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d107      	bne.n	8003096 <hif_chip_wake+0x4e>
		}
		else
		{
		}
	}
	gstrHifCxt.u8ChipSleep++;
 8003086:	4b07      	ldr	r3, [pc, #28]	; (80030a4 <hif_chip_wake+0x5c>)
 8003088:	785b      	ldrb	r3, [r3, #1]
 800308a:	b2db      	uxtb	r3, r3
 800308c:	3301      	adds	r3, #1
 800308e:	b2da      	uxtb	r2, r3
 8003090:	4b04      	ldr	r3, [pc, #16]	; (80030a4 <hif_chip_wake+0x5c>)
 8003092:	705a      	strb	r2, [r3, #1]
 8003094:	e000      	b.n	8003098 <hif_chip_wake+0x50>
			if(ret != M2M_SUCCESS)goto ERR1;
 8003096:	bf00      	nop
ERR1:
	return ret;
 8003098:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800309c:	4618      	mov	r0, r3
 800309e:	3708      	adds	r7, #8
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	20000278 	.word	0x20000278

080030a8 <hif_chip_sleep_sc>:
*	@brief	To clear the chip sleep but keep the chip sleep
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
	if(gstrHifCxt.u8ChipSleep >= 1)
 80030ac:	4b08      	ldr	r3, [pc, #32]	; (80030d0 <hif_chip_sleep_sc+0x28>)
 80030ae:	785b      	ldrb	r3, [r3, #1]
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d006      	beq.n	80030c4 <hif_chip_sleep_sc+0x1c>
	{
		gstrHifCxt.u8ChipSleep--;
 80030b6:	4b06      	ldr	r3, [pc, #24]	; (80030d0 <hif_chip_sleep_sc+0x28>)
 80030b8:	785b      	ldrb	r3, [r3, #1]
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	3b01      	subs	r3, #1
 80030be:	b2da      	uxtb	r2, r3
 80030c0:	4b03      	ldr	r3, [pc, #12]	; (80030d0 <hif_chip_sleep_sc+0x28>)
 80030c2:	705a      	strb	r2, [r3, #1]
	}
	return M2M_SUCCESS;
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr
 80030d0:	20000278 	.word	0x20000278

080030d4 <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 80030da:	2300      	movs	r3, #0
 80030dc:	71fb      	strb	r3, [r7, #7]

	if(gstrHifCxt.u8ChipSleep >= 1)
 80030de:	4b11      	ldr	r3, [pc, #68]	; (8003124 <hif_chip_sleep+0x50>)
 80030e0:	785b      	ldrb	r3, [r3, #1]
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d006      	beq.n	80030f6 <hif_chip_sleep+0x22>
	{
		gstrHifCxt.u8ChipSleep--;
 80030e8:	4b0e      	ldr	r3, [pc, #56]	; (8003124 <hif_chip_sleep+0x50>)
 80030ea:	785b      	ldrb	r3, [r3, #1]
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	3b01      	subs	r3, #1
 80030f0:	b2da      	uxtb	r2, r3
 80030f2:	4b0c      	ldr	r3, [pc, #48]	; (8003124 <hif_chip_sleep+0x50>)
 80030f4:	705a      	strb	r2, [r3, #1]
	}

	if(gstrHifCxt.u8ChipSleep == 0)
 80030f6:	4b0b      	ldr	r3, [pc, #44]	; (8003124 <hif_chip_sleep+0x50>)
 80030f8:	785b      	ldrb	r3, [r3, #1]
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d10b      	bne.n	8003118 <hif_chip_sleep+0x44>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
 8003100:	4b08      	ldr	r3, [pc, #32]	; (8003124 <hif_chip_sleep+0x50>)
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	b2db      	uxtb	r3, r3
 8003106:	2b00      	cmp	r3, #0
 8003108:	d006      	beq.n	8003118 <hif_chip_sleep+0x44>
		{
			ret = chip_sleep();
 800310a:	f000 ffe5 	bl	80040d8 <chip_sleep>
 800310e:	4603      	mov	r3, r0
 8003110:	71fb      	strb	r3, [r7, #7]
			if(ret != M2M_SUCCESS)goto ERR1;
 8003112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003116:	2b00      	cmp	r3, #0
		else
		{
		}
	}
ERR1:
	return ret;
 8003118:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800311c:	4618      	mov	r0, r3
 800311e:	3708      	adds	r7, #8
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	20000278 	.word	0x20000278

08003128 <hif_init>:
*				Pointer to the arguments.
*   @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_init(void * arg)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
 8003130:	2228      	movs	r2, #40	; 0x28
 8003132:	2100      	movs	r1, #0
 8003134:	4807      	ldr	r0, [pc, #28]	; (8003154 <hif_init+0x2c>)
 8003136:	f7ff ff03 	bl	8002f40 <m2m_memset>
	nm_bsp_register_isr(isr);
 800313a:	4807      	ldr	r0, [pc, #28]	; (8003158 <hif_init+0x30>)
 800313c:	f7ff fe02 	bl	8002d44 <nm_bsp_register_isr>
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
 8003140:	4906      	ldr	r1, [pc, #24]	; (800315c <hif_init+0x34>)
 8003142:	2003      	movs	r0, #3
 8003144:	f000 fac8 	bl	80036d8 <hif_register_cb>
	return M2M_SUCCESS;
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	3708      	adds	r7, #8
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	20000278 	.word	0x20000278
 8003158:	08002fad 	.word	0x08002fad
 800315c:	0800302d 	.word	0x0800302d

08003160 <hif_send>:
				Packet buffer size (including the HIF header).
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b088      	sub	sp, #32
 8003164:	af00      	add	r7, sp, #0
 8003166:	603a      	str	r2, [r7, #0]
 8003168:	461a      	mov	r2, r3
 800316a:	4603      	mov	r3, r0
 800316c:	71fb      	strb	r3, [r7, #7]
 800316e:	460b      	mov	r3, r1
 8003170:	71bb      	strb	r3, [r7, #6]
 8003172:	4613      	mov	r3, r2
 8003174:	80bb      	strh	r3, [r7, #4]
    /* temp is 16 bit variable used to read a volatile memory location to
       pass to function/macro, which is not using volatile variable.
       it is done due to IAR warning.
    */
    uint16  temp;
	sint8	ret = M2M_ERR_SEND;
 8003176:	23ff      	movs	r3, #255	; 0xff
 8003178:	77fb      	strb	r3, [r7, #31]
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
 800317a:	79bb      	ldrb	r3, [r7, #6]
 800317c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003180:	b2db      	uxtb	r3, r3
 8003182:	767b      	strb	r3, [r7, #25]
	strHif.u8Gid		= u8Gid;
 8003184:	79fb      	ldrb	r3, [r7, #7]
 8003186:	763b      	strb	r3, [r7, #24]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
 8003188:	2308      	movs	r3, #8
 800318a:	837b      	strh	r3, [r7, #26]
	if(pu8DataBuf != NULL)
 800318c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800318e:	2b00      	cmp	r3, #0
 8003190:	d009      	beq.n	80031a6 <hif_send+0x46>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
 8003192:	8b7b      	ldrh	r3, [r7, #26]
 8003194:	b29a      	uxth	r2, r3
 8003196:	8e39      	ldrh	r1, [r7, #48]	; 0x30
 8003198:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800319a:	440b      	add	r3, r1
 800319c:	b29b      	uxth	r3, r3
 800319e:	4413      	add	r3, r2
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	837b      	strh	r3, [r7, #26]
 80031a4:	e005      	b.n	80031b2 <hif_send+0x52>
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
 80031a6:	8b7b      	ldrh	r3, [r7, #26]
 80031a8:	b29a      	uxth	r2, r3
 80031aa:	88bb      	ldrh	r3, [r7, #4]
 80031ac:	4413      	add	r3, r2
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	837b      	strh	r3, [r7, #26]
	}
	ret = hif_chip_wake();
 80031b2:	f7ff ff49 	bl	8003048 <hif_chip_wake>
 80031b6:	4603      	mov	r3, r0
 80031b8:	77fb      	strb	r3, [r7, #31]
	if(ret == M2M_SUCCESS)
 80031ba:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	f040 80e6 	bne.w	8003390 <hif_send+0x230>
	{
		volatile uint32 reg, dma_addr = 0;
 80031c4:	2300      	movs	r3, #0
 80031c6:	613b      	str	r3, [r7, #16]
		volatile uint16 cnt = 0;
 80031c8:	2300      	movs	r3, #0
 80031ca:	81fb      	strh	r3, [r7, #14]
//#define OPTIMIZE_BUS
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
 80031cc:	2300      	movs	r3, #0
 80031ce:	617b      	str	r3, [r7, #20]
        temp = (uint16)strHif.u16Length;
 80031d0:	8b7b      	ldrh	r3, [r7, #26]
 80031d2:	83bb      	strh	r3, [r7, #28]
		reg |= (uint32)u8Gid;
 80031d4:	79fa      	ldrb	r2, [r7, #7]
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	4313      	orrs	r3, r2
 80031da:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)u8Opcode<<8);
 80031dc:	79bb      	ldrb	r3, [r7, #6]
 80031de:	021a      	lsls	r2, r3, #8
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)temp<<16);
 80031e6:	8bbb      	ldrh	r3, [r7, #28]
 80031e8:	041a      	lsls	r2, r3, #16
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	4313      	orrs	r3, r2
 80031ee:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(NMI_STATE_REG,reg);
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	4619      	mov	r1, r3
 80031f4:	f241 008c 	movw	r0, #4236	; 0x108c
 80031f8:	f001 f997 	bl	800452a <nm_write_reg>
 80031fc:	4603      	mov	r3, r0
 80031fe:	77fb      	strb	r3, [r7, #31]
		if(M2M_SUCCESS != ret) goto ERR1;
 8003200:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003204:	2b00      	cmp	r3, #0
 8003206:	f040 80b7 	bne.w	8003378 <hif_send+0x218>

		reg = 0UL;
 800320a:	2300      	movs	r3, #0
 800320c:	617b      	str	r3, [r7, #20]
		reg |= NBIT1;
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	f043 0302 	orr.w	r3, r3, #2
 8003214:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	4619      	mov	r1, r3
 800321a:	f241 0078 	movw	r0, #4216	; 0x1078
 800321e:	f001 f984 	bl	800452a <nm_write_reg>
 8003222:	4603      	mov	r3, r0
 8003224:	77fb      	strb	r3, [r7, #31]
		if(M2M_SUCCESS != ret) goto ERR1;
 8003226:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800322a:	2b00      	cmp	r3, #0
 800322c:	f040 80a6 	bne.w	800337c <hif_send+0x21c>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
 8003230:	2300      	movs	r3, #0
 8003232:	613b      	str	r3, [r7, #16]

		for(cnt = 0; cnt < 1000; cnt ++)
 8003234:	2300      	movs	r3, #0
 8003236:	81fb      	strh	r3, [r7, #14]
 8003238:	e02e      	b.n	8003298 <hif_send+0x138>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
 800323a:	f107 0314 	add.w	r3, r7, #20
 800323e:	4619      	mov	r1, r3
 8003240:	f241 0078 	movw	r0, #4216	; 0x1078
 8003244:	f001 f963 	bl	800450e <nm_read_reg_with_ret>
 8003248:	4603      	mov	r3, r0
 800324a:	77fb      	strb	r3, [r7, #31]
			if(ret != M2M_SUCCESS) break;
 800324c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d127      	bne.n	80032a4 <hif_send+0x144>
			/*
			 * If it takes too long to get a response, the slow down to
			 * avoid back-to-back register read operations.
			 */
			if(cnt >= 500) {
 8003254:	89fb      	ldrh	r3, [r7, #14]
 8003256:	b29b      	uxth	r3, r3
 8003258:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800325c:	d303      	bcc.n	8003266 <hif_send+0x106>
				if(cnt < 501) {
 800325e:	89fb      	ldrh	r3, [r7, #14]
					M2M_INFO("Slowing down...\n");
				}
				nm_bsp_sleep(1);
 8003260:	2001      	movs	r0, #1
 8003262:	f7ff fd63 	bl	8002d2c <nm_bsp_sleep>
			}
			if (!(reg & NBIT1))
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	f003 0302 	and.w	r3, r3, #2
 800326c:	2b00      	cmp	r3, #0
 800326e:	d10e      	bne.n	800328e <hif_send+0x12e>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
 8003270:	f107 0310 	add.w	r3, r7, #16
 8003274:	4619      	mov	r1, r3
 8003276:	484a      	ldr	r0, [pc, #296]	; (80033a0 <hif_send+0x240>)
 8003278:	f001 f949 	bl	800450e <nm_read_reg_with_ret>
 800327c:	4603      	mov	r3, r0
 800327e:	77fb      	strb	r3, [r7, #31]
				if(ret != M2M_SUCCESS) {
 8003280:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d00f      	beq.n	80032a8 <hif_send+0x148>
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
 8003288:	2300      	movs	r3, #0
 800328a:	613b      	str	r3, [r7, #16]
					goto ERR1;
 800328c:	e07d      	b.n	800338a <hif_send+0x22a>
		for(cnt = 0; cnt < 1000; cnt ++)
 800328e:	89fb      	ldrh	r3, [r7, #14]
 8003290:	b29b      	uxth	r3, r3
 8003292:	3301      	adds	r3, #1
 8003294:	b29b      	uxth	r3, r3
 8003296:	81fb      	strh	r3, [r7, #14]
 8003298:	89fb      	ldrh	r3, [r7, #14]
 800329a:	b29b      	uxth	r3, r3
 800329c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80032a0:	d3cb      	bcc.n	800323a <hif_send+0xda>
 80032a2:	e002      	b.n	80032aa <hif_send+0x14a>
			if(ret != M2M_SUCCESS) break;
 80032a4:	bf00      	nop
 80032a6:	e000      	b.n	80032aa <hif_send+0x14a>
				}
				/*in case of success break */
                break;
 80032a8:	bf00      	nop
			}
		}
        
		if (dma_addr != 0)
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d055      	beq.n	800335c <hif_send+0x1fc>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	60bb      	str	r3, [r7, #8]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
 80032b4:	8b7b      	ldrh	r3, [r7, #26]
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	837b      	strh	r3, [r7, #26]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	f107 0118 	add.w	r1, r7, #24
 80032c0:	2208      	movs	r2, #8
 80032c2:	4618      	mov	r0, r3
 80032c4:	f001 f9ae 	bl	8004624 <nm_write_block>
 80032c8:	4603      	mov	r3, r0
 80032ca:	77fb      	strb	r3, [r7, #31]
			if(M2M_SUCCESS != ret) goto ERR1;
 80032cc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d155      	bne.n	8003380 <hif_send+0x220>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	3308      	adds	r3, #8
 80032d8:	60bb      	str	r3, [r7, #8]
			if(pu8CtrlBuf != NULL)
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d00f      	beq.n	8003300 <hif_send+0x1a0>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	88ba      	ldrh	r2, [r7, #4]
 80032e4:	6839      	ldr	r1, [r7, #0]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f001 f99c 	bl	8004624 <nm_write_block>
 80032ec:	4603      	mov	r3, r0
 80032ee:	77fb      	strb	r3, [r7, #31]
				if(M2M_SUCCESS != ret) goto ERR1;
 80032f0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d145      	bne.n	8003384 <hif_send+0x224>
				u32CurrAddr += u16CtrlBufSize;
 80032f8:	88ba      	ldrh	r2, [r7, #4]
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	4413      	add	r3, r2
 80032fe:	60bb      	str	r3, [r7, #8]
			}
			if(pu8DataBuf != NULL)
 8003300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003302:	2b00      	cmp	r3, #0
 8003304:	d016      	beq.n	8003334 <hif_send+0x1d4>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
 8003306:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8003308:	88bb      	ldrh	r3, [r7, #4]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	461a      	mov	r2, r3
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	4413      	add	r3, r2
 8003312:	60bb      	str	r3, [r7, #8]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8003318:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800331a:	4618      	mov	r0, r3
 800331c:	f001 f982 	bl	8004624 <nm_write_block>
 8003320:	4603      	mov	r3, r0
 8003322:	77fb      	strb	r3, [r7, #31]
				if(M2M_SUCCESS != ret) goto ERR1;
 8003324:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d12d      	bne.n	8003388 <hif_send+0x228>
				u32CurrAddr += u16DataSize;
 800332c:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	4413      	add	r3, r2
 8003332:	60bb      	str	r3, [r7, #8]
			}

			reg = dma_addr << 2;
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	617b      	str	r3, [r7, #20]
			reg |= NBIT1;
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	f043 0302 	orr.w	r3, r3, #2
 8003340:	617b      	str	r3, [r7, #20]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	4619      	mov	r1, r3
 8003346:	f241 006c 	movw	r0, #4204	; 0x106c
 800334a:	f001 f8ee 	bl	800452a <nm_write_reg>
 800334e:	4603      	mov	r3, r0
 8003350:	77fb      	strb	r3, [r7, #31]
			if(M2M_SUCCESS != ret) goto ERR1;
 8003352:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d007      	beq.n	800336a <hif_send+0x20a>
 800335a:	e016      	b.n	800338a <hif_send+0x22a>
		}
		else
		{
			ret = hif_chip_sleep();
 800335c:	f7ff feba 	bl	80030d4 <hif_chip_sleep>
 8003360:	4603      	mov	r3, r0
 8003362:	77fb      	strb	r3, [r7, #31]
			M2M_PRINT("Failed to alloc rx size %d\r\n",ret);
			ret = M2M_ERR_MEM_ALLOC;
 8003364:	23fd      	movs	r3, #253	; 0xfd
 8003366:	77fb      	strb	r3, [r7, #31]
			goto ERR2;
 8003368:	e013      	b.n	8003392 <hif_send+0x232>
	{
		M2M_ERR("(HIF)Fail to wakup the chip\n");
		goto ERR2;
	}
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
 800336a:	f7ff feb3 	bl	80030d4 <hif_chip_sleep>
 800336e:	4603      	mov	r3, r0
 8003370:	77fb      	strb	r3, [r7, #31]
	return ret;
 8003372:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003376:	e00e      	b.n	8003396 <hif_send+0x236>
		if(M2M_SUCCESS != ret) goto ERR1;
 8003378:	bf00      	nop
 800337a:	e006      	b.n	800338a <hif_send+0x22a>
		if(M2M_SUCCESS != ret) goto ERR1;
 800337c:	bf00      	nop
 800337e:	e004      	b.n	800338a <hif_send+0x22a>
			if(M2M_SUCCESS != ret) goto ERR1;
 8003380:	bf00      	nop
 8003382:	e002      	b.n	800338a <hif_send+0x22a>
				if(M2M_SUCCESS != ret) goto ERR1;
 8003384:	bf00      	nop
 8003386:	e000      	b.n	800338a <hif_send+0x22a>
				if(M2M_SUCCESS != ret) goto ERR1;
 8003388:	bf00      	nop
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
 800338a:	f7ff fe8d 	bl	80030a8 <hif_chip_sleep_sc>
 800338e:	e000      	b.n	8003392 <hif_send+0x232>
		goto ERR2;
 8003390:	bf00      	nop
ERR2:
	/*logical error*/
	return ret;
 8003392:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8003396:	4618      	mov	r0, r3
 8003398:	3720      	adds	r7, #32
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	00150400 	.word	0x00150400

080033a4 <hif_isr>:
*	@date	15 July 2012
*	@return	1 in case of interrupt received else 0 will be returned
*	@version	1.0
*/
static sint8 hif_isr(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b086      	sub	sp, #24
 80033a8:	af00      	add	r7, sp, #0
    uint16 temp;
	sint8 ret = M2M_SUCCESS;
 80033aa:	2300      	movs	r3, #0
 80033ac:	75fb      	strb	r3, [r7, #23]
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
 80033ae:	f107 030c 	add.w	r3, r7, #12
 80033b2:	4619      	mov	r1, r3
 80033b4:	f241 0070 	movw	r0, #4208	; 0x1070
 80033b8:	f001 f8a9 	bl	800450e <nm_read_reg_with_ret>
 80033bc:	4603      	mov	r3, r0
 80033be:	75fb      	strb	r3, [r7, #23]
	if(M2M_SUCCESS == ret)
 80033c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	f040 80f8 	bne.w	80035ba <hif_isr+0x216>
	{
		if(reg & 0x1)	/* New interrupt has been received */
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	f003 0301 	and.w	r3, r3, #1
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	f000 80ef 	beq.w	80035b4 <hif_isr+0x210>
		{
			uint16 size;

			nm_bsp_interrupt_ctrl(0);
 80033d6:	2000      	movs	r0, #0
 80033d8:	f7ff fce6 	bl	8002da8 <nm_bsp_interrupt_ctrl>
			/*Clearing RX interrupt*/
			reg &= ~NBIT0;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f023 0301 	bic.w	r3, r3, #1
 80033e2:	60fb      	str	r3, [r7, #12]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	4619      	mov	r1, r3
 80033e8:	f241 0070 	movw	r0, #4208	; 0x1070
 80033ec:	f001 f89d 	bl	800452a <nm_write_reg>
 80033f0:	4603      	mov	r3, r0
 80033f2:	75fb      	strb	r3, [r7, #23]
			if(ret != M2M_SUCCESS)goto ERR1;
 80033f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f040 80e0 	bne.w	80035be <hif_isr+0x21a>
			gstrHifCxt.u8HifRXDone = 1;
 80033fe:	4b73      	ldr	r3, [pc, #460]	; (80035cc <hif_isr+0x228>)
 8003400:	2201      	movs	r2, #1
 8003402:	709a      	strb	r2, [r3, #2]
			size = (uint16)((reg >> 2) & 0xfff);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	089b      	lsrs	r3, r3, #2
 8003408:	b29b      	uxth	r3, r3
 800340a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800340e:	82bb      	strh	r3, [r7, #20]
			if (size > 0) {
 8003410:	8abb      	ldrh	r3, [r7, #20]
 8003412:	2b00      	cmp	r3, #0
 8003414:	f000 80cb 	beq.w	80035ae <hif_isr+0x20a>
				uint32 address = 0;
 8003418:	2300      	movs	r3, #0
 800341a:	607b      	str	r3, [r7, #4]
				/**
				start bus transfer
				**/
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
 800341c:	1d3b      	adds	r3, r7, #4
 800341e:	4619      	mov	r1, r3
 8003420:	f241 0084 	movw	r0, #4228	; 0x1084
 8003424:	f001 f873 	bl	800450e <nm_read_reg_with_ret>
 8003428:	4603      	mov	r3, r0
 800342a:	75fb      	strb	r3, [r7, #23]
				if(M2M_SUCCESS != ret)
 800342c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d003      	beq.n	800343c <hif_isr+0x98>
				{
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
					nm_bsp_interrupt_ctrl(1);
 8003434:	2001      	movs	r0, #1
 8003436:	f7ff fcb7 	bl	8002da8 <nm_bsp_interrupt_ctrl>
					goto ERR1;
 800343a:	e0c1      	b.n	80035c0 <hif_isr+0x21c>
				}
				gstrHifCxt.u32RxAddr = address;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a63      	ldr	r2, [pc, #396]	; (80035cc <hif_isr+0x228>)
 8003440:	6053      	str	r3, [r2, #4]
				gstrHifCxt.u32RxSize = size;
 8003442:	8abb      	ldrh	r3, [r7, #20]
 8003444:	4a61      	ldr	r2, [pc, #388]	; (80035cc <hif_isr+0x228>)
 8003446:	6093      	str	r3, [r2, #8]
				ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f107 0108 	add.w	r1, r7, #8
 800344e:	2204      	movs	r2, #4
 8003450:	4618      	mov	r0, r3
 8003452:	f001 f88b 	bl	800456c <nm_read_block>
 8003456:	4603      	mov	r3, r0
 8003458:	75fb      	strb	r3, [r7, #23]
				strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
 800345a:	897b      	ldrh	r3, [r7, #10]
 800345c:	b29b      	uxth	r3, r3
 800345e:	817b      	strh	r3, [r7, #10]
				if(M2M_SUCCESS != ret)
 8003460:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d003      	beq.n	8003470 <hif_isr+0xcc>
				{
					M2M_ERR("(hif) address bus fail\n");
					nm_bsp_interrupt_ctrl(1);
 8003468:	2001      	movs	r0, #1
 800346a:	f7ff fc9d 	bl	8002da8 <nm_bsp_interrupt_ctrl>
					goto ERR1;
 800346e:	e0a7      	b.n	80035c0 <hif_isr+0x21c>
				}
				if(strHif.u16Length != size)
 8003470:	897b      	ldrh	r3, [r7, #10]
 8003472:	b29b      	uxth	r3, r3
 8003474:	8aba      	ldrh	r2, [r7, #20]
 8003476:	429a      	cmp	r2, r3
 8003478:	d00b      	beq.n	8003492 <hif_isr+0xee>
				{
					if((size - strHif.u16Length) > 4)
 800347a:	8abb      	ldrh	r3, [r7, #20]
 800347c:	897a      	ldrh	r2, [r7, #10]
 800347e:	b292      	uxth	r2, r2
 8003480:	1a9b      	subs	r3, r3, r2
 8003482:	2b04      	cmp	r3, #4
 8003484:	dd05      	ble.n	8003492 <hif_isr+0xee>
					{
						M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
							size, strHif.u16Length, strHif.u8Gid, strHif.u8Opcode);
						nm_bsp_interrupt_ctrl(1);
 8003486:	2001      	movs	r0, #1
 8003488:	f7ff fc8e 	bl	8002da8 <nm_bsp_interrupt_ctrl>
						ret = M2M_ERR_BUS_FAIL;
 800348c:	23fa      	movs	r3, #250	; 0xfa
 800348e:	75fb      	strb	r3, [r7, #23]
						goto ERR1;
 8003490:	e096      	b.n	80035c0 <hif_isr+0x21c>
					}
				}

				if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
 8003492:	7a3b      	ldrb	r3, [r7, #8]
 8003494:	b2db      	uxtb	r3, r3
 8003496:	2b01      	cmp	r3, #1
 8003498:	d110      	bne.n	80034bc <hif_isr+0x118>
				{
					if(gstrHifCxt.pfWifiCb)
 800349a:	4b4c      	ldr	r3, [pc, #304]	; (80035cc <hif_isr+0x228>)
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d078      	beq.n	8003594 <hif_isr+0x1f0>
                    {
                        temp = (uint16)strHif.u16Length;
 80034a2:	897b      	ldrh	r3, [r7, #10]
 80034a4:	827b      	strh	r3, [r7, #18]
						gstrHifCxt.pfWifiCb(strHif.u8Opcode, temp - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 80034a6:	4b49      	ldr	r3, [pc, #292]	; (80035cc <hif_isr+0x228>)
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	7a7a      	ldrb	r2, [r7, #9]
 80034ac:	b2d0      	uxtb	r0, r2
 80034ae:	8a7a      	ldrh	r2, [r7, #18]
 80034b0:	3a08      	subs	r2, #8
 80034b2:	b291      	uxth	r1, r2
 80034b4:	687a      	ldr	r2, [r7, #4]
 80034b6:	3208      	adds	r2, #8
 80034b8:	4798      	blx	r3
 80034ba:	e06b      	b.n	8003594 <hif_isr+0x1f0>
					{
						M2M_ERR("WIFI callback is not registered\n");
					}

				}
				else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
 80034bc:	7a3b      	ldrb	r3, [r7, #8]
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	2b02      	cmp	r3, #2
 80034c2:	d110      	bne.n	80034e6 <hif_isr+0x142>
				{
					if(gstrHifCxt.pfIpCb)
 80034c4:	4b41      	ldr	r3, [pc, #260]	; (80035cc <hif_isr+0x228>)
 80034c6:	691b      	ldr	r3, [r3, #16]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d063      	beq.n	8003594 <hif_isr+0x1f0>
					{
                        temp = (uint16)strHif.u16Length;
 80034cc:	897b      	ldrh	r3, [r7, #10]
 80034ce:	827b      	strh	r3, [r7, #18]
						gstrHifCxt.pfIpCb(strHif.u8Opcode, temp - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 80034d0:	4b3e      	ldr	r3, [pc, #248]	; (80035cc <hif_isr+0x228>)
 80034d2:	691b      	ldr	r3, [r3, #16]
 80034d4:	7a7a      	ldrb	r2, [r7, #9]
 80034d6:	b2d0      	uxtb	r0, r2
 80034d8:	8a7a      	ldrh	r2, [r7, #18]
 80034da:	3a08      	subs	r2, #8
 80034dc:	b291      	uxth	r1, r2
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	3208      	adds	r2, #8
 80034e2:	4798      	blx	r3
 80034e4:	e056      	b.n	8003594 <hif_isr+0x1f0>
					else
					{
						M2M_ERR("Scoket callback is not registered\n");
					}
				}
				else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
 80034e6:	7a3b      	ldrb	r3, [r7, #8]
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	2b04      	cmp	r3, #4
 80034ec:	d110      	bne.n	8003510 <hif_isr+0x16c>
				{
					if(gstrHifCxt.pfOtaCb)
 80034ee:	4b37      	ldr	r3, [pc, #220]	; (80035cc <hif_isr+0x228>)
 80034f0:	695b      	ldr	r3, [r3, #20]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d04e      	beq.n	8003594 <hif_isr+0x1f0>
					{
                            temp = (uint16)strHif.u16Length;
 80034f6:	897b      	ldrh	r3, [r7, #10]
 80034f8:	827b      	strh	r3, [r7, #18]
						gstrHifCxt.pfOtaCb(strHif.u8Opcode, temp - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 80034fa:	4b34      	ldr	r3, [pc, #208]	; (80035cc <hif_isr+0x228>)
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	7a7a      	ldrb	r2, [r7, #9]
 8003500:	b2d0      	uxtb	r0, r2
 8003502:	8a7a      	ldrh	r2, [r7, #18]
 8003504:	3a08      	subs	r2, #8
 8003506:	b291      	uxth	r1, r2
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	3208      	adds	r2, #8
 800350c:	4798      	blx	r3
 800350e:	e041      	b.n	8003594 <hif_isr+0x1f0>
					else
					{
						M2M_ERR("Ota callback is not registered\n");
                    }
				}
				else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
 8003510:	7a3b      	ldrb	r3, [r7, #8]
 8003512:	b2db      	uxtb	r3, r3
 8003514:	2b06      	cmp	r3, #6
 8003516:	d110      	bne.n	800353a <hif_isr+0x196>
				{
					if(gstrHifCxt.pfCryptoCb)
 8003518:	4b2c      	ldr	r3, [pc, #176]	; (80035cc <hif_isr+0x228>)
 800351a:	6a1b      	ldr	r3, [r3, #32]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d039      	beq.n	8003594 <hif_isr+0x1f0>
					{
                        temp = (uint16)strHif.u16Length;
 8003520:	897b      	ldrh	r3, [r7, #10]
 8003522:	827b      	strh	r3, [r7, #18]
						gstrHifCxt.pfCryptoCb(strHif.u8Opcode, temp - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 8003524:	4b29      	ldr	r3, [pc, #164]	; (80035cc <hif_isr+0x228>)
 8003526:	6a1b      	ldr	r3, [r3, #32]
 8003528:	7a7a      	ldrb	r2, [r7, #9]
 800352a:	b2d0      	uxtb	r0, r2
 800352c:	8a7a      	ldrh	r2, [r7, #18]
 800352e:	3a08      	subs	r2, #8
 8003530:	b291      	uxth	r1, r2
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	3208      	adds	r2, #8
 8003536:	4798      	blx	r3
 8003538:	e02c      	b.n	8003594 <hif_isr+0x1f0>
					else
					{
						M2M_ERR("Crypto callback is not registered\n");
					}
				}
				else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
 800353a:	7a3b      	ldrb	r3, [r7, #8]
 800353c:	b2db      	uxtb	r3, r3
 800353e:	2b07      	cmp	r3, #7
 8003540:	d110      	bne.n	8003564 <hif_isr+0x1c0>
				{
					if(gstrHifCxt.pfSigmaCb)
 8003542:	4b22      	ldr	r3, [pc, #136]	; (80035cc <hif_isr+0x228>)
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d024      	beq.n	8003594 <hif_isr+0x1f0>
					{
                        temp = (uint16)strHif.u16Length;
 800354a:	897b      	ldrh	r3, [r7, #10]
 800354c:	827b      	strh	r3, [r7, #18]
						gstrHifCxt.pfSigmaCb(strHif.u8Opcode, temp - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 800354e:	4b1f      	ldr	r3, [pc, #124]	; (80035cc <hif_isr+0x228>)
 8003550:	699b      	ldr	r3, [r3, #24]
 8003552:	7a7a      	ldrb	r2, [r7, #9]
 8003554:	b2d0      	uxtb	r0, r2
 8003556:	8a7a      	ldrh	r2, [r7, #18]
 8003558:	3a08      	subs	r2, #8
 800355a:	b291      	uxth	r1, r2
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	3208      	adds	r2, #8
 8003560:	4798      	blx	r3
 8003562:	e017      	b.n	8003594 <hif_isr+0x1f0>
					else
					{
						M2M_ERR("Sigma callback is not registered\n");
					}
				}
				else if(M2M_REQ_GROUP_SSL == strHif.u8Gid)
 8003564:	7a3b      	ldrb	r3, [r7, #8]
 8003566:	b2db      	uxtb	r3, r3
 8003568:	2b05      	cmp	r3, #5
 800356a:	d110      	bne.n	800358e <hif_isr+0x1ea>
				{
				    if(gstrHifCxt.pfSslCb)
 800356c:	4b17      	ldr	r3, [pc, #92]	; (80035cc <hif_isr+0x228>)
 800356e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003570:	2b00      	cmp	r3, #0
 8003572:	d00f      	beq.n	8003594 <hif_isr+0x1f0>
					{
					    temp = (uint16)strHif.u16Length;
 8003574:	897b      	ldrh	r3, [r7, #10]
 8003576:	827b      	strh	r3, [r7, #18]
						gstrHifCxt.pfSslCb(strHif.u8Opcode, temp - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
 8003578:	4b14      	ldr	r3, [pc, #80]	; (80035cc <hif_isr+0x228>)
 800357a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357c:	7a7a      	ldrb	r2, [r7, #9]
 800357e:	b2d0      	uxtb	r0, r2
 8003580:	8a7a      	ldrh	r2, [r7, #18]
 8003582:	3a08      	subs	r2, #8
 8003584:	b291      	uxth	r1, r2
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	3208      	adds	r2, #8
 800358a:	4798      	blx	r3
 800358c:	e002      	b.n	8003594 <hif_isr+0x1f0>
					}
				}
				else
				{
					M2M_ERR("(hif) invalid group ID\n");
					ret = M2M_ERR_BUS_FAIL;
 800358e:	23fa      	movs	r3, #250	; 0xfa
 8003590:	75fb      	strb	r3, [r7, #23]
					goto ERR1;
 8003592:	e015      	b.n	80035c0 <hif_isr+0x21c>
				}
				if(gstrHifCxt.u8HifRXDone)
 8003594:	4b0d      	ldr	r3, [pc, #52]	; (80035cc <hif_isr+0x228>)
 8003596:	789b      	ldrb	r3, [r3, #2]
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b00      	cmp	r3, #0
 800359c:	d010      	beq.n	80035c0 <hif_isr+0x21c>
				{
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
					ret = hif_set_rx_done();
 800359e:	f7ff fd15 	bl	8002fcc <hif_set_rx_done>
 80035a2:	4603      	mov	r3, r0
 80035a4:	75fb      	strb	r3, [r7, #23]
					if(ret != M2M_SUCCESS) goto ERR1;
 80035a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	e008      	b.n	80035c0 <hif_isr+0x21c>
				}
			}
			else
			{
				M2M_ERR("(hif) Wrong Size\n");
				ret = M2M_ERR_RCV;
 80035ae:	23fe      	movs	r3, #254	; 0xfe
 80035b0:	75fb      	strb	r3, [r7, #23]
				goto ERR1;
 80035b2:	e005      	b.n	80035c0 <hif_isr+0x21c>
		}
		else
		{
#ifndef WIN32
			M2M_ERR("(hif) False interrupt %lx",reg);
			ret = M2M_ERR_FAIL;
 80035b4:	23f4      	movs	r3, #244	; 0xf4
 80035b6:	75fb      	strb	r3, [r7, #23]
			goto ERR1;
 80035b8:	e002      	b.n	80035c0 <hif_isr+0x21c>
		}
	}
	else
	{
		M2M_ERR("(hif) Fail to Read interrupt reg\n");
		goto ERR1;
 80035ba:	bf00      	nop
 80035bc:	e000      	b.n	80035c0 <hif_isr+0x21c>
			if(ret != M2M_SUCCESS)goto ERR1;
 80035be:	bf00      	nop
	}

ERR1:
	return ret;
 80035c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3718      	adds	r7, #24
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	20000278 	.word	0x20000278

080035d0 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 80035d6:	2300      	movs	r3, #0
 80035d8:	71fb      	strb	r3, [r7, #7]
	while (gstrHifCxt.u8Interrupt) {
 80035da:	e00e      	b.n	80035fa <hif_handle_isr+0x2a>
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gstrHifCxt.u8Interrupt--;
 80035dc:	4b0c      	ldr	r3, [pc, #48]	; (8003610 <hif_handle_isr+0x40>)
 80035de:	78db      	ldrb	r3, [r3, #3]
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	3b01      	subs	r3, #1
 80035e4:	b2da      	uxtb	r2, r3
 80035e6:	4b0a      	ldr	r3, [pc, #40]	; (8003610 <hif_handle_isr+0x40>)
 80035e8:	70da      	strb	r2, [r3, #3]
		while(1)
		{
			ret = hif_isr();
 80035ea:	f7ff fedb 	bl	80033a4 <hif_isr>
 80035ee:	4603      	mov	r3, r0
 80035f0:	71fb      	strb	r3, [r7, #7]
			if(ret == M2M_SUCCESS) {
 80035f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d1f7      	bne.n	80035ea <hif_handle_isr+0x1a>
	while (gstrHifCxt.u8Interrupt) {
 80035fa:	4b05      	ldr	r3, [pc, #20]	; (8003610 <hif_handle_isr+0x40>)
 80035fc:	78db      	ldrb	r3, [r3, #3]
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	2b00      	cmp	r3, #0
 8003602:	d1eb      	bne.n	80035dc <hif_handle_isr+0xc>
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
			}
		}
	}

	return ret;
 8003604:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8003608:	4618      	mov	r0, r3
 800360a:	3708      	adds	r7, #8
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	20000278 	.word	0x20000278

08003614 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af00      	add	r7, sp, #0
 800361a:	60f8      	str	r0, [r7, #12]
 800361c:	60b9      	str	r1, [r7, #8]
 800361e:	4611      	mov	r1, r2
 8003620:	461a      	mov	r2, r3
 8003622:	460b      	mov	r3, r1
 8003624:	80fb      	strh	r3, [r7, #6]
 8003626:	4613      	mov	r3, r2
 8003628:	717b      	strb	r3, [r7, #5]
	sint8 ret = M2M_SUCCESS;
 800362a:	2300      	movs	r3, #0
 800362c:	75fb      	strb	r3, [r7, #23]
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d005      	beq.n	8003640 <hif_receive+0x2c>
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d002      	beq.n	8003640 <hif_receive+0x2c>
 800363a:	88fb      	ldrh	r3, [r7, #6]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d10a      	bne.n	8003656 <hif_receive+0x42>
	{
		if(isDone)
 8003640:	797b      	ldrb	r3, [r7, #5]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d004      	beq.n	8003650 <hif_receive+0x3c>
		{
			/* set RX done */
			ret = hif_set_rx_done();
 8003646:	f7ff fcc1 	bl	8002fcc <hif_set_rx_done>
 800364a:	4603      	mov	r3, r0
 800364c:	75fb      	strb	r3, [r7, #23]
		else
		{
			ret = M2M_ERR_FAIL;
			M2M_ERR(" hif_receive: Invalid argument\n");
		}
		goto ERR1;
 800364e:	e03b      	b.n	80036c8 <hif_receive+0xb4>
			ret = M2M_ERR_FAIL;
 8003650:	23f4      	movs	r3, #244	; 0xf4
 8003652:	75fb      	strb	r3, [r7, #23]
		goto ERR1;
 8003654:	e038      	b.n	80036c8 <hif_receive+0xb4>
	}

	if(u16Sz > gstrHifCxt.u32RxSize)
 8003656:	88fa      	ldrh	r2, [r7, #6]
 8003658:	4b1e      	ldr	r3, [pc, #120]	; (80036d4 <hif_receive+0xc0>)
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	429a      	cmp	r2, r3
 800365e:	d902      	bls.n	8003666 <hif_receive+0x52>
	{
		ret = M2M_ERR_FAIL;
 8003660:	23f4      	movs	r3, #244	; 0xf4
 8003662:	75fb      	strb	r3, [r7, #23]
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
		goto ERR1;
 8003664:	e030      	b.n	80036c8 <hif_receive+0xb4>
	}
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
 8003666:	4b1b      	ldr	r3, [pc, #108]	; (80036d4 <hif_receive+0xc0>)
 8003668:	685a      	ldr	r2, [r3, #4]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	429a      	cmp	r2, r3
 800366e:	d809      	bhi.n	8003684 <hif_receive+0x70>
 8003670:	88fa      	ldrh	r2, [r7, #6]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	441a      	add	r2, r3
 8003676:	4b17      	ldr	r3, [pc, #92]	; (80036d4 <hif_receive+0xc0>)
 8003678:	6859      	ldr	r1, [r3, #4]
 800367a:	4b16      	ldr	r3, [pc, #88]	; (80036d4 <hif_receive+0xc0>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	440b      	add	r3, r1
 8003680:	429a      	cmp	r2, r3
 8003682:	d902      	bls.n	800368a <hif_receive+0x76>
	{
		ret = M2M_ERR_FAIL;
 8003684:	23f4      	movs	r3, #244	; 0xf4
 8003686:	75fb      	strb	r3, [r7, #23]
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
		goto ERR1;
 8003688:	e01e      	b.n	80036c8 <hif_receive+0xb4>
	}

	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
 800368a:	88fb      	ldrh	r3, [r7, #6]
 800368c:	461a      	mov	r2, r3
 800368e:	68b9      	ldr	r1, [r7, #8]
 8003690:	68f8      	ldr	r0, [r7, #12]
 8003692:	f000 ff6b 	bl	800456c <nm_read_block>
 8003696:	4603      	mov	r3, r0
 8003698:	75fb      	strb	r3, [r7, #23]
	if(ret != M2M_SUCCESS)goto ERR1;
 800369a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d111      	bne.n	80036c6 <hif_receive+0xb2>

	/* check if this is the last packet */
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
 80036a2:	4b0c      	ldr	r3, [pc, #48]	; (80036d4 <hif_receive+0xc0>)
 80036a4:	685a      	ldr	r2, [r3, #4]
 80036a6:	4b0b      	ldr	r3, [pc, #44]	; (80036d4 <hif_receive+0xc0>)
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	441a      	add	r2, r3
 80036ac:	88f9      	ldrh	r1, [r7, #6]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	440b      	add	r3, r1
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d002      	beq.n	80036bc <hif_receive+0xa8>
 80036b6:	797b      	ldrb	r3, [r7, #5]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d005      	beq.n	80036c8 <hif_receive+0xb4>
	{
		/* set RX done */
		ret = hif_set_rx_done();
 80036bc:	f7ff fc86 	bl	8002fcc <hif_set_rx_done>
 80036c0:	4603      	mov	r3, r0
 80036c2:	75fb      	strb	r3, [r7, #23]
 80036c4:	e000      	b.n	80036c8 <hif_receive+0xb4>
	if(ret != M2M_SUCCESS)goto ERR1;
 80036c6:	bf00      	nop
	}

ERR1:
	return ret;
 80036c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3718      	adds	r7, #24
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	20000278 	.word	0x20000278

080036d8 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
 80036d8:	b480      	push	{r7}
 80036da:	b085      	sub	sp, #20
 80036dc:	af00      	add	r7, sp, #0
 80036de:	4603      	mov	r3, r0
 80036e0:	6039      	str	r1, [r7, #0]
 80036e2:	71fb      	strb	r3, [r7, #7]
	sint8 ret = M2M_SUCCESS;
 80036e4:	2300      	movs	r3, #0
 80036e6:	73fb      	strb	r3, [r7, #15]
	switch(u8Grp)
 80036e8:	79fb      	ldrb	r3, [r7, #7]
 80036ea:	3b01      	subs	r3, #1
 80036ec:	2b06      	cmp	r3, #6
 80036ee:	d82d      	bhi.n	800374c <hif_register_cb+0x74>
 80036f0:	a201      	add	r2, pc, #4	; (adr r2, 80036f8 <hif_register_cb+0x20>)
 80036f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036f6:	bf00      	nop
 80036f8:	0800371d 	.word	0x0800371d
 80036fc:	08003715 	.word	0x08003715
 8003700:	0800372d 	.word	0x0800372d
 8003704:	08003725 	.word	0x08003725
 8003708:	08003745 	.word	0x08003745
 800370c:	08003735 	.word	0x08003735
 8003710:	0800373d 	.word	0x0800373d
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
 8003714:	4a13      	ldr	r2, [pc, #76]	; (8003764 <hif_register_cb+0x8c>)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	6113      	str	r3, [r2, #16]
			break;
 800371a:	e01a      	b.n	8003752 <hif_register_cb+0x7a>
		case M2M_REQ_GROUP_WIFI:
			gstrHifCxt.pfWifiCb = fn;
 800371c:	4a11      	ldr	r2, [pc, #68]	; (8003764 <hif_register_cb+0x8c>)
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	60d3      	str	r3, [r2, #12]
			break;
 8003722:	e016      	b.n	8003752 <hif_register_cb+0x7a>
		case M2M_REQ_GROUP_OTA:
			gstrHifCxt.pfOtaCb = fn;
 8003724:	4a0f      	ldr	r2, [pc, #60]	; (8003764 <hif_register_cb+0x8c>)
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	6153      	str	r3, [r2, #20]
			break;
 800372a:	e012      	b.n	8003752 <hif_register_cb+0x7a>
		case M2M_REQ_GROUP_HIF:
			gstrHifCxt.pfHifCb = fn;
 800372c:	4a0d      	ldr	r2, [pc, #52]	; (8003764 <hif_register_cb+0x8c>)
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	61d3      	str	r3, [r2, #28]
			break;
 8003732:	e00e      	b.n	8003752 <hif_register_cb+0x7a>
		case M2M_REQ_GROUP_CRYPTO:
			gstrHifCxt.pfCryptoCb = fn;
 8003734:	4a0b      	ldr	r2, [pc, #44]	; (8003764 <hif_register_cb+0x8c>)
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	6213      	str	r3, [r2, #32]
			break;
 800373a:	e00a      	b.n	8003752 <hif_register_cb+0x7a>
		case M2M_REQ_GROUP_SIGMA:
			gstrHifCxt.pfSigmaCb = fn;
 800373c:	4a09      	ldr	r2, [pc, #36]	; (8003764 <hif_register_cb+0x8c>)
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	6193      	str	r3, [r2, #24]
			break;
 8003742:	e006      	b.n	8003752 <hif_register_cb+0x7a>
		case M2M_REQ_GROUP_SSL:
			gstrHifCxt.pfSslCb = fn;
 8003744:	4a07      	ldr	r2, [pc, #28]	; (8003764 <hif_register_cb+0x8c>)
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	6253      	str	r3, [r2, #36]	; 0x24
			break;
 800374a:	e002      	b.n	8003752 <hif_register_cb+0x7a>
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
			ret = M2M_ERR_FAIL;
 800374c:	23f4      	movs	r3, #244	; 0xf4
 800374e:	73fb      	strb	r3, [r7, #15]
			break;
 8003750:	bf00      	nop
	}
	return ret;
 8003752:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003756:	4618      	mov	r0, r3
 8003758:	3714      	adds	r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	20000278 	.word	0x20000278

08003768 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b0aa      	sub	sp, #168	; 0xa8
 800376c:	af00      	add	r7, sp, #0
 800376e:	4603      	mov	r3, r0
 8003770:	603a      	str	r2, [r7, #0]
 8003772:	71fb      	strb	r3, [r7, #7]
 8003774:	460b      	mov	r3, r1
 8003776:	80bb      	strh	r3, [r7, #4]
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
 8003778:	79fb      	ldrb	r3, [r7, #7]
 800377a:	2b2c      	cmp	r3, #44	; 0x2c
 800377c:	d117      	bne.n	80037ae <m2m_wifi_cb+0x46>
	{
		tstrM2mWifiStateChanged strState;
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
 800377e:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 8003782:	2300      	movs	r3, #0
 8003784:	2204      	movs	r2, #4
 8003786:	6838      	ldr	r0, [r7, #0]
 8003788:	f7ff ff44 	bl	8003614 <hif_receive>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	f040 8162 	bne.w	8003a58 <m2m_wifi_cb+0x2f0>
		{
			if (gpfAppWifiCb)
 8003794:	4bb2      	ldr	r3, [pc, #712]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2b00      	cmp	r3, #0
 800379a:	f000 815d 	beq.w	8003a58 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
 800379e:	4bb0      	ldr	r3, [pc, #704]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f107 029c 	add.w	r2, r7, #156	; 0x9c
 80037a6:	4611      	mov	r1, r2
 80037a8:	202c      	movs	r0, #44	; 0x2c
 80037aa:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
 80037ac:	e154      	b.n	8003a58 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
 80037ae:	79fb      	ldrb	r3, [r7, #7]
 80037b0:	2b1b      	cmp	r3, #27
 80037b2:	d117      	bne.n	80037e4 <m2m_wifi_cb+0x7c>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
 80037b4:	f107 0194 	add.w	r1, r7, #148	; 0x94
 80037b8:	2300      	movs	r3, #0
 80037ba:	2208      	movs	r2, #8
 80037bc:	6838      	ldr	r0, [r7, #0]
 80037be:	f7ff ff29 	bl	8003614 <hif_receive>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	f040 8147 	bne.w	8003a58 <m2m_wifi_cb+0x2f0>
			if (gpfAppWifiCb)
 80037ca:	4ba5      	ldr	r3, [pc, #660]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	f000 8142 	beq.w	8003a58 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
 80037d4:	4ba2      	ldr	r3, [pc, #648]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f107 0294 	add.w	r2, r7, #148	; 0x94
 80037dc:	4611      	mov	r1, r2
 80037de:	201b      	movs	r0, #27
 80037e0:	4798      	blx	r3
}
 80037e2:	e139      	b.n	8003a58 <m2m_wifi_cb+0x2f0>
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
 80037e4:	79fb      	ldrb	r3, [r7, #7]
 80037e6:	2b06      	cmp	r3, #6
 80037e8:	d117      	bne.n	800381a <m2m_wifi_cb+0xb2>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
 80037ea:	f107 0108 	add.w	r1, r7, #8
 80037ee:	2301      	movs	r3, #1
 80037f0:	2230      	movs	r2, #48	; 0x30
 80037f2:	6838      	ldr	r0, [r7, #0]
 80037f4:	f7ff ff0e 	bl	8003614 <hif_receive>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	f040 812c 	bne.w	8003a58 <m2m_wifi_cb+0x2f0>
			if(gpfAppWifiCb)
 8003800:	4b97      	ldr	r3, [pc, #604]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2b00      	cmp	r3, #0
 8003806:	f000 8127 	beq.w	8003a58 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
 800380a:	4b95      	ldr	r3, [pc, #596]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f107 0208 	add.w	r2, r7, #8
 8003812:	4611      	mov	r1, r2
 8003814:	2006      	movs	r0, #6
 8003816:	4798      	blx	r3
}
 8003818:	e11e      	b.n	8003a58 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
 800381a:	79fb      	ldrb	r3, [r7, #7]
 800381c:	2b0e      	cmp	r3, #14
 800381e:	f000 811b 	beq.w	8003a58 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
 8003822:	79fb      	ldrb	r3, [r7, #7]
 8003824:	2b32      	cmp	r3, #50	; 0x32
 8003826:	d117      	bne.n	8003858 <m2m_wifi_cb+0xf0>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
 8003828:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800382c:	2300      	movs	r3, #0
 800382e:	2214      	movs	r2, #20
 8003830:	6838      	ldr	r0, [r7, #0]
 8003832:	f7ff feef 	bl	8003614 <hif_receive>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	f040 810d 	bne.w	8003a58 <m2m_wifi_cb+0x2f0>
			if (gpfAppWifiCb)
 800383e:	4b88      	ldr	r3, [pc, #544]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	2b00      	cmp	r3, #0
 8003844:	f000 8108 	beq.w	8003a58 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
 8003848:	4b85      	ldr	r3, [pc, #532]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8003850:	4611      	mov	r1, r2
 8003852:	2032      	movs	r0, #50	; 0x32
 8003854:	4798      	blx	r3
}
 8003856:	e0ff      	b.n	8003a58 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
 8003858:	79fb      	ldrb	r3, [r7, #7]
 800385a:	2b2f      	cmp	r3, #47	; 0x2f
 800385c:	d11e      	bne.n	800389c <m2m_wifi_cb+0x134>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
 800385e:	f107 0308 	add.w	r3, r7, #8
 8003862:	2264      	movs	r2, #100	; 0x64
 8003864:	2100      	movs	r1, #0
 8003866:	4618      	mov	r0, r3
 8003868:	f7ff fb6a 	bl	8002f40 <m2m_memset>
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
 800386c:	f107 0108 	add.w	r1, r7, #8
 8003870:	2300      	movs	r3, #0
 8003872:	2264      	movs	r2, #100	; 0x64
 8003874:	6838      	ldr	r0, [r7, #0]
 8003876:	f7ff fecd 	bl	8003614 <hif_receive>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	f040 80eb 	bne.w	8003a58 <m2m_wifi_cb+0x2f0>
			if (gpfAppWifiCb)
 8003882:	4b77      	ldr	r3, [pc, #476]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	2b00      	cmp	r3, #0
 8003888:	f000 80e6 	beq.w	8003a58 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
 800388c:	4b74      	ldr	r3, [pc, #464]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f107 0208 	add.w	r2, r7, #8
 8003894:	4611      	mov	r1, r2
 8003896:	202f      	movs	r0, #47	; 0x2f
 8003898:	4798      	blx	r3
}
 800389a:	e0dd      	b.n	8003a58 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
 800389c:	79fb      	ldrb	r3, [r7, #7]
 800389e:	2b34      	cmp	r3, #52	; 0x34
 80038a0:	d115      	bne.n	80038ce <m2m_wifi_cb+0x166>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
 80038a2:	f107 017c 	add.w	r1, r7, #124	; 0x7c
 80038a6:	2300      	movs	r3, #0
 80038a8:	2204      	movs	r2, #4
 80038aa:	6838      	ldr	r0, [r7, #0]
 80038ac:	f7ff feb2 	bl	8003614 <hif_receive>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	f040 80d0 	bne.w	8003a58 <m2m_wifi_cb+0x2f0>
			if (gpfAppWifiCb)
 80038b8:	4b69      	ldr	r3, [pc, #420]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	f000 80cb 	beq.w	8003a58 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
 80038c2:	4b67      	ldr	r3, [pc, #412]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2100      	movs	r1, #0
 80038c8:	2034      	movs	r0, #52	; 0x34
 80038ca:	4798      	blx	r3
}
 80038cc:	e0c4      	b.n	8003a58 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
 80038ce:	79fb      	ldrb	r3, [r7, #7]
 80038d0:	2b11      	cmp	r3, #17
 80038d2:	d11e      	bne.n	8003912 <m2m_wifi_cb+0x1aa>
		gu8scanInProgress = 0;
 80038d4:	4b63      	ldr	r3, [pc, #396]	; (8003a64 <m2m_wifi_cb+0x2fc>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
 80038da:	f107 0178 	add.w	r1, r7, #120	; 0x78
 80038de:	2300      	movs	r3, #0
 80038e0:	2204      	movs	r2, #4
 80038e2:	6838      	ldr	r0, [r7, #0]
 80038e4:	f7ff fe96 	bl	8003614 <hif_receive>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	f040 80b4 	bne.w	8003a58 <m2m_wifi_cb+0x2f0>
			gu8ChNum = strState.u8NumofCh;
 80038f0:	f897 2078 	ldrb.w	r2, [r7, #120]	; 0x78
 80038f4:	4b5c      	ldr	r3, [pc, #368]	; (8003a68 <m2m_wifi_cb+0x300>)
 80038f6:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
 80038f8:	4b59      	ldr	r3, [pc, #356]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	f000 80ab 	beq.w	8003a58 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
 8003902:	4b57      	ldr	r3, [pc, #348]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f107 0278 	add.w	r2, r7, #120	; 0x78
 800390a:	4611      	mov	r1, r2
 800390c:	2011      	movs	r0, #17
 800390e:	4798      	blx	r3
}
 8003910:	e0a2      	b.n	8003a58 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
 8003912:	79fb      	ldrb	r3, [r7, #7]
 8003914:	2b13      	cmp	r3, #19
 8003916:	d117      	bne.n	8003948 <m2m_wifi_cb+0x1e0>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
 8003918:	f107 0108 	add.w	r1, r7, #8
 800391c:	2300      	movs	r3, #0
 800391e:	222c      	movs	r2, #44	; 0x2c
 8003920:	6838      	ldr	r0, [r7, #0]
 8003922:	f7ff fe77 	bl	8003614 <hif_receive>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	f040 8095 	bne.w	8003a58 <m2m_wifi_cb+0x2f0>
			if (gpfAppWifiCb)
 800392e:	4b4c      	ldr	r3, [pc, #304]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	2b00      	cmp	r3, #0
 8003934:	f000 8090 	beq.w	8003a58 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
 8003938:	4b49      	ldr	r3, [pc, #292]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f107 0208 	add.w	r2, r7, #8
 8003940:	4611      	mov	r1, r2
 8003942:	2013      	movs	r0, #19
 8003944:	4798      	blx	r3
}
 8003946:	e087      	b.n	8003a58 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
 8003948:	79fb      	ldrb	r3, [r7, #7]
 800394a:	2b04      	cmp	r3, #4
 800394c:	d115      	bne.n	800397a <m2m_wifi_cb+0x212>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
 800394e:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8003952:	2300      	movs	r3, #0
 8003954:	2204      	movs	r2, #4
 8003956:	6838      	ldr	r0, [r7, #0]
 8003958:	f7ff fe5c 	bl	8003614 <hif_receive>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d17a      	bne.n	8003a58 <m2m_wifi_cb+0x2f0>
			if (gpfAppWifiCb)
 8003962:	4b3f      	ldr	r3, [pc, #252]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d076      	beq.n	8003a58 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
 800396a:	4b3d      	ldr	r3, [pc, #244]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8003972:	4611      	mov	r1, r2
 8003974:	2004      	movs	r0, #4
 8003976:	4798      	blx	r3
}
 8003978:	e06e      	b.n	8003a58 <m2m_wifi_cb+0x2f0>
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
 800397a:	79fb      	ldrb	r3, [r7, #7]
 800397c:	2b65      	cmp	r3, #101	; 0x65
 800397e:	d115      	bne.n	80039ac <m2m_wifi_cb+0x244>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
 8003980:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8003984:	2300      	movs	r3, #0
 8003986:	2204      	movs	r2, #4
 8003988:	6838      	ldr	r0, [r7, #0]
 800398a:	f7ff fe43 	bl	8003614 <hif_receive>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d161      	bne.n	8003a58 <m2m_wifi_cb+0x2f0>
			if (gpfAppWifiCb)
 8003994:	4b32      	ldr	r3, [pc, #200]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d05d      	beq.n	8003a58 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
 800399c:	4b30      	ldr	r3, [pc, #192]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80039a4:	4611      	mov	r1, r2
 80039a6:	2065      	movs	r0, #101	; 0x65
 80039a8:	4798      	blx	r3
}
 80039aa:	e055      	b.n	8003a58 <m2m_wifi_cb+0x2f0>
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
 80039ac:	79fb      	ldrb	r3, [r7, #7]
 80039ae:	2b09      	cmp	r3, #9
 80039b0:	d115      	bne.n	80039de <m2m_wifi_cb+0x276>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
 80039b2:	f107 0108 	add.w	r1, r7, #8
 80039b6:	2301      	movs	r3, #1
 80039b8:	2264      	movs	r2, #100	; 0x64
 80039ba:	6838      	ldr	r0, [r7, #0]
 80039bc:	f7ff fe2a 	bl	8003614 <hif_receive>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d148      	bne.n	8003a58 <m2m_wifi_cb+0x2f0>
			if(gpfAppWifiCb)
 80039c6:	4b26      	ldr	r3, [pc, #152]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d044      	beq.n	8003a58 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
 80039ce:	4b24      	ldr	r3, [pc, #144]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f107 0208 	add.w	r2, r7, #8
 80039d6:	4611      	mov	r1, r2
 80039d8:	2009      	movs	r0, #9
 80039da:	4798      	blx	r3
}
 80039dc:	e03c      	b.n	8003a58 <m2m_wifi_cb+0x2f0>
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
 80039de:	79fb      	ldrb	r3, [r7, #7]
 80039e0:	2b2a      	cmp	r3, #42	; 0x2a
 80039e2:	d115      	bne.n	8003a10 <m2m_wifi_cb+0x2a8>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
 80039e4:	f107 0174 	add.w	r1, r7, #116	; 0x74
 80039e8:	2301      	movs	r3, #1
 80039ea:	2204      	movs	r2, #4
 80039ec:	6838      	ldr	r0, [r7, #0]
 80039ee:	f7ff fe11 	bl	8003614 <hif_receive>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d12f      	bne.n	8003a58 <m2m_wifi_cb+0x2f0>
			if(gpfAppWifiCb)
 80039f8:	4b19      	ldr	r3, [pc, #100]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d02b      	beq.n	8003a58 <m2m_wifi_cb+0x2f0>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
 8003a00:	4b17      	ldr	r3, [pc, #92]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f107 0274 	add.w	r2, r7, #116	; 0x74
 8003a08:	4611      	mov	r1, r2
 8003a0a:	202a      	movs	r0, #42	; 0x2a
 8003a0c:	4798      	blx	r3
}
 8003a0e:	e023      	b.n	8003a58 <m2m_wifi_cb+0x2f0>
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
 8003a10:	79fb      	ldrb	r3, [r7, #7]
 8003a12:	2b20      	cmp	r3, #32
 8003a14:	d120      	bne.n	8003a58 <m2m_wifi_cb+0x2f0>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
 8003a16:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	2208      	movs	r2, #8
 8003a1e:	6838      	ldr	r0, [r7, #0]
 8003a20:	f7ff fdf8 	bl	8003614 <hif_receive>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d116      	bne.n	8003a58 <m2m_wifi_cb+0x2f0>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	f103 0008 	add.w	r0, r3, #8
 8003a30:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8003a32:	f8b7 2070 	ldrh.w	r2, [r7, #112]	; 0x70
 8003a36:	2301      	movs	r3, #1
 8003a38:	f7ff fdec 	bl	8003614 <hif_receive>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d10a      	bne.n	8003a58 <m2m_wifi_cb+0x2f0>
				if(gpfAppWifiCb)
 8003a42:	4b07      	ldr	r3, [pc, #28]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d006      	beq.n	8003a58 <m2m_wifi_cb+0x2f0>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
 8003a4a:	4b05      	ldr	r3, [pc, #20]	; (8003a60 <m2m_wifi_cb+0x2f8>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8003a52:	4611      	mov	r1, r2
 8003a54:	2020      	movs	r0, #32
 8003a56:	4798      	blx	r3
}
 8003a58:	bf00      	nop
 8003a5a:	37a8      	adds	r7, #168	; 0xa8
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	200001c8 	.word	0x200001c8
 8003a64:	200001c5 	.word	0x200001c5
 8003a68:	200001c4 	.word	0x200001c4

08003a6c <m2m_wifi_init>:
	s8Ret = hif_send(M2M_REQ_GROUP_SSL, ((uint8)M2M_SSL_IND_CRL | (uint8)M2M_REQ_DATA_PKT), NULL, 0, (uint8*)pCRL, sizeof(tstrTlsCrlInfo), 0);
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b090      	sub	sp, #64	; 0x40
 8003a70:	af02      	add	r7, sp, #8
 8003a72:	6078      	str	r0, [r7, #4]
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
 8003a74:	2300      	movs	r3, #0
 8003a76:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	72fb      	strb	r3, [r7, #11]

	if(param == NULL) {
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d103      	bne.n	8003a8c <m2m_wifi_init+0x20>
		ret = M2M_ERR_FAIL;
 8003a84:	23f4      	movs	r3, #244	; 0xf4
 8003a86:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		goto _EXIT0;
 8003a8a:	e059      	b.n	8003b40 <m2m_wifi_init+0xd4>
	}

	gpfAppWifiCb = param->pfAppWifiCb;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a2e      	ldr	r2, [pc, #184]	; (8003b4c <m2m_wifi_init+0xe0>)
 8003a92:	6013      	str	r3, [r2, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
 8003a94:	4b2e      	ldr	r3, [pc, #184]	; (8003b50 <m2m_wifi_init+0xe4>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
 8003a9a:	f107 030b 	add.w	r3, r7, #11
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f000 fea8 	bl	80047f4 <nm_drv_init>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
 8003aaa:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d145      	bne.n	8003b3e <m2m_wifi_init+0xd2>
	/* Initialize host interface module */
	ret = hif_init(NULL);
 8003ab2:	2000      	movs	r0, #0
 8003ab4:	f7ff fb38 	bl	8003128 <hif_init>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
 8003abe:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d136      	bne.n	8003b34 <m2m_wifi_init+0xc8>

	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
 8003ac6:	4923      	ldr	r1, [pc, #140]	; (8003b54 <m2m_wifi_init+0xe8>)
 8003ac8:	2001      	movs	r0, #1
 8003aca:	f7ff fe05 	bl	80036d8 <hif_register_cb>

	ret = nm_get_firmware_full_info(&strtmp);
 8003ace:	f107 030c 	add.w	r3, r7, #12
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f000 fdf0 	bl	80046b8 <nm_get_firmware_full_info>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	printf("Firmware ver   : %u.%u.%u Svnrev %u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch,strtmp.u16FirmwareSvnNum);
 8003ade:	7c3b      	ldrb	r3, [r7, #16]
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	7c7b      	ldrb	r3, [r7, #17]
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	7cbb      	ldrb	r3, [r7, #18]
 8003ae8:	4618      	mov	r0, r3
 8003aea:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003aec:	9300      	str	r3, [sp, #0]
 8003aee:	4603      	mov	r3, r0
 8003af0:	4819      	ldr	r0, [pc, #100]	; (8003b58 <m2m_wifi_init+0xec>)
 8003af2:	f001 fd87 	bl	8005604 <iprintf>
	printf("Firmware Build %s Time %s\n",strtmp.BuildDate,strtmp.BuildTime);
 8003af6:	f107 030c 	add.w	r3, r7, #12
 8003afa:	f103 0216 	add.w	r2, r3, #22
 8003afe:	f107 030c 	add.w	r3, r7, #12
 8003b02:	330a      	adds	r3, #10
 8003b04:	4619      	mov	r1, r3
 8003b06:	4815      	ldr	r0, [pc, #84]	; (8003b5c <m2m_wifi_init+0xf0>)
 8003b08:	f001 fd7c 	bl	8005604 <iprintf>
	printf("Firmware Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
 8003b0c:	7cfb      	ldrb	r3, [r7, #19]
 8003b0e:	4619      	mov	r1, r3
 8003b10:	7d3b      	ldrb	r3, [r7, #20]
 8003b12:	461a      	mov	r2, r3
 8003b14:	7d7b      	ldrb	r3, [r7, #21]
 8003b16:	4812      	ldr	r0, [pc, #72]	; (8003b60 <m2m_wifi_init+0xf4>)
 8003b18:	f001 fd74 	bl	8005604 <iprintf>
	printf("Driver ver: %u.%u.%u\n", M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
 8003b1c:	2304      	movs	r3, #4
 8003b1e:	2205      	movs	r2, #5
 8003b20:	2113      	movs	r1, #19
 8003b22:	4810      	ldr	r0, [pc, #64]	; (8003b64 <m2m_wifi_init+0xf8>)
 8003b24:	f001 fd6e 	bl	8005604 <iprintf>
	printf("Driver built at %s\t%s\n",__DATE__,__TIME__);
 8003b28:	4a0f      	ldr	r2, [pc, #60]	; (8003b68 <m2m_wifi_init+0xfc>)
 8003b2a:	4910      	ldr	r1, [pc, #64]	; (8003b6c <m2m_wifi_init+0x100>)
 8003b2c:	4810      	ldr	r0, [pc, #64]	; (8003b70 <m2m_wifi_init+0x104>)
 8003b2e:	f001 fd69 	bl	8005604 <iprintf>
	if(M2M_ERR_FW_VER_MISMATCH == ret)
	{
		M2M_ERR("Mismatch Firmware Version\n");
	}

	goto _EXIT0;
 8003b32:	e005      	b.n	8003b40 <m2m_wifi_init+0xd4>
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
 8003b34:	bf00      	nop

_EXIT1:
	nm_drv_deinit(NULL);
 8003b36:	2000      	movs	r0, #0
 8003b38:	f000 febc 	bl	80048b4 <nm_drv_deinit>
 8003b3c:	e000      	b.n	8003b40 <m2m_wifi_init+0xd4>
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
 8003b3e:	bf00      	nop
_EXIT0:
	return ret;
 8003b40:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3738      	adds	r7, #56	; 0x38
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	200001c8 	.word	0x200001c8
 8003b50:	200001c5 	.word	0x200001c5
 8003b54:	08003769 	.word	0x08003769
 8003b58:	08006594 	.word	0x08006594
 8003b5c:	080065bc 	.word	0x080065bc
 8003b60:	080065d8 	.word	0x080065d8
 8003b64:	080065fc 	.word	0x080065fc
 8003b68:	08006614 	.word	0x08006614
 8003b6c:	08006620 	.word	0x08006620
 8003b70:	0800662c 	.word	0x0800662c

08003b74 <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
	return hif_handle_isr();
 8003b7c:	f7ff fd28 	bl	80035d0 <hif_handle_isr>
 8003b80:	4603      	mov	r3, r0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3708      	adds	r7, #8
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}

08003b8a <m2m_wifi_connect>:
{
	return hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_DEFAULT_CONNECT, NULL, 0,NULL, 0,0);
}

sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
 8003b8a:	b580      	push	{r7, lr}
 8003b8c:	b086      	sub	sp, #24
 8003b8e:	af02      	add	r7, sp, #8
 8003b90:	60f8      	str	r0, [r7, #12]
 8003b92:	607b      	str	r3, [r7, #4]
 8003b94:	460b      	mov	r3, r1
 8003b96:	72fb      	strb	r3, [r7, #11]
 8003b98:	4613      	mov	r3, r2
 8003b9a:	72bb      	strb	r3, [r7, #10]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
 8003b9c:	7aba      	ldrb	r2, [r7, #10]
 8003b9e:	7af9      	ldrb	r1, [r7, #11]
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	9301      	str	r3, [sp, #4]
 8003ba4:	8b3b      	ldrh	r3, [r7, #24]
 8003ba6:	9300      	str	r3, [sp, #0]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	68f8      	ldr	r0, [r7, #12]
 8003bac:	f000 f805 	bl	8003bba <m2m_wifi_connect_sc>
 8003bb0:	4603      	mov	r3, r0
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3710      	adds	r7, #16
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}

08003bba <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	b0aa      	sub	sp, #168	; 0xa8
 8003bbe:	af04      	add	r7, sp, #16
 8003bc0:	60f8      	str	r0, [r7, #12]
 8003bc2:	607b      	str	r3, [r7, #4]
 8003bc4:	460b      	mov	r3, r1
 8003bc6:	72fb      	strb	r3, [r7, #11]
 8003bc8:	4613      	mov	r3, r2
 8003bca:	72bb      	strb	r3, [r7, #10]
	sint8				ret = M2M_SUCCESS;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
 8003bd2:	7abb      	ldrb	r3, [r7, #10]
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d053      	beq.n	8003c80 <m2m_wifi_connect_sc+0xc6>
	{
		if(pvAuthInfo == NULL)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d103      	bne.n	8003be6 <m2m_wifi_connect_sc+0x2c>
		{
			M2M_ERR("Key is not valid\n");
			ret = M2M_ERR_FAIL;
 8003bde:	23f4      	movs	r3, #244	; 0xf4
 8003be0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			goto ERR1;
 8003be4:	e113      	b.n	8003e0e <m2m_wifi_connect_sc+0x254>
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
 8003be6:	7abb      	ldrb	r3, [r7, #10]
 8003be8:	2b02      	cmp	r3, #2
 8003bea:	d149      	bne.n	8003c80 <m2m_wifi_connect_sc+0xc6>
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f7ff f9c4 	bl	8002f7a <m2m_strlen>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b40      	cmp	r3, #64	; 0x40
 8003bf6:	d143      	bne.n	8003c80 <m2m_wifi_connect_sc+0xc6>
		{
			uint8 i = 0;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
			uint8* pu8Psk = (uint8*)pvAuthInfo;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			while(i < (M2M_MAX_PSK_LEN-1))
 8003c04:	e038      	b.n	8003c78 <m2m_wifi_connect_sc+0xbe>
			{
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
 8003c06:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8003c0a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8003c0e:	4413      	add	r3, r2
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	2b2f      	cmp	r3, #47	; 0x2f
 8003c14:	d927      	bls.n	8003c66 <m2m_wifi_connect_sc+0xac>
 8003c16:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8003c1a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8003c1e:	4413      	add	r3, r2
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	2b39      	cmp	r3, #57	; 0x39
 8003c24:	d907      	bls.n	8003c36 <m2m_wifi_connect_sc+0x7c>
 8003c26:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8003c2a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8003c2e:	4413      	add	r3, r2
 8003c30:	781b      	ldrb	r3, [r3, #0]
 8003c32:	2b40      	cmp	r3, #64	; 0x40
 8003c34:	d917      	bls.n	8003c66 <m2m_wifi_connect_sc+0xac>
 8003c36:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8003c3a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8003c3e:	4413      	add	r3, r2
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	2b46      	cmp	r3, #70	; 0x46
 8003c44:	d907      	bls.n	8003c56 <m2m_wifi_connect_sc+0x9c>
 8003c46:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8003c4a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8003c4e:	4413      	add	r3, r2
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	2b60      	cmp	r3, #96	; 0x60
 8003c54:	d907      	bls.n	8003c66 <m2m_wifi_connect_sc+0xac>
 8003c56:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8003c5a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8003c5e:	4413      	add	r3, r2
 8003c60:	781b      	ldrb	r3, [r3, #0]
 8003c62:	2b66      	cmp	r3, #102	; 0x66
 8003c64:	d903      	bls.n	8003c6e <m2m_wifi_connect_sc+0xb4>
				{
					M2M_ERR("Invalid Key\n");
					ret = M2M_ERR_FAIL;
 8003c66:	23f4      	movs	r3, #244	; 0xf4
 8003c68:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
					goto ERR1;
 8003c6c:	e0cf      	b.n	8003e0e <m2m_wifi_connect_sc+0x254>
				}
				i++;
 8003c6e:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8003c72:	3301      	adds	r3, #1
 8003c74:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
			while(i < (M2M_MAX_PSK_LEN-1))
 8003c78:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8003c7c:	2b3f      	cmp	r3, #63	; 0x3f
 8003c7e:	d9c2      	bls.n	8003c06 <m2m_wifi_connect_sc+0x4c>
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
 8003c80:	7afb      	ldrb	r3, [r7, #11]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d002      	beq.n	8003c8c <m2m_wifi_connect_sc+0xd2>
 8003c86:	7afb      	ldrb	r3, [r7, #11]
 8003c88:	2b20      	cmp	r3, #32
 8003c8a:	d903      	bls.n	8003c94 <m2m_wifi_connect_sc+0xda>
	{
		M2M_ERR("SSID LEN INVALID\n");
		ret = M2M_ERR_FAIL;
 8003c8c:	23f4      	movs	r3, #244	; 0xf4
 8003c8e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		goto ERR1;
 8003c92:	e0bc      	b.n	8003e0e <m2m_wifi_connect_sc+0x254>
	}

	if(u16Ch < M2M_WIFI_CH_1|| u16Ch > M2M_WIFI_CH_14)
 8003c94:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d003      	beq.n	8003ca4 <m2m_wifi_connect_sc+0xea>
 8003c9c:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8003ca0:	2b0e      	cmp	r3, #14
 8003ca2:	d907      	bls.n	8003cb4 <m2m_wifi_connect_sc+0xfa>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
 8003ca4:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8003ca8:	2bff      	cmp	r3, #255	; 0xff
 8003caa:	d003      	beq.n	8003cb4 <m2m_wifi_connect_sc+0xfa>
		{
			M2M_ERR("CH INVALID\n");
			ret = M2M_ERR_FAIL;
 8003cac:	23f4      	movs	r3, #244	; 0xf4
 8003cae:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			goto ERR1;
 8003cb2:	e0ac      	b.n	8003e0e <m2m_wifi_connect_sc+0x254>
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
 8003cb4:	7afa      	ldrb	r2, [r7, #11]
 8003cb6:	f107 0314 	add.w	r3, r7, #20
 8003cba:	3346      	adds	r3, #70	; 0x46
 8003cbc:	68f9      	ldr	r1, [r7, #12]
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f7ff f91e 	bl	8002f00 <m2m_memcpy>
	strConnect.au8SSID[u8SsidLen]	= 0;
 8003cc4:	7afb      	ldrb	r3, [r7, #11]
 8003cc6:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8003cca:	4413      	add	r3, r2
 8003ccc:	2200      	movs	r2, #0
 8003cce:	f803 2c3e 	strb.w	r2, [r3, #-62]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
 8003cd2:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8003cd6:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
	/* Credentials will be Not be saved if u8NoSaveCred is set */
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
 8003cda:	f897 30a4 	ldrb.w	r3, [r7, #164]	; 0xa4
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	bf14      	ite	ne
 8003ce2:	2301      	movne	r3, #1
 8003ce4:	2300      	moveq	r3, #0
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
	pstrAuthInfo = &strConnect.strSec;
 8003cec:	f107 0314 	add.w	r3, r7, #20
 8003cf0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	pstrAuthInfo->u8SecType		= u8SecType;
 8003cf4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003cf8:	7aba      	ldrb	r2, [r7, #10]
 8003cfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

	if(u8SecType == M2M_WIFI_SEC_WEP)
 8003cfe:	7abb      	ldrb	r3, [r7, #10]
 8003d00:	2b03      	cmp	r3, #3
 8003d02:	d143      	bne.n	8003d8c <m2m_wifi_connect_sc+0x1d2>
	{
		tstrM2mWifiWepParams	* pstrWepParams = (tstrM2mWifiWepParams*)pvAuthInfo;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		tstrM2mWifiWepParams	*pstrWep = &pstrAuthInfo->uniAuth.strWepInfo;
 8003d0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003d0e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
 8003d12:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	b2da      	uxtb	r2, r3
 8003d1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003d20:	701a      	strb	r2, [r3, #0]

		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
 8003d22:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	2b03      	cmp	r3, #3
 8003d2a:	d903      	bls.n	8003d34 <m2m_wifi_connect_sc+0x17a>
		{
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
			ret = M2M_ERR_FAIL;
 8003d2c:	23f4      	movs	r3, #244	; 0xf4
 8003d2e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			goto ERR1;
 8003d32:	e06c      	b.n	8003e0e <m2m_wifi_connect_sc+0x254>
		}
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
 8003d34:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003d38:	785b      	ldrb	r3, [r3, #1]
 8003d3a:	3b01      	subs	r3, #1
 8003d3c:	b2da      	uxtb	r2, r3
 8003d3e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003d42:	705a      	strb	r2, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
 8003d44:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003d48:	785b      	ldrb	r3, [r3, #1]
 8003d4a:	2b0a      	cmp	r3, #10
 8003d4c:	d008      	beq.n	8003d60 <m2m_wifi_connect_sc+0x1a6>
 8003d4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003d52:	785b      	ldrb	r3, [r3, #1]
 8003d54:	2b1a      	cmp	r3, #26
 8003d56:	d003      	beq.n	8003d60 <m2m_wifi_connect_sc+0x1a6>
		{
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
			ret = M2M_ERR_FAIL;
 8003d58:	23f4      	movs	r3, #244	; 0xf4
 8003d5a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			goto ERR1;
 8003d5e:	e056      	b.n	8003e0e <m2m_wifi_connect_sc+0x254>
		}
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
 8003d60:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003d64:	1c98      	adds	r0, r3, #2
 8003d66:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003d6a:	1c99      	adds	r1, r3, #2
 8003d6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003d70:	785b      	ldrb	r3, [r3, #1]
 8003d72:	461a      	mov	r2, r3
 8003d74:	f7ff f8c4 	bl	8002f00 <m2m_memcpy>
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
 8003d78:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003d7c:	785b      	ldrb	r3, [r3, #1]
 8003d7e:	461a      	mov	r2, r3
 8003d80:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003d84:	4413      	add	r3, r2
 8003d86:	2200      	movs	r2, #0
 8003d88:	709a      	strb	r2, [r3, #2]
 8003d8a:	e030      	b.n	8003dee <m2m_wifi_connect_sc+0x234>

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
 8003d8c:	7abb      	ldrb	r3, [r7, #10]
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d11b      	bne.n	8003dca <m2m_wifi_connect_sc+0x210>
	{
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f7ff f8f1 	bl	8002f7a <m2m_strlen>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
 8003d9e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d003      	beq.n	8003dae <m2m_wifi_connect_sc+0x1f4>
 8003da6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003daa:	2b40      	cmp	r3, #64	; 0x40
 8003dac:	d903      	bls.n	8003db6 <m2m_wifi_connect_sc+0x1fc>
		{
			M2M_ERR("Incorrect PSK key length\n");
			ret = M2M_ERR_FAIL;
 8003dae:	23f4      	movs	r3, #244	; 0xf4
 8003db0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			goto ERR1;
 8003db4:	e02b      	b.n	8003e0e <m2m_wifi_connect_sc+0x254>
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
 8003db6:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8003dba:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8003dbe:	3301      	adds	r3, #1
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	6879      	ldr	r1, [r7, #4]
 8003dc4:	f7ff f89c 	bl	8002f00 <m2m_memcpy>
 8003dc8:	e011      	b.n	8003dee <m2m_wifi_connect_sc+0x234>
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
 8003dca:	7abb      	ldrb	r3, [r7, #10]
 8003dcc:	2b04      	cmp	r3, #4
 8003dce:	d107      	bne.n	8003de0 <m2m_wifi_connect_sc+0x226>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
 8003dd0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003dd4:	223e      	movs	r2, #62	; 0x3e
 8003dd6:	6879      	ldr	r1, [r7, #4]
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f7ff f891 	bl	8002f00 <m2m_memcpy>
 8003dde:	e006      	b.n	8003dee <m2m_wifi_connect_sc+0x234>
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
 8003de0:	7abb      	ldrb	r3, [r7, #10]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d003      	beq.n	8003dee <m2m_wifi_connect_sc+0x234>

	}
	else
	{
		M2M_ERR("undefined sec type\n");
		ret = M2M_ERR_FAIL;
 8003de6:	23f4      	movs	r3, #244	; 0xf4
 8003de8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		goto ERR1;
 8003dec:	e00f      	b.n	8003e0e <m2m_wifi_connect_sc+0x254>
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
 8003dee:	f107 0214 	add.w	r2, r7, #20
 8003df2:	2300      	movs	r3, #0
 8003df4:	9302      	str	r3, [sp, #8]
 8003df6:	2300      	movs	r3, #0
 8003df8:	9301      	str	r3, [sp, #4]
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	9300      	str	r3, [sp, #0]
 8003dfe:	236c      	movs	r3, #108	; 0x6c
 8003e00:	2128      	movs	r1, #40	; 0x28
 8003e02:	2001      	movs	r0, #1
 8003e04:	f7ff f9ac 	bl	8003160 <hif_send>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97

ERR1:
	return ret;
 8003e0e:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3798      	adds	r7, #152	; 0x98
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}

08003e1a <m2m_wifi_request_dhcp_client>:
	return hif_send(M2M_REQ_GROUP_IP, M2M_IP_REQ_STATIC_IP_CONF,
		(uint8*) pstrStaticIPConf, sizeof(tstrM2MIPConfig), NULL, 0,0);
}

sint8 m2m_wifi_request_dhcp_client(void)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	af00      	add	r7, sp, #0
	/*legacy API should be removed */
	return 0;
 8003e1e:	2300      	movs	r3, #0
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr
	...

08003e2c <m2m_wifi_request_scan>:
	strScanRegion.u16ScanRegion = ScanRegion;
	s8Ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_SET_SCAN_REGION, (uint8*)&strScanRegion, sizeof(tstrM2MScanRegion),NULL, 0,0);
	return s8Ret;
}
sint8 m2m_wifi_request_scan(uint8 ch)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b088      	sub	sp, #32
 8003e30:	af04      	add	r7, sp, #16
 8003e32:	4603      	mov	r3, r0
 8003e34:	71fb      	strb	r3, [r7, #7]
	sint8	s8Ret = M2M_SUCCESS;
 8003e36:	2300      	movs	r3, #0
 8003e38:	73fb      	strb	r3, [r7, #15]

	if(!gu8scanInProgress)
 8003e3a:	4b1a      	ldr	r3, [pc, #104]	; (8003ea4 <m2m_wifi_request_scan+0x78>)
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d124      	bne.n	8003e8e <m2m_wifi_request_scan+0x62>
	{
		if(((ch >= M2M_WIFI_CH_1) && (ch <= M2M_WIFI_CH_14)) || (ch == M2M_WIFI_CH_ALL))
 8003e44:	79fb      	ldrb	r3, [r7, #7]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d002      	beq.n	8003e50 <m2m_wifi_request_scan+0x24>
 8003e4a:	79fb      	ldrb	r3, [r7, #7]
 8003e4c:	2b0e      	cmp	r3, #14
 8003e4e:	d902      	bls.n	8003e56 <m2m_wifi_request_scan+0x2a>
 8003e50:	79fb      	ldrb	r3, [r7, #7]
 8003e52:	2bff      	cmp	r3, #255	; 0xff
 8003e54:	d118      	bne.n	8003e88 <m2m_wifi_request_scan+0x5c>
		{
			tstrM2MScan strtmp;
			strtmp.u8ChNum = ch;
 8003e56:	79fb      	ldrb	r3, [r7, #7]
 8003e58:	723b      	strb	r3, [r7, #8]
			s8Ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_SCAN, (uint8*)&strtmp, sizeof(tstrM2MScan),NULL, 0,0);
 8003e5a:	f107 0208 	add.w	r2, r7, #8
 8003e5e:	2300      	movs	r3, #0
 8003e60:	9302      	str	r3, [sp, #8]
 8003e62:	2300      	movs	r3, #0
 8003e64:	9301      	str	r3, [sp, #4]
 8003e66:	2300      	movs	r3, #0
 8003e68:	9300      	str	r3, [sp, #0]
 8003e6a:	2304      	movs	r3, #4
 8003e6c:	2110      	movs	r1, #16
 8003e6e:	2001      	movs	r0, #1
 8003e70:	f7ff f976 	bl	8003160 <hif_send>
 8003e74:	4603      	mov	r3, r0
 8003e76:	73fb      	strb	r3, [r7, #15]
			if(s8Ret == M2M_SUCCESS)
 8003e78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d109      	bne.n	8003e94 <m2m_wifi_request_scan+0x68>
			{
				gu8scanInProgress = 1;
 8003e80:	4b08      	ldr	r3, [pc, #32]	; (8003ea4 <m2m_wifi_request_scan+0x78>)
 8003e82:	2201      	movs	r2, #1
 8003e84:	701a      	strb	r2, [r3, #0]
		{
 8003e86:	e005      	b.n	8003e94 <m2m_wifi_request_scan+0x68>
			}
		}
		else
		{
			s8Ret = M2M_ERR_INVALID_ARG;
 8003e88:	23f1      	movs	r3, #241	; 0xf1
 8003e8a:	73fb      	strb	r3, [r7, #15]
 8003e8c:	e003      	b.n	8003e96 <m2m_wifi_request_scan+0x6a>
		}
	}
	else
	{
		s8Ret = M2M_ERR_SCAN_IN_PROGRESS;
 8003e8e:	23f2      	movs	r3, #242	; 0xf2
 8003e90:	73fb      	strb	r3, [r7, #15]
 8003e92:	e000      	b.n	8003e96 <m2m_wifi_request_scan+0x6a>
		{
 8003e94:	bf00      	nop
	}
	return s8Ret;
 8003e96:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3710      	adds	r7, #16
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	200001c5 	.word	0x200001c5

08003ea8 <m2m_wifi_req_scan_result>:
			 which mean if large delay occur between the scan request and the scan result request,
			 the result will not be up-to-date
*/

sint8 m2m_wifi_req_scan_result(uint8 index)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b088      	sub	sp, #32
 8003eac:	af04      	add	r7, sp, #16
 8003eae:	4603      	mov	r3, r0
 8003eb0:	71fb      	strb	r3, [r7, #7]
	sint8 ret = M2M_SUCCESS;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	73fb      	strb	r3, [r7, #15]
	tstrM2mReqScanResult strReqScanRlt;
	strReqScanRlt.u8Index = index;
 8003eb6:	79fb      	ldrb	r3, [r7, #7]
 8003eb8:	723b      	strb	r3, [r7, #8]
	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_SCAN_RESULT, (uint8*) &strReqScanRlt, sizeof(tstrM2mReqScanResult), NULL, 0, 0);
 8003eba:	f107 0208 	add.w	r2, r7, #8
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	9302      	str	r3, [sp, #8]
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	9301      	str	r3, [sp, #4]
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	9300      	str	r3, [sp, #0]
 8003eca:	2304      	movs	r3, #4
 8003ecc:	2112      	movs	r1, #18
 8003ece:	2001      	movs	r0, #1
 8003ed0:	f7ff f946 	bl	8003160 <hif_send>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	73fb      	strb	r3, [r7, #15]
	return ret;
 8003ed8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3710      	adds	r7, #16
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <m2m_wifi_get_num_ap_found>:
@warning     That function need to be called in the wifi_cb in M2M_WIFI_RESP_SCAN_DONE,
			 calling that function in any other place will return undefined/undated numbers.
			 Function used only in STA mode only.
*/
uint8 m2m_wifi_get_num_ap_found(void)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	af00      	add	r7, sp, #0
	return gu8ChNum;
 8003ee8:	4b03      	ldr	r3, [pc, #12]	; (8003ef8 <m2m_wifi_get_num_ap_found+0x14>)
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	b2db      	uxtb	r3, r3
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr
 8003ef8:	200001c4 	.word	0x200001c4

08003efc <chip_apply_conf>:

#define TIMEOUT						(20000) // ITCO: replace (0xfffffffful)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b086      	sub	sp, #24
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
 8003f04:	2300      	movs	r3, #0
 8003f06:	75fb      	strb	r3, [r7, #23]
	uint32 val32 = u32Conf;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	613b      	str	r3, [r7, #16]
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f12:	613b      	str	r3, [r7, #16]
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
 8003f14:	6939      	ldr	r1, [r7, #16]
 8003f16:	f44f 50a5 	mov.w	r0, #5280	; 0x14a0
 8003f1a:	f000 fb06 	bl	800452a <nm_write_reg>
		if(val32 != 0) {
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d013      	beq.n	8003f4c <chip_apply_conf+0x50>
			uint32 reg = 0;
 8003f24:	2300      	movs	r3, #0
 8003f26:	60fb      	str	r3, [r7, #12]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
 8003f28:	f107 030c 	add.w	r3, r7, #12
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	f44f 50a5 	mov.w	r0, #5280	; 0x14a0
 8003f32:	f000 faec 	bl	800450e <nm_read_reg_with_ret>
 8003f36:	4603      	mov	r3, r0
 8003f38:	75fb      	strb	r3, [r7, #23]
			if(ret == M2M_SUCCESS) {
 8003f3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d1e8      	bne.n	8003f14 <chip_apply_conf+0x18>
				if(reg == val32)
 8003f42:	68fa      	ldr	r2, [r7, #12]
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d002      	beq.n	8003f50 <chip_apply_conf+0x54>
		nm_write_reg(rNMI_GP_REG_1, val32);
 8003f4a:	e7e3      	b.n	8003f14 <chip_apply_conf+0x18>
					break;
			}
		} else {
			break;
 8003f4c:	bf00      	nop
 8003f4e:	e000      	b.n	8003f52 <chip_apply_conf+0x56>
					break;
 8003f50:	bf00      	nop
		}
	} while(1);

	return M2M_SUCCESS;
 8003f52:	2300      	movs	r3, #0
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	3718      	adds	r7, #24
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}

08003f5c <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
	uint32 reg = 0;
 8003f62:	2300      	movs	r3, #0
 8003f64:	603b      	str	r3, [r7, #0]
	sint8 ret = M2M_SUCCESS;
 8003f66:	2300      	movs	r3, #0
 8003f68:	71fb      	strb	r3, [r7, #7]
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
 8003f6a:	463b      	mov	r3, r7
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	f241 4008 	movw	r0, #5128	; 0x1408
 8003f72:	f000 facc 	bl	800450e <nm_read_reg_with_ret>
 8003f76:	4603      	mov	r3, r0
 8003f78:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) goto ERR1;
 8003f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d12b      	bne.n	8003fda <enable_interrupts+0x7e>

	reg |= ((uint32) 1 << 8);
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f88:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	f241 4008 	movw	r0, #5128	; 0x1408
 8003f92:	f000 faca 	bl	800452a <nm_write_reg>
 8003f96:	4603      	mov	r3, r0
 8003f98:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) goto ERR1;
 8003f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d11d      	bne.n	8003fde <enable_interrupts+0x82>

	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
 8003fa2:	463b      	mov	r3, r7
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8003faa:	f000 fab0 	bl	800450e <nm_read_reg_with_ret>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) goto ERR1;
 8003fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d113      	bne.n	8003fe2 <enable_interrupts+0x86>

	reg |= ((uint32) 1 << 16);
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fc0:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8003fca:	f000 faae 	bl	800452a <nm_write_reg>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	71fb      	strb	r3, [r7, #7]
	if (M2M_SUCCESS != ret) goto ERR1;
 8003fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	e004      	b.n	8003fe4 <enable_interrupts+0x88>
	if (M2M_SUCCESS != ret) goto ERR1;
 8003fda:	bf00      	nop
 8003fdc:	e002      	b.n	8003fe4 <enable_interrupts+0x88>
	if (M2M_SUCCESS != ret) goto ERR1;
 8003fde:	bf00      	nop
 8003fe0:	e000      	b.n	8003fe4 <enable_interrupts+0x88>
	if (M2M_SUCCESS != ret) goto ERR1;
 8003fe2:	bf00      	nop
ERR1:
	return ret;
 8003fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3708      	adds	r7, #8
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b082      	sub	sp, #8
 8003ff4:	af00      	add	r7, sp, #0
	static uint32 chipid = 0;

	if (chipid == 0) {
 8003ff6:	4b31      	ldr	r3, [pc, #196]	; (80040bc <nmi_get_chipid+0xcc>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d157      	bne.n	80040ae <nmi_get_chipid+0xbe>
		uint32 rfrevid;

		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
 8003ffe:	492f      	ldr	r1, [pc, #188]	; (80040bc <nmi_get_chipid+0xcc>)
 8004000:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004004:	f000 fa83 	bl	800450e <nm_read_reg_with_ret>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d004      	beq.n	8004018 <nmi_get_chipid+0x28>
			chipid = 0;
 800400e:	4b2b      	ldr	r3, [pc, #172]	; (80040bc <nmi_get_chipid+0xcc>)
 8004010:	2200      	movs	r2, #0
 8004012:	601a      	str	r2, [r3, #0]
			return 0;
 8004014:	2300      	movs	r3, #0
 8004016:	e04c      	b.n	80040b2 <nmi_get_chipid+0xc2>
		}
		//if((ret = nm_read_reg_with_ret(0x11fc, &revid)) != M2M_SUCCESS) {
		//	return 0;
		//}
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
 8004018:	1d3b      	adds	r3, r7, #4
 800401a:	4619      	mov	r1, r3
 800401c:	f241 30f4 	movw	r0, #5108	; 0x13f4
 8004020:	f000 fa75 	bl	800450e <nm_read_reg_with_ret>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d004      	beq.n	8004034 <nmi_get_chipid+0x44>
			chipid = 0;
 800402a:	4b24      	ldr	r3, [pc, #144]	; (80040bc <nmi_get_chipid+0xcc>)
 800402c:	2200      	movs	r2, #0
 800402e:	601a      	str	r2, [r3, #0]
			return 0;
 8004030:	2300      	movs	r3, #0
 8004032:	e03e      	b.n	80040b2 <nmi_get_chipid+0xc2>
		}

		if (chipid == 0x1002a0)  {
 8004034:	4b21      	ldr	r3, [pc, #132]	; (80040bc <nmi_get_chipid+0xcc>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a21      	ldr	r2, [pc, #132]	; (80040c0 <nmi_get_chipid+0xd0>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d106      	bne.n	800404c <nmi_get_chipid+0x5c>
			if (rfrevid == 0x1) { /* 1002A0 */
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2b01      	cmp	r3, #1
 8004042:	d028      	beq.n	8004096 <nmi_get_chipid+0xa6>
			} else /* if (rfrevid == 0x2) */ { /* 1002A1 */
				chipid = 0x1002a1;
 8004044:	4b1d      	ldr	r3, [pc, #116]	; (80040bc <nmi_get_chipid+0xcc>)
 8004046:	4a1f      	ldr	r2, [pc, #124]	; (80040c4 <nmi_get_chipid+0xd4>)
 8004048:	601a      	str	r2, [r3, #0]
 800404a:	e024      	b.n	8004096 <nmi_get_chipid+0xa6>
			}
		} else if(chipid == 0x1002b0) {
 800404c:	4b1b      	ldr	r3, [pc, #108]	; (80040bc <nmi_get_chipid+0xcc>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a1d      	ldr	r2, [pc, #116]	; (80040c8 <nmi_get_chipid+0xd8>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d10d      	bne.n	8004072 <nmi_get_chipid+0x82>
			if(rfrevid == 3) { /* 1002B0 */
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2b03      	cmp	r3, #3
 800405a:	d01c      	beq.n	8004096 <nmi_get_chipid+0xa6>
			} else if(rfrevid == 4) { /* 1002B1 */
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b04      	cmp	r3, #4
 8004060:	d103      	bne.n	800406a <nmi_get_chipid+0x7a>
				chipid = 0x1002b1;
 8004062:	4b16      	ldr	r3, [pc, #88]	; (80040bc <nmi_get_chipid+0xcc>)
 8004064:	4a19      	ldr	r2, [pc, #100]	; (80040cc <nmi_get_chipid+0xdc>)
 8004066:	601a      	str	r2, [r3, #0]
 8004068:	e015      	b.n	8004096 <nmi_get_chipid+0xa6>
			} else /* if(rfrevid == 5) */ { /* 1002B2 */
				chipid = 0x1002b2;
 800406a:	4b14      	ldr	r3, [pc, #80]	; (80040bc <nmi_get_chipid+0xcc>)
 800406c:	4a18      	ldr	r2, [pc, #96]	; (80040d0 <nmi_get_chipid+0xe0>)
 800406e:	601a      	str	r2, [r3, #0]
 8004070:	e011      	b.n	8004096 <nmi_get_chipid+0xa6>
			}
		}else if(chipid == 0x1000F0) {
 8004072:	4b12      	ldr	r3, [pc, #72]	; (80040bc <nmi_get_chipid+0xcc>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a17      	ldr	r2, [pc, #92]	; (80040d4 <nmi_get_chipid+0xe4>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d10c      	bne.n	8004096 <nmi_get_chipid+0xa6>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
 800407c:	490f      	ldr	r1, [pc, #60]	; (80040bc <nmi_get_chipid+0xcc>)
 800407e:	f44f 106c 	mov.w	r0, #3866624	; 0x3b0000
 8004082:	f000 fa44 	bl	800450e <nm_read_reg_with_ret>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d004      	beq.n	8004096 <nmi_get_chipid+0xa6>
			chipid = 0;
 800408c:	4b0b      	ldr	r3, [pc, #44]	; (80040bc <nmi_get_chipid+0xcc>)
 800408e:	2200      	movs	r2, #0
 8004090:	601a      	str	r2, [r3, #0]
			return 0;
 8004092:	2300      	movs	r3, #0
 8004094:	e00d      	b.n	80040b2 <nmi_get_chipid+0xc2>
				chipid |= 0x050000;
			}
		}
#else
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
 8004096:	4b09      	ldr	r3, [pc, #36]	; (80040bc <nmi_get_chipid+0xcc>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800409e:	4a07      	ldr	r2, [pc, #28]	; (80040bc <nmi_get_chipid+0xcc>)
 80040a0:	6013      	str	r3, [r2, #0]
		chipid |= 0x050000;
 80040a2:	4b06      	ldr	r3, [pc, #24]	; (80040bc <nmi_get_chipid+0xcc>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 80040aa:	4a04      	ldr	r2, [pc, #16]	; (80040bc <nmi_get_chipid+0xcc>)
 80040ac:	6013      	str	r3, [r2, #0]
#endif /* PROBE_FLASH */
	}
	return chipid;
 80040ae:	4b03      	ldr	r3, [pc, #12]	; (80040bc <nmi_get_chipid+0xcc>)
 80040b0:	681b      	ldr	r3, [r3, #0]
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3708      	adds	r7, #8
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	200001cc 	.word	0x200001cc
 80040c0:	001002a0 	.word	0x001002a0
 80040c4:	001002a1 	.word	0x001002a1
 80040c8:	001002b0 	.word	0x001002b0
 80040cc:	001002b1 	.word	0x001002b1
 80040d0:	001002b2 	.word	0x001002b2
 80040d4:	001000f0 	.word	0x001000f0

080040d8 <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b082      	sub	sp, #8
 80040dc:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
 80040de:	2300      	movs	r3, #0
 80040e0:	71fb      	strb	r3, [r7, #7]

	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
 80040e2:	463b      	mov	r3, r7
 80040e4:	4619      	mov	r1, r3
 80040e6:	2010      	movs	r0, #16
 80040e8:	f000 fa11 	bl	800450e <nm_read_reg_with_ret>
 80040ec:	4603      	mov	r3, r0
 80040ee:	71fb      	strb	r3, [r7, #7]
		if(ret != M2M_SUCCESS) goto ERR1;
 80040f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d144      	bne.n	8004182 <chip_sleep+0xaa>
		if((reg & NBIT0) == 0) break;
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d000      	beq.n	8004104 <chip_sleep+0x2c>
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
 8004102:	e7ee      	b.n	80040e2 <chip_sleep+0xa>
		if((reg & NBIT0) == 0) break;
 8004104:	bf00      	nop
	}

	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
 8004106:	463b      	mov	r3, r7
 8004108:	4619      	mov	r1, r3
 800410a:	2001      	movs	r0, #1
 800410c:	f000 f9ff 	bl	800450e <nm_read_reg_with_ret>
 8004110:	4603      	mov	r3, r0
 8004112:	71fb      	strb	r3, [r7, #7]
	if(ret != M2M_SUCCESS)goto ERR1;
 8004114:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d134      	bne.n	8004186 <chip_sleep+0xae>
	if(reg & NBIT1)
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	f003 0302 	and.w	r3, r3, #2
 8004122:	2b00      	cmp	r3, #0
 8004124:	d00e      	beq.n	8004144 <chip_sleep+0x6c>
	{
		reg &=~NBIT1;
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	f023 0302 	bic.w	r3, r3, #2
 800412c:	603b      	str	r3, [r7, #0]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	4619      	mov	r1, r3
 8004132:	2001      	movs	r0, #1
 8004134:	f000 f9f9 	bl	800452a <nm_write_reg>
 8004138:	4603      	mov	r3, r0
 800413a:	71fb      	strb	r3, [r7, #7]
		if(ret != M2M_SUCCESS)goto ERR1;
 800413c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d122      	bne.n	800418a <chip_sleep+0xb2>
	}

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
 8004144:	463b      	mov	r3, r7
 8004146:	4619      	mov	r1, r3
 8004148:	200b      	movs	r0, #11
 800414a:	f000 f9e0 	bl	800450e <nm_read_reg_with_ret>
 800414e:	4603      	mov	r3, r0
 8004150:	71fb      	strb	r3, [r7, #7]
	if(ret != M2M_SUCCESS)goto ERR1;
 8004152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d119      	bne.n	800418e <chip_sleep+0xb6>
	if(reg & NBIT0)
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	f003 0301 	and.w	r3, r3, #1
 8004160:	2b00      	cmp	r3, #0
 8004162:	d015      	beq.n	8004190 <chip_sleep+0xb8>
	{
		reg &= ~NBIT0;
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	f023 0301 	bic.w	r3, r3, #1
 800416a:	603b      	str	r3, [r7, #0]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	4619      	mov	r1, r3
 8004170:	200b      	movs	r0, #11
 8004172:	f000 f9da 	bl	800452a <nm_write_reg>
 8004176:	4603      	mov	r3, r0
 8004178:	71fb      	strb	r3, [r7, #7]
		if(ret != M2M_SUCCESS)goto ERR1;
 800417a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800417e:	2b00      	cmp	r3, #0
 8004180:	e006      	b.n	8004190 <chip_sleep+0xb8>
		if(ret != M2M_SUCCESS) goto ERR1;
 8004182:	bf00      	nop
 8004184:	e004      	b.n	8004190 <chip_sleep+0xb8>
	if(ret != M2M_SUCCESS)goto ERR1;
 8004186:	bf00      	nop
 8004188:	e002      	b.n	8004190 <chip_sleep+0xb8>
		if(ret != M2M_SUCCESS)goto ERR1;
 800418a:	bf00      	nop
 800418c:	e000      	b.n	8004190 <chip_sleep+0xb8>
	if(ret != M2M_SUCCESS)goto ERR1;
 800418e:	bf00      	nop
	}

ERR1:
	return ret;
 8004190:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8004194:	4618      	mov	r0, r3
 8004196:	3708      	adds	r7, #8
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}

0800419c <chip_wake>:
sint8 chip_wake(void)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 80041a2:	2300      	movs	r3, #0
 80041a4:	73fb      	strb	r3, [r7, #15]
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
 80041a6:	2300      	movs	r3, #0
 80041a8:	607b      	str	r3, [r7, #4]
 80041aa:	2300      	movs	r3, #0
 80041ac:	603b      	str	r3, [r7, #0]
 80041ae:	2300      	movs	r3, #0
 80041b0:	60bb      	str	r3, [r7, #8]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
 80041b2:	1d3b      	adds	r3, r7, #4
 80041b4:	4619      	mov	r1, r3
 80041b6:	200b      	movs	r0, #11
 80041b8:	f000 f9a9 	bl	800450e <nm_read_reg_with_ret>
 80041bc:	4603      	mov	r3, r0
 80041be:	73fb      	strb	r3, [r7, #15]
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 80041c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d14e      	bne.n	8004266 <chip_wake+0xca>

	if(!(reg & NBIT0))
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f003 0301 	and.w	r3, r3, #1
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d10c      	bne.n	80041ec <chip_wake+0x50>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f043 0301 	orr.w	r3, r3, #1
 80041d8:	4619      	mov	r1, r3
 80041da:	200b      	movs	r0, #11
 80041dc:	f000 f9a5 	bl	800452a <nm_write_reg>
 80041e0:	4603      	mov	r3, r0
 80041e2:	73fb      	strb	r3, [r7, #15]
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 80041e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d13e      	bne.n	800426a <chip_wake+0xce>
	}

	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
 80041ec:	1d3b      	adds	r3, r7, #4
 80041ee:	4619      	mov	r1, r3
 80041f0:	2001      	movs	r0, #1
 80041f2:	f000 f98c 	bl	800450e <nm_read_reg_with_ret>
 80041f6:	4603      	mov	r3, r0
 80041f8:	73fb      	strb	r3, [r7, #15]
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 80041fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d135      	bne.n	800426e <chip_wake+0xd2>
	/* Set bit 1 */
	if(!(reg & NBIT1))
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f003 0302 	and.w	r3, r3, #2
 8004208:	2b00      	cmp	r3, #0
 800420a:	d10c      	bne.n	8004226 <chip_wake+0x8a>
	{
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f043 0302 	orr.w	r3, r3, #2
 8004212:	4619      	mov	r1, r3
 8004214:	2001      	movs	r0, #1
 8004216:	f000 f988 	bl	800452a <nm_write_reg>
 800421a:	4603      	mov	r3, r0
 800421c:	73fb      	strb	r3, [r7, #15]
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;
 800421e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d125      	bne.n	8004272 <chip_wake+0xd6>
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
 8004226:	463b      	mov	r3, r7
 8004228:	4619      	mov	r1, r3
 800422a:	200f      	movs	r0, #15
 800422c:	f000 f96f 	bl	800450e <nm_read_reg_with_ret>
 8004230:	4603      	mov	r3, r0
 8004232:	73fb      	strb	r3, [r7, #15]
		if(ret != M2M_SUCCESS) {
 8004234:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d11c      	bne.n	8004276 <chip_wake+0xda>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
			goto _WAKE_EXIT;
		}
		if(clk_status_reg & NBIT2) {
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	f003 0304 	and.w	r3, r3, #4
 8004242:	2b00      	cmp	r3, #0
 8004244:	d10b      	bne.n	800425e <chip_wake+0xc2>
			break;
		}
		nm_bsp_sleep(2);
 8004246:	2002      	movs	r0, #2
 8004248:	f7fe fd70 	bl	8002d2c <nm_bsp_sleep>
		trials++;
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	3301      	adds	r3, #1
 8004250:	60bb      	str	r3, [r7, #8]
		if(trials > WAKUP_TRAILS_TIMEOUT)
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	2b04      	cmp	r3, #4
 8004256:	d9e6      	bls.n	8004226 <chip_wake+0x8a>
		{
			M2M_ERR("Failed to wakup the chip\n");
			ret = M2M_ERR_TIME_OUT;
 8004258:	23fc      	movs	r3, #252	; 0xfc
 800425a:	73fb      	strb	r3, [r7, #15]
			goto _WAKE_EXIT;
 800425c:	e00c      	b.n	8004278 <chip_wake+0xdc>
			break;
 800425e:	bf00      	nop
		}
	}while(1);

	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
 8004260:	f000 f93a 	bl	80044d8 <nm_bus_reset>
 8004264:	e008      	b.n	8004278 <chip_wake+0xdc>
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 8004266:	bf00      	nop
 8004268:	e006      	b.n	8004278 <chip_wake+0xdc>
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800426a:	bf00      	nop
 800426c:	e004      	b.n	8004278 <chip_wake+0xdc>
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
 800426e:	bf00      	nop
 8004270:	e002      	b.n	8004278 <chip_wake+0xdc>
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;
 8004272:	bf00      	nop
 8004274:	e000      	b.n	8004278 <chip_wake+0xdc>
			goto _WAKE_EXIT;
 8004276:	bf00      	nop

_WAKE_EXIT:
	return ret;
 8004278:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800427c:	4618      	mov	r0, r3
 800427e:	3710      	adds	r7, #16
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}

08004284 <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b088      	sub	sp, #32
 8004288:	af00      	add	r7, sp, #0
 800428a:	4603      	mov	r3, r0
 800428c:	71fb      	strb	r3, [r7, #7]
	sint8 ret = M2M_SUCCESS;
 800428e:	2300      	movs	r3, #0
 8004290:	77fb      	strb	r3, [r7, #31]
	uint32 reg = 0, cnt = 0;
 8004292:	2300      	movs	r3, #0
 8004294:	61bb      	str	r3, [r7, #24]
 8004296:	2300      	movs	r3, #0
 8004298:	617b      	str	r3, [r7, #20]
	uint32 u32GpReg1 = 0;
 800429a:	2300      	movs	r3, #0
 800429c:	613b      	str	r3, [r7, #16]
	uint32 u32DriverVerInfo = M2M_MAKE_VERSION_INFO(M2M_RELEASE_VERSION_MAJOR_NO,\
 800429e:	4b3f      	ldr	r3, [pc, #252]	; (800439c <wait_for_bootrom+0x118>)
 80042a0:	60fb      	str	r3, [r7, #12]
				M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO,\
				M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO,\
				M2M_RELEASE_VERSION_PATCH_NO);


	reg = 0;
 80042a2:	2300      	movs	r3, #0
 80042a4:	61bb      	str	r3, [r7, #24]
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
 80042a6:	f241 0014 	movw	r0, #4116	; 0x1014
 80042aa:	f000 f924 	bl	80044f6 <nm_read_reg>
 80042ae:	61b8      	str	r0, [r7, #24]
		if (reg & 0x80000000) {
 80042b0:	69bb      	ldr	r3, [r7, #24]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	db03      	blt.n	80042be <wait_for_bootrom+0x3a>
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
 80042b6:	2001      	movs	r0, #1
 80042b8:	f7fe fd38 	bl	8002d2c <nm_bsp_sleep>
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
 80042bc:	e7f3      	b.n	80042a6 <wait_for_bootrom+0x22>
			break;
 80042be:	bf00      	nop
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
 80042c0:	4837      	ldr	r0, [pc, #220]	; (80043a0 <wait_for_bootrom+0x11c>)
 80042c2:	f000 f918 	bl	80044f6 <nm_read_reg>
 80042c6:	61b8      	str	r0, [r7, #24]
	reg &= 0x1;
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	f003 0301 	and.w	r3, r3, #1
 80042ce:	61bb      	str	r3, [r7, #24]

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d119      	bne.n	800430a <wait_for_bootrom+0x86>
	{
		reg = 0;
 80042d6:	2300      	movs	r3, #0
 80042d8:	61bb      	str	r3, [r7, #24]
		while(reg != M2M_FINISH_BOOT_ROM)
 80042da:	e012      	b.n	8004302 <wait_for_bootrom+0x7e>
		{
			nm_bsp_sleep(1);
 80042dc:	2001      	movs	r0, #1
 80042de:	f7fe fd25 	bl	8002d2c <nm_bsp_sleep>
			reg = nm_read_reg(BOOTROM_REG);
 80042e2:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
 80042e6:	f000 f906 	bl	80044f6 <nm_read_reg>
 80042ea:	61b8      	str	r0, [r7, #24]

			if(++cnt > (uint32)TIMEOUT)
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	3301      	adds	r3, #1
 80042f0:	617b      	str	r3, [r7, #20]
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	f644 6220 	movw	r2, #20000	; 0x4e20
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d902      	bls.n	8004302 <wait_for_bootrom+0x7e>
			{
				M2M_DBG("failed to load firmware from flash.\n");
				ret = M2M_ERR_INIT;
 80042fc:	23fb      	movs	r3, #251	; 0xfb
 80042fe:	77fb      	strb	r3, [r7, #31]
				goto ERR2;
 8004300:	e045      	b.n	800438e <wait_for_bootrom+0x10a>
		while(reg != M2M_FINISH_BOOT_ROM)
 8004302:	69bb      	ldr	r3, [r7, #24]
 8004304:	4a27      	ldr	r2, [pc, #156]	; (80043a4 <wait_for_bootrom+0x120>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d1e8      	bne.n	80042dc <wait_for_bootrom+0x58>
			}
		}
	}

	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
 800430a:	79fb      	ldrb	r3, [r7, #7]
 800430c:	2b02      	cmp	r3, #2
 800430e:	d10a      	bne.n	8004326 <wait_for_bootrom+0xa2>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
 8004310:	4925      	ldr	r1, [pc, #148]	; (80043a8 <wait_for_bootrom+0x124>)
 8004312:	4826      	ldr	r0, [pc, #152]	; (80043ac <wait_for_bootrom+0x128>)
 8004314:	f000 f909 	bl	800452a <nm_write_reg>
		nm_write_reg(NMI_STATE_REG, NBIT20);
 8004318:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 800431c:	f241 008c 	movw	r0, #4236	; 0x108c
 8004320:	f000 f903 	bl	800452a <nm_write_reg>
 8004324:	e01c      	b.n	8004360 <wait_for_bootrom+0xdc>
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
 8004326:	79fb      	ldrb	r3, [r7, #7]
 8004328:	2b03      	cmp	r3, #3
 800432a:	d109      	bne.n	8004340 <wait_for_bootrom+0xbc>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
 800432c:	491e      	ldr	r1, [pc, #120]	; (80043a8 <wait_for_bootrom+0x124>)
 800432e:	481f      	ldr	r0, [pc, #124]	; (80043ac <wait_for_bootrom+0x128>)
 8004330:	f000 f8fb 	bl	800452a <nm_write_reg>
		nm_write_reg(NMI_STATE_REG, 0);
 8004334:	2100      	movs	r1, #0
 8004336:	f241 008c 	movw	r0, #4236	; 0x108c
 800433a:	f000 f8f6 	bl	800452a <nm_write_reg>
 800433e:	e00f      	b.n	8004360 <wait_for_bootrom+0xdc>
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
 8004340:	79fb      	ldrb	r3, [r7, #7]
 8004342:	2b04      	cmp	r3, #4
 8004344:	d107      	bne.n	8004356 <wait_for_bootrom+0xd2>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
 8004346:	2380      	movs	r3, #128	; 0x80
 8004348:	613b      	str	r3, [r7, #16]
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
 800434a:	68f9      	ldr	r1, [r7, #12]
 800434c:	f241 008c 	movw	r0, #4236	; 0x108c
 8004350:	f000 f8eb 	bl	800452a <nm_write_reg>
 8004354:	e004      	b.n	8004360 <wait_for_bootrom+0xdc>
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
 8004356:	68f9      	ldr	r1, [r7, #12]
 8004358:	f241 008c 	movw	r0, #4236	; 0x108c
 800435c:	f000 f8e5 	bl	800452a <nm_write_reg>
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
 8004360:	f7ff fe46 	bl	8003ff0 <nmi_get_chipid>
 8004364:	4603      	mov	r3, r0
 8004366:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800436a:	f5b3 7f68 	cmp.w	r3, #928	; 0x3a0
 800436e:	d306      	bcc.n	800437e <wait_for_bootrom+0xfa>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	f043 0302 	orr.w	r3, r3, #2
 8004376:	4618      	mov	r0, r3
 8004378:	f7ff fdc0 	bl	8003efc <chip_apply_conf>
 800437c:	e002      	b.n	8004384 <wait_for_bootrom+0x100>
	} else {
		chip_apply_conf(u32GpReg1);
 800437e:	6938      	ldr	r0, [r7, #16]
 8004380:	f7ff fdbc 	bl	8003efc <chip_apply_conf>
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
 8004384:	490a      	ldr	r1, [pc, #40]	; (80043b0 <wait_for_bootrom+0x12c>)
 8004386:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
 800438a:	f000 f8ce 	bl	800452a <nm_write_reg>
#ifdef __ROM_TEST__
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
 800438e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8004392:	4618      	mov	r0, r3
 8004394:	3720      	adds	r7, #32
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	13541354 	.word	0x13541354
 80043a0:	000207bc 	.word	0x000207bc
 80043a4:	10add09e 	.word	0x10add09e
 80043a8:	3c1cd57d 	.word	0x3c1cd57d
 80043ac:	000207ac 	.word	0x000207ac
 80043b0:	ef522f61 	.word	0xef522f61

080043b4 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b088      	sub	sp, #32
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	4603      	mov	r3, r0
 80043bc:	71fb      	strb	r3, [r7, #7]
	sint8 ret = M2M_SUCCESS;
 80043be:	2300      	movs	r3, #0
 80043c0:	77fb      	strb	r3, [r7, #31]
	uint32 reg = 0, cnt = 0;
 80043c2:	2300      	movs	r3, #0
 80043c4:	61bb      	str	r3, [r7, #24]
 80043c6:	2300      	movs	r3, #0
 80043c8:	617b      	str	r3, [r7, #20]
	uint32 u32Timeout = TIMEOUT;
 80043ca:	f644 6320 	movw	r3, #20000	; 0x4e20
 80043ce:	613b      	str	r3, [r7, #16]
	volatile uint32 regAddress = NMI_STATE_REG;
 80043d0:	f241 038c 	movw	r3, #4236	; 0x108c
 80043d4:	60fb      	str	r3, [r7, #12]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
 80043d6:	4b19      	ldr	r3, [pc, #100]	; (800443c <wait_for_firmware_start+0x88>)
 80043d8:	60bb      	str	r3, [r7, #8]

	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
 80043da:	79fb      	ldrb	r3, [r7, #7]
 80043dc:	2b02      	cmp	r3, #2
 80043de:	d002      	beq.n	80043e6 <wait_for_firmware_start+0x32>
 80043e0:	79fb      	ldrb	r3, [r7, #7]
 80043e2:	2b03      	cmp	r3, #3
 80043e4:	d116      	bne.n	8004414 <wait_for_firmware_start+0x60>
		regAddress = NMI_REV_REG;
 80043e6:	4b16      	ldr	r3, [pc, #88]	; (8004440 <wait_for_firmware_start+0x8c>)
 80043e8:	60fb      	str	r3, [r7, #12]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
 80043ea:	4b16      	ldr	r3, [pc, #88]	; (8004444 <wait_for_firmware_start+0x90>)
 80043ec:	60bb      	str	r3, [r7, #8]
	} else {
		/*bypass this step*/
	}


	while (checkValue != reg)
 80043ee:	e011      	b.n	8004414 <wait_for_firmware_start+0x60>
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
 80043f0:	2002      	movs	r0, #2
 80043f2:	f7fe fc9b 	bl	8002d2c <nm_bsp_sleep>
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	4618      	mov	r0, r3
 80043fa:	f000 f87c 	bl	80044f6 <nm_read_reg>
 80043fe:	61b8      	str	r0, [r7, #24]
		if(++cnt >= u32Timeout)
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	3301      	adds	r3, #1
 8004404:	617b      	str	r3, [r7, #20]
 8004406:	697a      	ldr	r2, [r7, #20]
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	429a      	cmp	r2, r3
 800440c:	d302      	bcc.n	8004414 <wait_for_firmware_start+0x60>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
 800440e:	23fb      	movs	r3, #251	; 0xfb
 8004410:	77fb      	strb	r3, [r7, #31]
			goto ERR;
 8004412:	e00c      	b.n	800442e <wait_for_firmware_start+0x7a>
	while (checkValue != reg)
 8004414:	68ba      	ldr	r2, [r7, #8]
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	429a      	cmp	r2, r3
 800441a:	d1e9      	bne.n	80043f0 <wait_for_firmware_start+0x3c>
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	4a07      	ldr	r2, [pc, #28]	; (800443c <wait_for_firmware_start+0x88>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d104      	bne.n	800442e <wait_for_firmware_start+0x7a>
	{
		nm_write_reg(NMI_STATE_REG, 0);
 8004424:	2100      	movs	r1, #0
 8004426:	f241 008c 	movw	r0, #4236	; 0x108c
 800442a:	f000 f87e 	bl	800452a <nm_write_reg>
	}
ERR:
	return ret;
 800442e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8004432:	4618      	mov	r0, r3
 8004434:	3720      	adds	r7, #32
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	02532636 	.word	0x02532636
 8004440:	000207ac 	.word	0x000207ac
 8004444:	d75dc1c3 	.word	0xd75dc1c3

08004448 <chip_deinit>:

sint8 chip_deinit(void)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b082      	sub	sp, #8
 800444c:	af00      	add	r7, sp, #0
	uint32 reg = 0;
 800444e:	2300      	movs	r3, #0
 8004450:	603b      	str	r3, [r7, #0]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
 8004452:	463b      	mov	r3, r7
 8004454:	4619      	mov	r1, r3
 8004456:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800445a:	f000 f858 	bl	800450e <nm_read_reg_with_ret>
 800445e:	4603      	mov	r3, r0
 8004460:	71fb      	strb	r3, [r7, #7]
	if (ret != M2M_SUCCESS) {
 8004462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d10f      	bne.n	800448a <chip_deinit+0x42>
		M2M_ERR("failed to de-initialize\n");
		goto ERR1;
	}
	reg &= ~(1 << 10);
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004470:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	4619      	mov	r1, r3
 8004476:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800447a:	f000 f856 	bl	800452a <nm_write_reg>
 800447e:	4603      	mov	r3, r0
 8004480:	71fb      	strb	r3, [r7, #7]
	if (ret != M2M_SUCCESS) {
 8004482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004486:	2b00      	cmp	r3, #0
 8004488:	e000      	b.n	800448c <chip_deinit+0x44>
		goto ERR1;
 800448a:	bf00      	nop
		M2M_ERR("failed to de-initialize\n");
		goto ERR1;
	}

ERR1:
	return ret;
 800448c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8004490:	4618      	mov	r0, r3
 8004492:	3708      	adds	r7, #8
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b084      	sub	sp, #16
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
 80044a0:	2300      	movs	r3, #0
 80044a2:	73fb      	strb	r3, [r7, #15]
	ret = nm_bus_init(pvInitVal);
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	f7fe fceb 	bl	8002e80 <nm_bus_init>
 80044aa:	4603      	mov	r3, r0
 80044ac:	73fb      	strb	r3, [r7, #15]
	return ret;
 80044ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3710      	adds	r7, #16
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}

080044ba <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
 80044ba:	b580      	push	{r7, lr}
 80044bc:	b082      	sub	sp, #8
 80044be:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 80044c0:	2300      	movs	r3, #0
 80044c2:	71fb      	strb	r3, [r7, #7]
	ret = nm_bus_deinit();
 80044c4:	f7fe fd0f 	bl	8002ee6 <nm_bus_deinit>
 80044c8:	4603      	mov	r3, r0
 80044ca:	71fb      	strb	r3, [r7, #7]

	return ret;
 80044cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3708      	adds	r7, #8
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
 80044de:	2300      	movs	r3, #0
 80044e0:	71fb      	strb	r3, [r7, #7]
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
    ret = nm_spi_reset();
 80044e2:	f000 fea3 	bl	800522c <nm_spi_reset>
 80044e6:	4603      	mov	r3, r0
 80044e8:	71fb      	strb	r3, [r7, #7]
	return ret;
 80044ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
#elif defined (CONF_WINC_USE_I2C)
#else
#error "Plesae define bus usage"
	return ret;
#endif
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3708      	adds	r7, #8
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
 80044f6:	b580      	push	{r7, lr}
 80044f8:	b082      	sub	sp, #8
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f000 ff04 	bl	800530c <nm_spi_read_reg>
 8004504:	4603      	mov	r3, r0
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
 8004506:	4618      	mov	r0, r3
 8004508:	3708      	adds	r7, #8
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}

0800450e <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
 800450e:	b580      	push	{r7, lr}
 8004510:	b082      	sub	sp, #8
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
 8004516:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
 8004518:	6839      	ldr	r1, [r7, #0]
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 ff05 	bl	800532a <nm_spi_read_reg_with_ret>
 8004520:	4603      	mov	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
 8004522:	4618      	mov	r0, r3
 8004524:	3708      	adds	r7, #8
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}

0800452a <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
 800452a:	b580      	push	{r7, lr}
 800452c:	b082      	sub	sp, #8
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
 8004532:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
 8004534:	6839      	ldr	r1, [r7, #0]
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 ff11 	bl	800535e <nm_spi_write_reg>
 800453c:	4603      	mov	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
 800453e:	4618      	mov	r0, r3
 8004540:	3708      	adds	r7, #8
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}

08004546 <p_nm_read_block>:

static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
 8004546:	b580      	push	{r7, lr}
 8004548:	b084      	sub	sp, #16
 800454a:	af00      	add	r7, sp, #0
 800454c:	60f8      	str	r0, [r7, #12]
 800454e:	60b9      	str	r1, [r7, #8]
 8004550:	4613      	mov	r3, r2
 8004552:	80fb      	strh	r3, [r7, #6]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
 8004554:	88fb      	ldrh	r3, [r7, #6]
 8004556:	461a      	mov	r2, r3
 8004558:	68b9      	ldr	r1, [r7, #8]
 800455a:	68f8      	ldr	r0, [r7, #12]
 800455c:	f000 ff19 	bl	8005392 <nm_spi_read_block>
 8004560:	4603      	mov	r3, r0
	return nm_i2c_read_block(u32Addr,puBuf,u16Sz);
#else
#error "Plesae define bus usage"
#endif

}
 8004562:	4618      	mov	r0, r3
 8004564:	3710      	adds	r7, #16
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
	...

0800456c <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af00      	add	r7, sp, #0
 8004572:	60f8      	str	r0, [r7, #12]
 8004574:	60b9      	str	r1, [r7, #8]
 8004576:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
 8004578:	4b20      	ldr	r3, [pc, #128]	; (80045fc <nm_read_block+0x90>)
 800457a:	881b      	ldrh	r3, [r3, #0]
 800457c:	3b08      	subs	r3, #8
 800457e:	823b      	strh	r3, [r7, #16]
	uint32 off = 0;
 8004580:	2300      	movs	r3, #0
 8004582:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
 8004584:	2300      	movs	r3, #0
 8004586:	74fb      	strb	r3, [r7, #19]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
 8004588:	8a3a      	ldrh	r2, [r7, #16]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	429a      	cmp	r2, r3
 800458e:	d30f      	bcc.n	80045b0 <nm_read_block+0x44>
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);
 8004590:	68ba      	ldr	r2, [r7, #8]
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	4413      	add	r3, r2
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	b292      	uxth	r2, r2
 800459a:	4619      	mov	r1, r3
 800459c:	68f8      	ldr	r0, [r7, #12]
 800459e:	f7ff ffd2 	bl	8004546 <p_nm_read_block>
 80045a2:	4603      	mov	r3, r0
 80045a4:	b2da      	uxtb	r2, r3
 80045a6:	7cfb      	ldrb	r3, [r7, #19]
 80045a8:	4413      	add	r3, r2
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	74fb      	strb	r3, [r7, #19]
			break;
 80045ae:	e01f      	b.n	80045f0 <nm_read_block+0x84>
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
 80045b0:	68ba      	ldr	r2, [r7, #8]
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	4413      	add	r3, r2
 80045b6:	8a3a      	ldrh	r2, [r7, #16]
 80045b8:	4619      	mov	r1, r3
 80045ba:	68f8      	ldr	r0, [r7, #12]
 80045bc:	f7ff ffc3 	bl	8004546 <p_nm_read_block>
 80045c0:	4603      	mov	r3, r0
 80045c2:	b2da      	uxtb	r2, r3
 80045c4:	7cfb      	ldrb	r3, [r7, #19]
 80045c6:	4413      	add	r3, r2
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	74fb      	strb	r3, [r7, #19]
			if(M2M_SUCCESS != s8Ret) break;
 80045cc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d10c      	bne.n	80045ee <nm_read_block+0x82>
			u32Sz -= u16MaxTrxSz;
 80045d4:	8a3b      	ldrh	r3, [r7, #16]
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
 80045dc:	8a3b      	ldrh	r3, [r7, #16]
 80045de:	697a      	ldr	r2, [r7, #20]
 80045e0:	4413      	add	r3, r2
 80045e2:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
 80045e4:	8a3b      	ldrh	r3, [r7, #16]
 80045e6:	68fa      	ldr	r2, [r7, #12]
 80045e8:	4413      	add	r3, r2
 80045ea:	60fb      	str	r3, [r7, #12]
		if(u32Sz <= u16MaxTrxSz)
 80045ec:	e7cc      	b.n	8004588 <nm_read_block+0x1c>
			if(M2M_SUCCESS != s8Ret) break;
 80045ee:	bf00      	nop
		}
	}

	return s8Ret;
 80045f0:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3718      	adds	r7, #24
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	2000000c 	.word	0x2000000c

08004600 <p_nm_write_block>:

static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b084      	sub	sp, #16
 8004604:	af00      	add	r7, sp, #0
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	4613      	mov	r3, r2
 800460c:	80fb      	strh	r3, [r7, #6]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
 800460e:	88fb      	ldrh	r3, [r7, #6]
 8004610:	461a      	mov	r2, r3
 8004612:	68b9      	ldr	r1, [r7, #8]
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	f000 feda 	bl	80053ce <nm_spi_write_block>
 800461a:	4603      	mov	r3, r0
	return nm_i2c_write_block(u32Addr,puBuf,u16Sz);
#else
#error "Plesae define bus usage"
#endif

}
 800461c:	4618      	mov	r0, r3
 800461e:	3710      	adds	r7, #16
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}

08004624 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b086      	sub	sp, #24
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	60b9      	str	r1, [r7, #8]
 800462e:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
 8004630:	4b20      	ldr	r3, [pc, #128]	; (80046b4 <nm_write_block+0x90>)
 8004632:	881b      	ldrh	r3, [r3, #0]
 8004634:	3b08      	subs	r3, #8
 8004636:	823b      	strh	r3, [r7, #16]
	uint32 off = 0;
 8004638:	2300      	movs	r3, #0
 800463a:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
 800463c:	2300      	movs	r3, #0
 800463e:	74fb      	strb	r3, [r7, #19]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
 8004640:	8a3a      	ldrh	r2, [r7, #16]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	429a      	cmp	r2, r3
 8004646:	d30f      	bcc.n	8004668 <nm_write_block+0x44>
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);
 8004648:	68ba      	ldr	r2, [r7, #8]
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	4413      	add	r3, r2
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	b292      	uxth	r2, r2
 8004652:	4619      	mov	r1, r3
 8004654:	68f8      	ldr	r0, [r7, #12]
 8004656:	f7ff ffd3 	bl	8004600 <p_nm_write_block>
 800465a:	4603      	mov	r3, r0
 800465c:	b2da      	uxtb	r2, r3
 800465e:	7cfb      	ldrb	r3, [r7, #19]
 8004660:	4413      	add	r3, r2
 8004662:	b2db      	uxtb	r3, r3
 8004664:	74fb      	strb	r3, [r7, #19]
			break;
 8004666:	e01f      	b.n	80046a8 <nm_write_block+0x84>
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	4413      	add	r3, r2
 800466e:	8a3a      	ldrh	r2, [r7, #16]
 8004670:	4619      	mov	r1, r3
 8004672:	68f8      	ldr	r0, [r7, #12]
 8004674:	f7ff ffc4 	bl	8004600 <p_nm_write_block>
 8004678:	4603      	mov	r3, r0
 800467a:	b2da      	uxtb	r2, r3
 800467c:	7cfb      	ldrb	r3, [r7, #19]
 800467e:	4413      	add	r3, r2
 8004680:	b2db      	uxtb	r3, r3
 8004682:	74fb      	strb	r3, [r7, #19]
			if(M2M_SUCCESS != s8Ret) break;
 8004684:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d10c      	bne.n	80046a6 <nm_write_block+0x82>
			u32Sz -= u16MaxTrxSz;
 800468c:	8a3b      	ldrh	r3, [r7, #16]
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
 8004694:	8a3b      	ldrh	r3, [r7, #16]
 8004696:	697a      	ldr	r2, [r7, #20]
 8004698:	4413      	add	r3, r2
 800469a:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
 800469c:	8a3b      	ldrh	r3, [r7, #16]
 800469e:	68fa      	ldr	r2, [r7, #12]
 80046a0:	4413      	add	r3, r2
 80046a2:	60fb      	str	r3, [r7, #12]
		if(u32Sz <= u16MaxTrxSz)
 80046a4:	e7cc      	b.n	8004640 <nm_write_block+0x1c>
			if(M2M_SUCCESS != s8Ret) break;
 80046a6:	bf00      	nop
		}
	}

	return s8Ret;
 80046a8:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3718      	adds	r7, #24
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	2000000c 	.word	0x2000000c

080046b8 <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b088      	sub	sp, #32
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
 80046c0:	2300      	movs	r3, #0
 80046c2:	617b      	str	r3, [r7, #20]
	sint8	ret = M2M_SUCCESS;
 80046c4:	2300      	movs	r3, #0
 80046c6:	77fb      	strb	r3, [r7, #31]
	tstrGpRegs strgp = {0};
 80046c8:	f107 030c 	add.w	r3, r7, #12
 80046cc:	2200      	movs	r2, #0
 80046ce:	601a      	str	r2, [r3, #0]
 80046d0:	605a      	str	r2, [r3, #4]
	if (pstrRev != NULL)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	f000 8085 	beq.w	80047e4 <nm_get_firmware_full_info+0x12c>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
 80046da:	2228      	movs	r2, #40	; 0x28
 80046dc:	2100      	movs	r1, #0
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f7fe fc2e 	bl	8002f40 <m2m_memset>
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
 80046e4:	f107 0314 	add.w	r3, r7, #20
 80046e8:	4619      	mov	r1, r3
 80046ea:	4841      	ldr	r0, [pc, #260]	; (80047f0 <nm_get_firmware_full_info+0x138>)
 80046ec:	f7ff ff0f 	bl	800450e <nm_read_reg_with_ret>
 80046f0:	4603      	mov	r3, r0
 80046f2:	77fb      	strb	r3, [r7, #31]
		if(ret == M2M_SUCCESS)
 80046f4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d173      	bne.n	80047e4 <nm_get_firmware_full_info+0x12c>
		{
			if(reg != 0)
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d06e      	beq.n	80047e0 <nm_get_firmware_full_info+0x128>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8004708:	f107 010c 	add.w	r1, r7, #12
 800470c:	2208      	movs	r2, #8
 800470e:	4618      	mov	r0, r3
 8004710:	f7ff ff2c 	bl	800456c <nm_read_block>
 8004714:	4603      	mov	r3, r0
 8004716:	77fb      	strb	r3, [r7, #31]
				if(ret == M2M_SUCCESS)
 8004718:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d161      	bne.n	80047e4 <nm_get_firmware_full_info+0x12c>
				{
					reg = strgp.u32Firmware_Ota_rev;
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	617b      	str	r3, [r7, #20]
					reg &= 0x0000ffff;
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	b29b      	uxth	r3, r3
 8004728:	617b      	str	r3, [r7, #20]
					if(reg != 0)
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d054      	beq.n	80047da <nm_get_firmware_full_info+0x122>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8004736:	2228      	movs	r2, #40	; 0x28
 8004738:	6879      	ldr	r1, [r7, #4]
 800473a:	4618      	mov	r0, r3
 800473c:	f7ff ff16 	bl	800456c <nm_read_block>
 8004740:	4603      	mov	r3, r0
 8004742:	77fb      	strb	r3, [r7, #31]
						if(ret == M2M_SUCCESS)
 8004744:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d14b      	bne.n	80047e4 <nm_get_firmware_full_info+0x12c>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	791b      	ldrb	r3, [r3, #4]
 8004750:	021b      	lsls	r3, r3, #8
 8004752:	b21a      	sxth	r2, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	795b      	ldrb	r3, [r3, #5]
 8004758:	011b      	lsls	r3, r3, #4
 800475a:	b21b      	sxth	r3, r3
 800475c:	b2db      	uxtb	r3, r3
 800475e:	b21b      	sxth	r3, r3
 8004760:	4313      	orrs	r3, r2
 8004762:	b21a      	sxth	r2, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	799b      	ldrb	r3, [r3, #6]
 8004768:	b21b      	sxth	r3, r3
 800476a:	f003 030f 	and.w	r3, r3, #15
 800476e:	b21b      	sxth	r3, r3
 8004770:	4313      	orrs	r3, r2
 8004772:	b21b      	sxth	r3, r3
 8004774:	83bb      	strh	r3, [r7, #28]
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
 8004776:	f241 3354 	movw	r3, #4948	; 0x1354
 800477a:	837b      	strh	r3, [r7, #26]
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	79db      	ldrb	r3, [r3, #7]
 8004780:	021b      	lsls	r3, r3, #8
 8004782:	b21a      	sxth	r2, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	7a1b      	ldrb	r3, [r3, #8]
 8004788:	011b      	lsls	r3, r3, #4
 800478a:	b21b      	sxth	r3, r3
 800478c:	b2db      	uxtb	r3, r3
 800478e:	b21b      	sxth	r3, r3
 8004790:	4313      	orrs	r3, r2
 8004792:	b21a      	sxth	r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	7a5b      	ldrb	r3, [r3, #9]
 8004798:	b21b      	sxth	r3, r3
 800479a:	f003 030f 	and.w	r3, r3, #15
 800479e:	b21b      	sxth	r3, r3
 80047a0:	4313      	orrs	r3, r2
 80047a2:	b21b      	sxth	r3, r3
 80047a4:	833b      	strh	r3, [r7, #24]
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
 80047a6:	8bbb      	ldrh	r3, [r7, #28]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d005      	beq.n	80047b8 <nm_get_firmware_full_info+0x100>
 80047ac:	8b3b      	ldrh	r3, [r7, #24]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d002      	beq.n	80047b8 <nm_get_firmware_full_info+0x100>
 80047b2:	8b3b      	ldrh	r3, [r7, #24]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d102      	bne.n	80047be <nm_get_firmware_full_info+0x106>
								ret = M2M_ERR_FAIL;
 80047b8:	23f4      	movs	r3, #244	; 0xf4
 80047ba:	77fb      	strb	r3, [r7, #31]
								goto EXIT;
 80047bc:	e012      	b.n	80047e4 <nm_get_firmware_full_info+0x12c>
							}
							if(curr_drv_ver <  min_req_drv_ver) {
 80047be:	8b7a      	ldrh	r2, [r7, #26]
 80047c0:	8b3b      	ldrh	r3, [r7, #24]
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d202      	bcs.n	80047cc <nm_get_firmware_full_info+0x114>
								/*The current driver version should be larger or equal
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
 80047c6:	23f3      	movs	r3, #243	; 0xf3
 80047c8:	77fb      	strb	r3, [r7, #31]
								goto EXIT;
 80047ca:	e00b      	b.n	80047e4 <nm_get_firmware_full_info+0x12c>
							}
							if(curr_drv_ver >  curr_firm_ver) {
 80047cc:	8b7a      	ldrh	r2, [r7, #26]
 80047ce:	8bbb      	ldrh	r3, [r7, #28]
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d907      	bls.n	80047e4 <nm_get_firmware_full_info+0x12c>
								/*The current driver should be equal or less than the firmware version*/
								ret = M2M_ERR_FW_VER_MISMATCH;
 80047d4:	23f3      	movs	r3, #243	; 0xf3
 80047d6:	77fb      	strb	r3, [r7, #31]
								goto EXIT;
 80047d8:	e004      	b.n	80047e4 <nm_get_firmware_full_info+0x12c>
							}
						}
					}else {
						ret = M2M_ERR_FAIL;
 80047da:	23f4      	movs	r3, #244	; 0xf4
 80047dc:	77fb      	strb	r3, [r7, #31]
 80047de:	e001      	b.n	80047e4 <nm_get_firmware_full_info+0x12c>
					}
				}
			}else{
				ret = M2M_ERR_FAIL;
 80047e0:	23f4      	movs	r3, #244	; 0xf4
 80047e2:	77fb      	strb	r3, [r7, #31]
			}
		}
	}
EXIT:
	return ret;
 80047e4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3720      	adds	r7, #32
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	000c0008 	.word	0x000c0008

080047f4 <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
 80047fc:	2300      	movs	r3, #0
 80047fe:	73fb      	strb	r3, [r7, #15]
	uint8 u8Mode;

	if(NULL != arg) {
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00b      	beq.n	800481e <nm_drv_init+0x2a>
		u8Mode = *((uint8 *)arg);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	781b      	ldrb	r3, [r3, #0]
 800480a:	73bb      	strb	r3, [r7, #14]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
 800480c:	7bbb      	ldrb	r3, [r7, #14]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d002      	beq.n	8004818 <nm_drv_init+0x24>
 8004812:	7bbb      	ldrb	r3, [r7, #14]
 8004814:	2b04      	cmp	r3, #4
 8004816:	d904      	bls.n	8004822 <nm_drv_init+0x2e>
			u8Mode = M2M_WIFI_MODE_NORMAL;
 8004818:	2301      	movs	r3, #1
 800481a:	73bb      	strb	r3, [r7, #14]
 800481c:	e001      	b.n	8004822 <nm_drv_init+0x2e>
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
 800481e:	2301      	movs	r3, #1
 8004820:	73bb      	strb	r3, [r7, #14]
	}

	ret = nm_bus_iface_init(NULL);
 8004822:	2000      	movs	r0, #0
 8004824:	f7ff fe38 	bl	8004498 <nm_bus_iface_init>
 8004828:	4603      	mov	r3, r0
 800482a:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 800482c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d135      	bne.n	80048a0 <nm_drv_init+0xac>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	printf("Chip ID %lx\n", nmi_get_chipid());
 8004834:	f7ff fbdc 	bl	8003ff0 <nmi_get_chipid>
 8004838:	4603      	mov	r3, r0
 800483a:	4619      	mov	r1, r3
 800483c:	481c      	ldr	r0, [pc, #112]	; (80048b0 <nm_drv_init+0xbc>)
 800483e:	f000 fee1 	bl	8005604 <iprintf>
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
 8004842:	f000 fd05 	bl	8005250 <nm_spi_init>
#endif
	ret = wait_for_bootrom(u8Mode);
 8004846:	7bbb      	ldrb	r3, [r7, #14]
 8004848:	4618      	mov	r0, r3
 800484a:	f7ff fd1b 	bl	8004284 <wait_for_bootrom>
 800484e:	4603      	mov	r3, r0
 8004850:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 8004852:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d11a      	bne.n	8004890 <nm_drv_init+0x9c>
		goto ERR2;
	}

	ret = wait_for_firmware_start(u8Mode);
 800485a:	7bbb      	ldrb	r3, [r7, #14]
 800485c:	4618      	mov	r0, r3
 800485e:	f7ff fda9 	bl	80043b4 <wait_for_firmware_start>
 8004862:	4603      	mov	r3, r0
 8004864:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 8004866:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d112      	bne.n	8004894 <nm_drv_init+0xa0>
		goto ERR2;
	}

	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
 800486e:	7bbb      	ldrb	r3, [r7, #14]
 8004870:	2b02      	cmp	r3, #2
 8004872:	d016      	beq.n	80048a2 <nm_drv_init+0xae>
 8004874:	7bbb      	ldrb	r3, [r7, #14]
 8004876:	2b03      	cmp	r3, #3
 8004878:	d013      	beq.n	80048a2 <nm_drv_init+0xae>
		goto ERR1;
	} else {
		/*continue running*/
	}

	ret = enable_interrupts();
 800487a:	f7ff fb6f 	bl	8003f5c <enable_interrupts>
 800487e:	4603      	mov	r3, r0
 8004880:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 8004882:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d106      	bne.n	8004898 <nm_drv_init+0xa4>
		M2M_ERR("failed to enable interrupts..\n");
		goto ERR2;
	}
	return ret;
 800488a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800488e:	e00a      	b.n	80048a6 <nm_drv_init+0xb2>
		goto ERR2;
 8004890:	bf00      	nop
 8004892:	e002      	b.n	800489a <nm_drv_init+0xa6>
		goto ERR2;
 8004894:	bf00      	nop
 8004896:	e000      	b.n	800489a <nm_drv_init+0xa6>
		goto ERR2;
 8004898:	bf00      	nop
ERR2:
	nm_bus_iface_deinit();
 800489a:	f7ff fe0e 	bl	80044ba <nm_bus_iface_deinit>
 800489e:	e000      	b.n	80048a2 <nm_drv_init+0xae>
		goto ERR1;
 80048a0:	bf00      	nop
ERR1:
	return ret;
 80048a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3710      	adds	r7, #16
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	08006644 	.word	0x08006644

080048b4 <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b084      	sub	sp, #16
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
	sint8 ret;

	ret = chip_deinit();
 80048bc:	f7ff fdc4 	bl	8004448 <chip_deinit>
 80048c0:	4603      	mov	r3, r0
 80048c2:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 80048c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d113      	bne.n	80048f4 <nm_drv_deinit+0x40>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
		goto ERR1;
	}

	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
 80048cc:	2000      	movs	r0, #0
 80048ce:	f000 fe09 	bl	80054e4 <spi_flash_enable>
 80048d2:	4603      	mov	r3, r0
 80048d4:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 80048d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d10c      	bne.n	80048f8 <nm_drv_deinit+0x44>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
		goto ERR1;
	}

	ret = nm_bus_iface_deinit();
 80048de:	f7ff fdec 	bl	80044ba <nm_bus_iface_deinit>
 80048e2:	4603      	mov	r3, r0
 80048e4:	73fb      	strb	r3, [r7, #15]
	if (M2M_SUCCESS != ret) {
 80048e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d106      	bne.n	80048fc <nm_drv_deinit+0x48>
		M2M_ERR("[nmi stop]: fail init bus\n");
		goto ERR1;
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
 80048ee:	f000 fcff 	bl	80052f0 <nm_spi_deinit>
 80048f2:	e004      	b.n	80048fe <nm_drv_deinit+0x4a>
		goto ERR1;
 80048f4:	bf00      	nop
 80048f6:	e002      	b.n	80048fe <nm_drv_deinit+0x4a>
		goto ERR1;
 80048f8:	bf00      	nop
 80048fa:	e000      	b.n	80048fe <nm_drv_deinit+0x4a>
		goto ERR1;
 80048fc:	bf00      	nop
#endif

ERR1:
	return ret;
 80048fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004902:	4618      	mov	r0, r3
 8004904:	3710      	adds	r7, #16
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}

0800490a <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static sint8 nmi_spi_read(uint8* b, uint16 sz)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b086      	sub	sp, #24
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
 8004912:	460b      	mov	r3, r1
 8004914:	807b      	strh	r3, [r7, #2]
	tstrNmSpiRw spi;
	spi.pu8InBuf = NULL;
 8004916:	2300      	movs	r3, #0
 8004918:	60fb      	str	r3, [r7, #12]
	spi.pu8OutBuf = b;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	613b      	str	r3, [r7, #16]
	spi.u16Sz = sz;
 800491e:	887b      	ldrh	r3, [r7, #2]
 8004920:	82bb      	strh	r3, [r7, #20]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
 8004922:	f107 030c 	add.w	r3, r7, #12
 8004926:	4619      	mov	r1, r3
 8004928:	2003      	movs	r0, #3
 800492a:	f7fe faba 	bl	8002ea2 <nm_bus_ioctl>
 800492e:	4603      	mov	r3, r0
}
 8004930:	4618      	mov	r0, r3
 8004932:	3718      	adds	r7, #24
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}

08004938 <nmi_spi_write>:

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b086      	sub	sp, #24
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	460b      	mov	r3, r1
 8004942:	807b      	strh	r3, [r7, #2]
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	60fb      	str	r3, [r7, #12]
	spi.pu8OutBuf = NULL;
 8004948:	2300      	movs	r3, #0
 800494a:	613b      	str	r3, [r7, #16]
	spi.u16Sz = sz;
 800494c:	887b      	ldrh	r3, [r7, #2]
 800494e:	82bb      	strh	r3, [r7, #20]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
 8004950:	f107 030c 	add.w	r3, r7, #12
 8004954:	4619      	mov	r1, r3
 8004956:	2003      	movs	r0, #3
 8004958:	f7fe faa3 	bl	8002ea2 <nm_bus_ioctl>
 800495c:	4603      	mov	r3, r0
}
 800495e:	4618      	mov	r0, r3
 8004960:	3718      	adds	r7, #24
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
	...

08004968 <crc7_byte>:
	0x46, 0x4f, 0x54, 0x5d, 0x62, 0x6b, 0x70, 0x79
};


static uint8 crc7_byte(uint8 crc, uint8 data)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	4603      	mov	r3, r0
 8004970:	460a      	mov	r2, r1
 8004972:	71fb      	strb	r3, [r7, #7]
 8004974:	4613      	mov	r3, r2
 8004976:	71bb      	strb	r3, [r7, #6]
	return crc7_syndrome_table[(crc << 1) ^ data];
 8004978:	79fb      	ldrb	r3, [r7, #7]
 800497a:	005a      	lsls	r2, r3, #1
 800497c:	79bb      	ldrb	r3, [r7, #6]
 800497e:	4053      	eors	r3, r2
 8004980:	4a03      	ldr	r2, [pc, #12]	; (8004990 <crc7_byte+0x28>)
 8004982:	5cd3      	ldrb	r3, [r2, r3]
}
 8004984:	4618      	mov	r0, r3
 8004986:	370c      	adds	r7, #12
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr
 8004990:	0800666c 	.word	0x0800666c

08004994 <crc7>:

static uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b084      	sub	sp, #16
 8004998:	af00      	add	r7, sp, #0
 800499a:	4603      	mov	r3, r0
 800499c:	60b9      	str	r1, [r7, #8]
 800499e:	607a      	str	r2, [r7, #4]
 80049a0:	73fb      	strb	r3, [r7, #15]
	while (len--)
 80049a2:	e00a      	b.n	80049ba <crc7+0x26>
		crc = crc7_byte(crc, *buffer++);
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	1c5a      	adds	r2, r3, #1
 80049a8:	60ba      	str	r2, [r7, #8]
 80049aa:	781a      	ldrb	r2, [r3, #0]
 80049ac:	7bfb      	ldrb	r3, [r7, #15]
 80049ae:	4611      	mov	r1, r2
 80049b0:	4618      	mov	r0, r3
 80049b2:	f7ff ffd9 	bl	8004968 <crc7_byte>
 80049b6:	4603      	mov	r3, r0
 80049b8:	73fb      	strb	r3, [r7, #15]
	while (len--)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	1e5a      	subs	r2, r3, #1
 80049be:	607a      	str	r2, [r7, #4]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d1ef      	bne.n	80049a4 <crc7+0x10>
	return crc;
 80049c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3710      	adds	r7, #16
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}
	...

080049d0 <spi_cmd>:
#define DATA_PKT_SZ_4K			(4 * 1024)
#define DATA_PKT_SZ_8K			(8 * 1024)
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
 80049d0:	b590      	push	{r4, r7, lr}
 80049d2:	b089      	sub	sp, #36	; 0x24
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	60b9      	str	r1, [r7, #8]
 80049d8:	607a      	str	r2, [r7, #4]
 80049da:	603b      	str	r3, [r7, #0]
 80049dc:	4603      	mov	r3, r0
 80049de:	73fb      	strb	r3, [r7, #15]
	uint8 bc[9];
	uint8 len = 5;
 80049e0:	2305      	movs	r3, #5
 80049e2:	77fb      	strb	r3, [r7, #31]
	sint8 result = N_OK;
 80049e4:	2301      	movs	r3, #1
 80049e6:	77bb      	strb	r3, [r7, #30]

	bc[0] = cmd;
 80049e8:	7bfb      	ldrb	r3, [r7, #15]
 80049ea:	753b      	strb	r3, [r7, #20]
	switch (cmd) {
 80049ec:	7bfb      	ldrb	r3, [r7, #15]
 80049ee:	3bc1      	subs	r3, #193	; 0xc1
 80049f0:	2b0e      	cmp	r3, #14
 80049f2:	f200 80cc 	bhi.w	8004b8e <spi_cmd+0x1be>
 80049f6:	a201      	add	r2, pc, #4	; (adr r2, 80049fc <spi_cmd+0x2c>)
 80049f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049fc:	08004ab5 	.word	0x08004ab5
 8004a00:	08004ab5 	.word	0x08004ab5
 8004a04:	08004b11 	.word	0x08004b11
 8004a08:	08004a55 	.word	0x08004a55
 8004a0c:	08004a7f 	.word	0x08004a7f
 8004a10:	08004a91 	.word	0x08004a91
 8004a14:	08004adf 	.word	0x08004adf
 8004a18:	08004adf 	.word	0x08004adf
 8004a1c:	08004b55 	.word	0x08004b55
 8004a20:	08004a39 	.word	0x08004a39
 8004a24:	08004b8f 	.word	0x08004b8f
 8004a28:	08004b8f 	.word	0x08004b8f
 8004a2c:	08004b8f 	.word	0x08004b8f
 8004a30:	08004b8f 	.word	0x08004b8f
 8004a34:	08004aa3 	.word	0x08004aa3
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	0c1b      	lsrs	r3, r3, #16
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr >> 8);
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	0a1b      	lsrs	r3, r3, #8
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)adr;
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	75fb      	strb	r3, [r7, #23]
		len = 5;
 8004a4e:	2305      	movs	r3, #5
 8004a50:	77fb      	strb	r3, [r7, #31]
		break;
 8004a52:	e09f      	b.n	8004b94 <spi_cmd+0x1c4>
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	0a1b      	lsrs	r3, r3, #8
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	757b      	strb	r3, [r7, #21]
		if(clockless)  bc[1] |= (1 << 7);
 8004a5c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d004      	beq.n	8004a6e <spi_cmd+0x9e>
 8004a64:	7d7b      	ldrb	r3, [r7, #21]
 8004a66:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)adr;
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	75bb      	strb	r3, [r7, #22]
		bc[3] = 0x00;
 8004a74:	2300      	movs	r3, #0
 8004a76:	75fb      	strb	r3, [r7, #23]
		len = 5;
 8004a78:	2305      	movs	r3, #5
 8004a7a:	77fb      	strb	r3, [r7, #31]
		break;
 8004a7c:	e08a      	b.n	8004b94 <spi_cmd+0x1c4>
	case CMD_TERMINATE:					/* termination */
		bc[1] = 0x00;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	757b      	strb	r3, [r7, #21]
		bc[2] = 0x00;
 8004a82:	2300      	movs	r3, #0
 8004a84:	75bb      	strb	r3, [r7, #22]
		bc[3] = 0x00;
 8004a86:	2300      	movs	r3, #0
 8004a88:	75fb      	strb	r3, [r7, #23]
		len = 5;
 8004a8a:	2305      	movs	r3, #5
 8004a8c:	77fb      	strb	r3, [r7, #31]
		break;
 8004a8e:	e081      	b.n	8004b94 <spi_cmd+0x1c4>
	case CMD_REPEAT:						/* repeat */
		bc[1] = 0x00;
 8004a90:	2300      	movs	r3, #0
 8004a92:	757b      	strb	r3, [r7, #21]
		bc[2] = 0x00;
 8004a94:	2300      	movs	r3, #0
 8004a96:	75bb      	strb	r3, [r7, #22]
		bc[3] = 0x00;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	75fb      	strb	r3, [r7, #23]
		len = 5;
 8004a9c:	2305      	movs	r3, #5
 8004a9e:	77fb      	strb	r3, [r7, #31]
		break;
 8004aa0:	e078      	b.n	8004b94 <spi_cmd+0x1c4>
	case CMD_RESET:							/* reset */
		bc[1] = 0xff;
 8004aa2:	23ff      	movs	r3, #255	; 0xff
 8004aa4:	757b      	strb	r3, [r7, #21]
		bc[2] = 0xff;
 8004aa6:	23ff      	movs	r3, #255	; 0xff
 8004aa8:	75bb      	strb	r3, [r7, #22]
		bc[3] = 0xff;
 8004aaa:	23ff      	movs	r3, #255	; 0xff
 8004aac:	75fb      	strb	r3, [r7, #23]
		len = 5;
 8004aae:	2305      	movs	r3, #5
 8004ab0:	77fb      	strb	r3, [r7, #31]
		break;
 8004ab2:	e06f      	b.n	8004b94 <spi_cmd+0x1c4>
	case CMD_DMA_WRITE:					/* dma write */
	case CMD_DMA_READ:					/* dma read */
		bc[1] = (uint8)(adr >> 16);
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	0c1b      	lsrs	r3, r3, #16
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr >> 8);
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	0a1b      	lsrs	r3, r3, #8
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)adr;
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	75fb      	strb	r3, [r7, #23]
		bc[4] = (uint8)(sz >> 8);
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	0a1b      	lsrs	r3, r3, #8
 8004ace:	b2db      	uxtb	r3, r3
 8004ad0:	763b      	strb	r3, [r7, #24]
		bc[5] = (uint8)(sz);
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	767b      	strb	r3, [r7, #25]
		len = 7;
 8004ad8:	2307      	movs	r3, #7
 8004ada:	77fb      	strb	r3, [r7, #31]
		break;
 8004adc:	e05a      	b.n	8004b94 <spi_cmd+0x1c4>
	case CMD_DMA_EXT_WRITE:		/* dma extended write */
	case CMD_DMA_EXT_READ:			/* dma extended read */
		bc[1] = (uint8)(adr >> 16);
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	0c1b      	lsrs	r3, r3, #16
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr >> 8);
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	0a1b      	lsrs	r3, r3, #8
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)adr;
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	75fb      	strb	r3, [r7, #23]
		bc[4] = (uint8)(sz >> 16);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	0c1b      	lsrs	r3, r3, #16
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	763b      	strb	r3, [r7, #24]
		bc[5] = (uint8)(sz >> 8);
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	0a1b      	lsrs	r3, r3, #8
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	767b      	strb	r3, [r7, #25]
		bc[6] = (uint8)(sz);
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	76bb      	strb	r3, [r7, #26]
		len = 8;
 8004b0a:	2308      	movs	r3, #8
 8004b0c:	77fb      	strb	r3, [r7, #31]
		break;
 8004b0e:	e041      	b.n	8004b94 <spi_cmd+0x1c4>
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	0a1b      	lsrs	r3, r3, #8
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	757b      	strb	r3, [r7, #21]
		if(clockless)  bc[1] |= (1 << 7);
 8004b18:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d004      	beq.n	8004b2a <spi_cmd+0x15a>
 8004b20:	7d7b      	ldrb	r3, [r7, #21]
 8004b22:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr);
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)(u32data >> 24);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	0e1b      	lsrs	r3, r3, #24
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	75fb      	strb	r3, [r7, #23]
		bc[4] = (uint8)(u32data >> 16);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	0c1b      	lsrs	r3, r3, #16
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	763b      	strb	r3, [r7, #24]
		bc[5] = (uint8)(u32data >> 8);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	0a1b      	lsrs	r3, r3, #8
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	767b      	strb	r3, [r7, #25]
		bc[6] = (uint8)(u32data);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	76bb      	strb	r3, [r7, #26]
		len = 8;
 8004b4e:	2308      	movs	r3, #8
 8004b50:	77fb      	strb	r3, [r7, #31]
		break;
 8004b52:	e01f      	b.n	8004b94 <spi_cmd+0x1c4>
	case CMD_SINGLE_WRITE:			/* single word write */
		bc[1] = (uint8)(adr >> 16);
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	0c1b      	lsrs	r3, r3, #16
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	757b      	strb	r3, [r7, #21]
		bc[2] = (uint8)(adr >> 8);
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	0a1b      	lsrs	r3, r3, #8
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	75bb      	strb	r3, [r7, #22]
		bc[3] = (uint8)(adr);
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	75fb      	strb	r3, [r7, #23]
		bc[4] = (uint8)(u32data >> 24);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	0e1b      	lsrs	r3, r3, #24
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	763b      	strb	r3, [r7, #24]
		bc[5] = (uint8)(u32data >> 16);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	0c1b      	lsrs	r3, r3, #16
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	767b      	strb	r3, [r7, #25]
		bc[6] = (uint8)(u32data >> 8);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	0a1b      	lsrs	r3, r3, #8
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	76bb      	strb	r3, [r7, #26]
		bc[7] = (uint8)(u32data);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	76fb      	strb	r3, [r7, #27]
		len = 9;
 8004b88:	2309      	movs	r3, #9
 8004b8a:	77fb      	strb	r3, [r7, #31]
		break;
 8004b8c:	e002      	b.n	8004b94 <spi_cmd+0x1c4>
	default:
		result = N_FAIL;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	77bb      	strb	r3, [r7, #30]
		break;
 8004b92:	bf00      	nop
	}

	if (result) {
 8004b94:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d027      	beq.n	8004bec <spi_cmd+0x21c>
		if (!gu8Crc_off)
 8004b9c:	4b16      	ldr	r3, [pc, #88]	; (8004bf8 <spi_cmd+0x228>)
 8004b9e:	781b      	ldrb	r3, [r3, #0]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d113      	bne.n	8004bcc <spi_cmd+0x1fc>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
 8004ba4:	7ffb      	ldrb	r3, [r7, #31]
 8004ba6:	1e5c      	subs	r4, r3, #1
 8004ba8:	7ffb      	ldrb	r3, [r7, #31]
 8004baa:	3b01      	subs	r3, #1
 8004bac:	461a      	mov	r2, r3
 8004bae:	f107 0314 	add.w	r3, r7, #20
 8004bb2:	4619      	mov	r1, r3
 8004bb4:	207f      	movs	r0, #127	; 0x7f
 8004bb6:	f7ff feed 	bl	8004994 <crc7>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	005b      	lsls	r3, r3, #1
 8004bbe:	b2da      	uxtb	r2, r3
 8004bc0:	f107 0320 	add.w	r3, r7, #32
 8004bc4:	4423      	add	r3, r4
 8004bc6:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8004bca:	e002      	b.n	8004bd2 <spi_cmd+0x202>
		else
			len-=1;
 8004bcc:	7ffb      	ldrb	r3, [r7, #31]
 8004bce:	3b01      	subs	r3, #1
 8004bd0:	77fb      	strb	r3, [r7, #31]

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
 8004bd2:	7ffb      	ldrb	r3, [r7, #31]
 8004bd4:	b29a      	uxth	r2, r3
 8004bd6:	f107 0314 	add.w	r3, r7, #20
 8004bda:	4611      	mov	r1, r2
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f7ff feab 	bl	8004938 <nmi_spi_write>
 8004be2:	4603      	mov	r3, r0
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d001      	beq.n	8004bec <spi_cmd+0x21c>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
			result = N_FAIL;
 8004be8:	2300      	movs	r3, #0
 8004bea:	77bb      	strb	r3, [r7, #30]
		}
	}

	return result;
 8004bec:	f997 301e 	ldrsb.w	r3, [r7, #30]
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3724      	adds	r7, #36	; 0x24
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd90      	pop	{r4, r7, pc}
 8004bf8:	200001d0 	.word	0x200001d0

08004bfc <spi_data_rsp>:

static sint8 spi_data_rsp(uint8 cmd)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	4603      	mov	r3, r0
 8004c04:	71fb      	strb	r3, [r7, #7]
	uint8 len;
	uint8 rsp[3];
	sint8 result = N_OK;
 8004c06:	2301      	movs	r3, #1
 8004c08:	73bb      	strb	r3, [r7, #14]

    if (!gu8Crc_off)
 8004c0a:	4b19      	ldr	r3, [pc, #100]	; (8004c70 <spi_data_rsp+0x74>)
 8004c0c:	781b      	ldrb	r3, [r3, #0]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d102      	bne.n	8004c18 <spi_data_rsp+0x1c>
		len = 2;
 8004c12:	2302      	movs	r3, #2
 8004c14:	73fb      	strb	r3, [r7, #15]
 8004c16:	e001      	b.n	8004c1c <spi_data_rsp+0x20>
	else
		len = 3;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	73fb      	strb	r3, [r7, #15]

	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
 8004c1c:	7bfb      	ldrb	r3, [r7, #15]
 8004c1e:	b29a      	uxth	r2, r3
 8004c20:	f107 0308 	add.w	r3, r7, #8
 8004c24:	4611      	mov	r1, r2
 8004c26:	4618      	mov	r0, r3
 8004c28:	f7ff fe6f 	bl	800490a <nmi_spi_read>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d002      	beq.n	8004c38 <spi_data_rsp+0x3c>
		M2M_ERR("[nmi spi]: Failed bus error...\n");
		result = N_FAIL;
 8004c32:	2300      	movs	r3, #0
 8004c34:	73bb      	strb	r3, [r7, #14]
		goto _fail_;
 8004c36:	e014      	b.n	8004c62 <spi_data_rsp+0x66>
	}

	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
 8004c38:	7bfb      	ldrb	r3, [r7, #15]
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	f107 0210 	add.w	r2, r7, #16
 8004c40:	4413      	add	r3, r2
 8004c42:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d108      	bne.n	8004c5c <spi_data_rsp+0x60>
 8004c4a:	7bfb      	ldrb	r3, [r7, #15]
 8004c4c:	3b02      	subs	r3, #2
 8004c4e:	f107 0210 	add.w	r2, r7, #16
 8004c52:	4413      	add	r3, r2
 8004c54:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8004c58:	2bc3      	cmp	r3, #195	; 0xc3
 8004c5a:	d002      	beq.n	8004c62 <spi_data_rsp+0x66>
	{
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
		result = N_FAIL;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	73bb      	strb	r3, [r7, #14]
		goto _fail_;
 8004c60:	bf00      	nop
	}
_fail_:

	return result;
 8004c62:	f997 300e 	ldrsb.w	r3, [r7, #14]
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3710      	adds	r7, #16
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	200001d0 	.word	0x200001d0

08004c74 <spi_cmd_rsp>:

static sint8 spi_cmd_rsp(uint8 cmd)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	71fb      	strb	r3, [r7, #7]
	uint8 rsp;
	sint8 result = N_OK;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	73fb      	strb	r3, [r7, #15]
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
 8004c82:	79fb      	ldrb	r3, [r7, #7]
 8004c84:	2bcf      	cmp	r3, #207	; 0xcf
 8004c86:	d005      	beq.n	8004c94 <spi_cmd_rsp+0x20>
 8004c88:	79fb      	ldrb	r3, [r7, #7]
 8004c8a:	2bc5      	cmp	r3, #197	; 0xc5
 8004c8c:	d002      	beq.n	8004c94 <spi_cmd_rsp+0x20>
		 (cmd == CMD_TERMINATE) ||
 8004c8e:	79fb      	ldrb	r3, [r7, #7]
 8004c90:	2bc6      	cmp	r3, #198	; 0xc6
 8004c92:	d10b      	bne.n	8004cac <spi_cmd_rsp+0x38>
		 (cmd == CMD_REPEAT)) {
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 8004c94:	f107 030d 	add.w	r3, r7, #13
 8004c98:	2101      	movs	r1, #1
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f7ff fe35 	bl	800490a <nmi_spi_read>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d002      	beq.n	8004cac <spi_cmd_rsp+0x38>
			result = N_FAIL;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	73fb      	strb	r3, [r7, #15]
			goto _fail_;
 8004caa:	e032      	b.n	8004d12 <spi_cmd_rsp+0x9e>
		}
	}

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
 8004cac:	230a      	movs	r3, #10
 8004cae:	73bb      	strb	r3, [r7, #14]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 8004cb0:	f107 030d 	add.w	r3, r7, #13
 8004cb4:	2101      	movs	r1, #1
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f7ff fe27 	bl	800490a <nmi_spi_read>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d002      	beq.n	8004cc8 <spi_cmd_rsp+0x54>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	73fb      	strb	r3, [r7, #15]
			goto _fail_;
 8004cc6:	e024      	b.n	8004d12 <spi_cmd_rsp+0x9e>
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
 8004cc8:	7b7b      	ldrb	r3, [r7, #13]
 8004cca:	79fa      	ldrb	r2, [r7, #7]
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d007      	beq.n	8004ce0 <spi_cmd_rsp+0x6c>
 8004cd0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004cd4:	b2da      	uxtb	r2, r3
 8004cd6:	3a01      	subs	r2, #1
 8004cd8:	b2d2      	uxtb	r2, r2
 8004cda:	73ba      	strb	r2, [r7, #14]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	dce7      	bgt.n	8004cb0 <spi_cmd_rsp+0x3c>

	/**
		State response
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
 8004ce0:	230a      	movs	r3, #10
 8004ce2:	73bb      	strb	r3, [r7, #14]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 8004ce4:	f107 030d 	add.w	r3, r7, #13
 8004ce8:	2101      	movs	r1, #1
 8004cea:	4618      	mov	r0, r3
 8004cec:	f7ff fe0d 	bl	800490a <nmi_spi_read>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d002      	beq.n	8004cfc <spi_cmd_rsp+0x88>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	73fb      	strb	r3, [r7, #15]
			goto _fail_;
 8004cfa:	e00a      	b.n	8004d12 <spi_cmd_rsp+0x9e>
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
 8004cfc:	7b7b      	ldrb	r3, [r7, #13]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d007      	beq.n	8004d12 <spi_cmd_rsp+0x9e>
 8004d02:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004d06:	b2da      	uxtb	r2, r3
 8004d08:	3a01      	subs	r2, #1
 8004d0a:	b2d2      	uxtb	r2, r2
 8004d0c:	73ba      	strb	r2, [r7, #14]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	dce8      	bgt.n	8004ce4 <spi_cmd_rsp+0x70>

_fail_:

	return result;
 8004d12:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3710      	adds	r7, #16
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
	...

08004d20 <spi_data_read>:
_error_:
	return result;
}
#endif
static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b086      	sub	sp, #24
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	460b      	mov	r3, r1
 8004d2a:	807b      	strh	r3, [r7, #2]
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	707b      	strb	r3, [r7, #1]
	sint16 retry, ix, nbytes;
	sint8 result = N_OK;
 8004d30:	2301      	movs	r3, #1
 8004d32:	747b      	strb	r3, [r7, #17]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
 8004d34:	2300      	movs	r3, #0
 8004d36:	82bb      	strh	r3, [r7, #20]
	do {
		if (sz <= DATA_PKT_SZ)
 8004d38:	887b      	ldrh	r3, [r7, #2]
 8004d3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d3e:	d802      	bhi.n	8004d46 <spi_data_read+0x26>
			nbytes = sz;
 8004d40:	887b      	ldrh	r3, [r7, #2]
 8004d42:	827b      	strh	r3, [r7, #18]
 8004d44:	e002      	b.n	8004d4c <spi_data_read+0x2c>
		else
			nbytes = DATA_PKT_SZ;
 8004d46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004d4a:	827b      	strh	r3, [r7, #18]

		/**
			Data Respnose header
		**/
		retry = SPI_RESP_RETRY_COUNT;
 8004d4c:	230a      	movs	r3, #10
 8004d4e:	82fb      	strh	r3, [r7, #22]
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
 8004d50:	f107 030b 	add.w	r3, r7, #11
 8004d54:	2101      	movs	r1, #1
 8004d56:	4618      	mov	r0, r3
 8004d58:	f7ff fdd7 	bl	800490a <nmi_spi_read>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d002      	beq.n	8004d68 <spi_data_read+0x48>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
				result = N_FAIL;
 8004d62:	2300      	movs	r3, #0
 8004d64:	747b      	strb	r3, [r7, #17]
				break;
 8004d66:	e010      	b.n	8004d8a <spi_data_read+0x6a>
			}
			if (((rsp >> 4) & 0xf) == 0xf)
 8004d68:	7afb      	ldrb	r3, [r7, #11]
 8004d6a:	091b      	lsrs	r3, r3, #4
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	f003 030f 	and.w	r3, r3, #15
 8004d72:	2b0f      	cmp	r3, #15
 8004d74:	d008      	beq.n	8004d88 <spi_data_read+0x68>
				break;
		} while (retry--);
 8004d76:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004d7a:	b29a      	uxth	r2, r3
 8004d7c:	3a01      	subs	r2, #1
 8004d7e:	b292      	uxth	r2, r2
 8004d80:	82fa      	strh	r2, [r7, #22]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1e4      	bne.n	8004d50 <spi_data_read+0x30>
 8004d86:	e000      	b.n	8004d8a <spi_data_read+0x6a>
				break;
 8004d88:	bf00      	nop

		if (result == N_FAIL)
 8004d8a:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d035      	beq.n	8004dfe <spi_data_read+0xde>
			break;

		if (retry <= 0) {
 8004d92:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	dc02      	bgt.n	8004da0 <spi_data_read+0x80>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
			result = N_FAIL;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	747b      	strb	r3, [r7, #17]
			break;
 8004d9e:	e02f      	b.n	8004e00 <spi_data_read+0xe0>
		}

		/**
			Read bytes
		**/
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
 8004da0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	4413      	add	r3, r2
 8004da8:	8a7a      	ldrh	r2, [r7, #18]
 8004daa:	4611      	mov	r1, r2
 8004dac:	4618      	mov	r0, r3
 8004dae:	f7ff fdac 	bl	800490a <nmi_spi_read>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d002      	beq.n	8004dbe <spi_data_read+0x9e>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
			result = N_FAIL;
 8004db8:	2300      	movs	r3, #0
 8004dba:	747b      	strb	r3, [r7, #17]
			break;
 8004dbc:	e020      	b.n	8004e00 <spi_data_read+0xe0>
		}
		if(!clockless)
 8004dbe:	787b      	ldrb	r3, [r7, #1]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10f      	bne.n	8004de4 <spi_data_read+0xc4>
		{
			/**
			Read Crc
			**/
			if (!gu8Crc_off) {
 8004dc4:	4b11      	ldr	r3, [pc, #68]	; (8004e0c <spi_data_read+0xec>)
 8004dc6:	781b      	ldrb	r3, [r3, #0]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d10b      	bne.n	8004de4 <spi_data_read+0xc4>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
 8004dcc:	f107 030c 	add.w	r3, r7, #12
 8004dd0:	2102      	movs	r1, #2
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f7ff fd99 	bl	800490a <nmi_spi_read>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d002      	beq.n	8004de4 <spi_data_read+0xc4>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
					result = N_FAIL;
 8004dde:	2300      	movs	r3, #0
 8004de0:	747b      	strb	r3, [r7, #17]
					break;
 8004de2:	e00d      	b.n	8004e00 <spi_data_read+0xe0>
				}
			}
		}
		ix += nbytes;
 8004de4:	8aba      	ldrh	r2, [r7, #20]
 8004de6:	8a7b      	ldrh	r3, [r7, #18]
 8004de8:	4413      	add	r3, r2
 8004dea:	b29b      	uxth	r3, r3
 8004dec:	82bb      	strh	r3, [r7, #20]
		sz -= nbytes;
 8004dee:	8a7b      	ldrh	r3, [r7, #18]
 8004df0:	887a      	ldrh	r2, [r7, #2]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	807b      	strh	r3, [r7, #2]

	} while (sz);
 8004df6:	887b      	ldrh	r3, [r7, #2]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d19d      	bne.n	8004d38 <spi_data_read+0x18>
 8004dfc:	e000      	b.n	8004e00 <spi_data_read+0xe0>
			break;
 8004dfe:	bf00      	nop

	return result;
 8004e00:	f997 3011 	ldrsb.w	r3, [r7, #17]
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3718      	adds	r7, #24
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}
 8004e0c:	200001d0 	.word	0x200001d0

08004e10 <spi_data_write>:

static sint8 spi_data_write(uint8 *b, uint16 sz)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b086      	sub	sp, #24
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	460b      	mov	r3, r1
 8004e1a:	807b      	strh	r3, [r7, #2]
	sint16 ix;
	uint16 nbytes;
	sint8 result = 1;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	74fb      	strb	r3, [r7, #19]
	uint8 cmd, order, crc[2] = {0};
 8004e20:	2300      	movs	r3, #0
 8004e22:	81bb      	strh	r3, [r7, #12]
	//uint8 rsp;

	/**
		Data
	**/
	ix = 0;
 8004e24:	2300      	movs	r3, #0
 8004e26:	82fb      	strh	r3, [r7, #22]
	do {
		if (sz <= DATA_PKT_SZ)
 8004e28:	887b      	ldrh	r3, [r7, #2]
 8004e2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e2e:	d802      	bhi.n	8004e36 <spi_data_write+0x26>
			nbytes = sz;
 8004e30:	887b      	ldrh	r3, [r7, #2]
 8004e32:	82bb      	strh	r3, [r7, #20]
 8004e34:	e002      	b.n	8004e3c <spi_data_write+0x2c>
		else
			nbytes = DATA_PKT_SZ;
 8004e36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004e3a:	82bb      	strh	r3, [r7, #20]

		/**
			Write command
		**/
		cmd = 0xf0;
 8004e3c:	23f0      	movs	r3, #240	; 0xf0
 8004e3e:	747b      	strb	r3, [r7, #17]
		if (ix == 0)  {
 8004e40:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d109      	bne.n	8004e5c <spi_data_write+0x4c>
			if (sz <= DATA_PKT_SZ)
 8004e48:	887b      	ldrh	r3, [r7, #2]
 8004e4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e4e:	d802      	bhi.n	8004e56 <spi_data_write+0x46>
				order = 0x3;
 8004e50:	2303      	movs	r3, #3
 8004e52:	74bb      	strb	r3, [r7, #18]
 8004e54:	e00b      	b.n	8004e6e <spi_data_write+0x5e>
			else
				order = 0x1;
 8004e56:	2301      	movs	r3, #1
 8004e58:	74bb      	strb	r3, [r7, #18]
 8004e5a:	e008      	b.n	8004e6e <spi_data_write+0x5e>
		} else {
			if (sz <= DATA_PKT_SZ)
 8004e5c:	887b      	ldrh	r3, [r7, #2]
 8004e5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e62:	d802      	bhi.n	8004e6a <spi_data_write+0x5a>
				order = 0x3;
 8004e64:	2303      	movs	r3, #3
 8004e66:	74bb      	strb	r3, [r7, #18]
 8004e68:	e001      	b.n	8004e6e <spi_data_write+0x5e>
			else
				order = 0x2;
 8004e6a:	2302      	movs	r3, #2
 8004e6c:	74bb      	strb	r3, [r7, #18]
		}
		cmd |= order;
 8004e6e:	7c7a      	ldrb	r2, [r7, #17]
 8004e70:	7cbb      	ldrb	r3, [r7, #18]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	747b      	strb	r3, [r7, #17]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
 8004e78:	f107 0311 	add.w	r3, r7, #17
 8004e7c:	2101      	movs	r1, #1
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f7ff fd5a 	bl	8004938 <nmi_spi_write>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d002      	beq.n	8004e90 <spi_data_write+0x80>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
			result = N_FAIL;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	74fb      	strb	r3, [r7, #19]
			break;
 8004e8e:	e02a      	b.n	8004ee6 <spi_data_write+0xd6>
		}

		/**
			Write data
		**/
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
 8004e90:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004e94:	687a      	ldr	r2, [r7, #4]
 8004e96:	4413      	add	r3, r2
 8004e98:	8aba      	ldrh	r2, [r7, #20]
 8004e9a:	4611      	mov	r1, r2
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f7ff fd4b 	bl	8004938 <nmi_spi_write>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d002      	beq.n	8004eae <spi_data_write+0x9e>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
			result = N_FAIL;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	74fb      	strb	r3, [r7, #19]
			break;
 8004eac:	e01b      	b.n	8004ee6 <spi_data_write+0xd6>
		}

		/**
			Write Crc
		**/
		if (!gu8Crc_off) {
 8004eae:	4b11      	ldr	r3, [pc, #68]	; (8004ef4 <spi_data_write+0xe4>)
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d10b      	bne.n	8004ece <spi_data_write+0xbe>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
 8004eb6:	f107 030c 	add.w	r3, r7, #12
 8004eba:	2102      	movs	r1, #2
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f7ff fd3b 	bl	8004938 <nmi_spi_write>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d002      	beq.n	8004ece <spi_data_write+0xbe>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
				result = N_FAIL;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	74fb      	strb	r3, [r7, #19]
				break;
 8004ecc:	e00b      	b.n	8004ee6 <spi_data_write+0xd6>
			}
		}

		ix += nbytes;
 8004ece:	8afa      	ldrh	r2, [r7, #22]
 8004ed0:	8abb      	ldrh	r3, [r7, #20]
 8004ed2:	4413      	add	r3, r2
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	82fb      	strh	r3, [r7, #22]
		sz -= nbytes;
 8004ed8:	887a      	ldrh	r2, [r7, #2]
 8004eda:	8abb      	ldrh	r3, [r7, #20]
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	807b      	strh	r3, [r7, #2]
	} while (sz);
 8004ee0:	887b      	ldrh	r3, [r7, #2]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d1a0      	bne.n	8004e28 <spi_data_write+0x18>


	return result;
 8004ee6:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3718      	adds	r7, #24
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	200001d0 	.word	0x200001d0

08004ef8 <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b086      	sub	sp, #24
 8004efc:	af02      	add	r7, sp, #8
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]
	uint8 retry = SPI_RETRY_COUNT;
 8004f02:	230a      	movs	r3, #10
 8004f04:	73fb      	strb	r3, [r7, #15]
	sint8 result = N_OK;
 8004f06:	2301      	movs	r3, #1
 8004f08:	73bb      	strb	r3, [r7, #14]
	uint8 cmd = CMD_SINGLE_WRITE;
 8004f0a:	23c9      	movs	r3, #201	; 0xc9
 8004f0c:	737b      	strb	r3, [r7, #13]
	uint8 clockless = 0;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	733b      	strb	r3, [r7, #12]

_RETRY_:
	if (addr <= 0x30)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2b30      	cmp	r3, #48	; 0x30
 8004f16:	d804      	bhi.n	8004f22 <spi_write_reg+0x2a>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_WRITE;
 8004f18:	23c3      	movs	r3, #195	; 0xc3
 8004f1a:	737b      	strb	r3, [r7, #13]
		clockless = 1;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	733b      	strb	r3, [r7, #12]
 8004f20:	e003      	b.n	8004f2a <spi_write_reg+0x32>
	}
	else
	{
		cmd = CMD_SINGLE_WRITE;
 8004f22:	23c9      	movs	r3, #201	; 0xc9
 8004f24:	737b      	strb	r3, [r7, #13]
		clockless = 0;
 8004f26:	2300      	movs	r3, #0
 8004f28:	733b      	strb	r3, [r7, #12]
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
 8004f2a:	7b78      	ldrb	r0, [r7, #13]
 8004f2c:	7b3b      	ldrb	r3, [r7, #12]
 8004f2e:	9300      	str	r3, [sp, #0]
 8004f30:	2304      	movs	r3, #4
 8004f32:	683a      	ldr	r2, [r7, #0]
 8004f34:	6879      	ldr	r1, [r7, #4]
 8004f36:	f7ff fd4b 	bl	80049d0 <spi_cmd>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	73bb      	strb	r3, [r7, #14]
	if (result != N_OK) {
 8004f3e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d109      	bne.n	8004f5a <spi_write_reg+0x62>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
 8004f46:	7b7b      	ldrb	r3, [r7, #13]
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f7ff fe93 	bl	8004c74 <spi_cmd_rsp>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	73bb      	strb	r3, [r7, #14]
	if (result != N_OK) {
 8004f52:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	e000      	b.n	8004f5c <spi_write_reg+0x64>
		goto _FAIL_;
 8004f5a:	bf00      	nop
		goto _FAIL_;
	}

#endif
_FAIL_:
	if(result != N_OK)
 8004f5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d017      	beq.n	8004f94 <spi_write_reg+0x9c>
	{
		nm_bsp_sleep(1);
 8004f64:	2001      	movs	r0, #1
 8004f66:	f7fd fee1 	bl	8002d2c <nm_bsp_sleep>
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	9300      	str	r3, [sp, #0]
 8004f6e:	2300      	movs	r3, #0
 8004f70:	2200      	movs	r2, #0
 8004f72:	2100      	movs	r1, #0
 8004f74:	20cf      	movs	r0, #207	; 0xcf
 8004f76:	f7ff fd2b 	bl	80049d0 <spi_cmd>
		spi_cmd_rsp(CMD_RESET);
 8004f7a:	20cf      	movs	r0, #207	; 0xcf
 8004f7c:	f7ff fe7a 	bl	8004c74 <spi_cmd_rsp>
		M2M_ERR("Reset and retry %d %lx %lx\n",retry,addr,u32data);
		nm_bsp_sleep(1);
 8004f80:	2001      	movs	r0, #1
 8004f82:	f7fd fed3 	bl	8002d2c <nm_bsp_sleep>
		retry--;
 8004f86:	7bfb      	ldrb	r3, [r7, #15]
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	73fb      	strb	r3, [r7, #15]
		if(retry) goto _RETRY_;
 8004f8c:	7bfb      	ldrb	r3, [r7, #15]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d000      	beq.n	8004f94 <spi_write_reg+0x9c>
 8004f92:	e7be      	b.n	8004f12 <spi_write_reg+0x1a>
	}

	return result;
 8004f94:	f997 300e 	ldrsb.w	r3, [r7, #14]
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3710      	adds	r7, #16
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}

08004fa0 <nm_spi_write>:

static sint8 nm_spi_write(uint32 addr, uint8 *buf, uint16 size)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b088      	sub	sp, #32
 8004fa4:	af02      	add	r7, sp, #8
 8004fa6:	60f8      	str	r0, [r7, #12]
 8004fa8:	60b9      	str	r1, [r7, #8]
 8004faa:	4613      	mov	r3, r2
 8004fac:	80fb      	strh	r3, [r7, #6]
	sint8 result;
	uint8 retry = SPI_RETRY_COUNT;
 8004fae:	230a      	movs	r3, #10
 8004fb0:	75bb      	strb	r3, [r7, #22]
	uint8 cmd = CMD_DMA_EXT_WRITE;
 8004fb2:	23c7      	movs	r3, #199	; 0xc7
 8004fb4:	757b      	strb	r3, [r7, #21]
	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	//Workaround hardware problem with single byte transfers over SPI bus
	if (size == 1)
 8004fb6:	88fb      	ldrh	r3, [r7, #6]
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d101      	bne.n	8004fc0 <nm_spi_write+0x20>
		size = 2;
 8004fbc:	2302      	movs	r3, #2
 8004fbe:	80fb      	strh	r3, [r7, #6]

	result = spi_cmd(cmd, addr, 0, size,0);
 8004fc0:	88fa      	ldrh	r2, [r7, #6]
 8004fc2:	7d78      	ldrb	r0, [r7, #21]
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	9300      	str	r3, [sp, #0]
 8004fc8:	4613      	mov	r3, r2
 8004fca:	2200      	movs	r2, #0
 8004fcc:	68f9      	ldr	r1, [r7, #12]
 8004fce:	f7ff fcff 	bl	80049d0 <spi_cmd>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 8004fd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d11e      	bne.n	800501c <nm_spi_write+0x7c>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
 8004fde:	7d7b      	ldrb	r3, [r7, #21]
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f7ff fe47 	bl	8004c74 <spi_cmd_rsp>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 8004fea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d116      	bne.n	8005020 <nm_spi_write+0x80>
#endif

	/**
		Data
	**/
	result = spi_data_write(buf, size);
 8004ff2:	88fb      	ldrh	r3, [r7, #6]
 8004ff4:	4619      	mov	r1, r3
 8004ff6:	68b8      	ldr	r0, [r7, #8]
 8004ff8:	f7ff ff0a 	bl	8004e10 <spi_data_write>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 8005000:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005004:	2b01      	cmp	r3, #1
 8005006:	d10d      	bne.n	8005024 <nm_spi_write+0x84>
		goto _FAIL_;
	}
	/**
		Data RESP
	**/
	result = spi_data_rsp(cmd);
 8005008:	7d7b      	ldrb	r3, [r7, #21]
 800500a:	4618      	mov	r0, r3
 800500c:	f7ff fdf6 	bl	8004bfc <spi_data_rsp>
 8005010:	4603      	mov	r3, r0
 8005012:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 8005014:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005018:	2b01      	cmp	r3, #1
 800501a:	e004      	b.n	8005026 <nm_spi_write+0x86>
		goto _FAIL_;
 800501c:	bf00      	nop
 800501e:	e002      	b.n	8005026 <nm_spi_write+0x86>
		goto _FAIL_;
 8005020:	bf00      	nop
 8005022:	e000      	b.n	8005026 <nm_spi_write+0x86>
		goto _FAIL_;
 8005024:	bf00      	nop
		M2M_ERR("[nmi spi]: Failed block data write...\n");
		goto _FAIL_;
	}

_FAIL_:
	if(result != N_OK)
 8005026:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800502a:	2b01      	cmp	r3, #1
 800502c:	d017      	beq.n	800505e <nm_spi_write+0xbe>
	{
		nm_bsp_sleep(1);
 800502e:	2001      	movs	r0, #1
 8005030:	f7fd fe7c 	bl	8002d2c <nm_bsp_sleep>
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
 8005034:	2300      	movs	r3, #0
 8005036:	9300      	str	r3, [sp, #0]
 8005038:	2300      	movs	r3, #0
 800503a:	2200      	movs	r2, #0
 800503c:	2100      	movs	r1, #0
 800503e:	20cf      	movs	r0, #207	; 0xcf
 8005040:	f7ff fcc6 	bl	80049d0 <spi_cmd>
		spi_cmd_rsp(CMD_RESET);
 8005044:	20cf      	movs	r0, #207	; 0xcf
 8005046:	f7ff fe15 	bl	8004c74 <spi_cmd_rsp>
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
		nm_bsp_sleep(1);
 800504a:	2001      	movs	r0, #1
 800504c:	f7fd fe6e 	bl	8002d2c <nm_bsp_sleep>
		retry--;
 8005050:	7dbb      	ldrb	r3, [r7, #22]
 8005052:	3b01      	subs	r3, #1
 8005054:	75bb      	strb	r3, [r7, #22]
		if(retry) goto _RETRY_;
 8005056:	7dbb      	ldrb	r3, [r7, #22]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d000      	beq.n	800505e <nm_spi_write+0xbe>
 800505c:	e7ab      	b.n	8004fb6 <nm_spi_write+0x16>
	}


	return result;
 800505e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005062:	4618      	mov	r0, r3
 8005064:	3718      	adds	r7, #24
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}

0800506a <spi_read_reg>:

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
 800506a:	b580      	push	{r7, lr}
 800506c:	b086      	sub	sp, #24
 800506e:	af02      	add	r7, sp, #8
 8005070:	6078      	str	r0, [r7, #4]
 8005072:	6039      	str	r1, [r7, #0]
	uint8 retry = SPI_RETRY_COUNT;
 8005074:	230a      	movs	r3, #10
 8005076:	73fb      	strb	r3, [r7, #15]
	sint8 result = N_OK;
 8005078:	2301      	movs	r3, #1
 800507a:	73bb      	strb	r3, [r7, #14]
	uint8 cmd = CMD_SINGLE_READ;
 800507c:	23ca      	movs	r3, #202	; 0xca
 800507e:	737b      	strb	r3, [r7, #13]
	uint8 tmp[4];
	uint8 clockless = 0;
 8005080:	2300      	movs	r3, #0
 8005082:	733b      	strb	r3, [r7, #12]

_RETRY_:

	if (addr <= 0xff)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2bff      	cmp	r3, #255	; 0xff
 8005088:	d804      	bhi.n	8005094 <spi_read_reg+0x2a>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_READ;
 800508a:	23c4      	movs	r3, #196	; 0xc4
 800508c:	737b      	strb	r3, [r7, #13]
		clockless = 1;
 800508e:	2301      	movs	r3, #1
 8005090:	733b      	strb	r3, [r7, #12]
 8005092:	e003      	b.n	800509c <spi_read_reg+0x32>
	}
	else
	{
		cmd = CMD_SINGLE_READ;
 8005094:	23ca      	movs	r3, #202	; 0xca
 8005096:	737b      	strb	r3, [r7, #13]
		clockless = 0;
 8005098:	2300      	movs	r3, #0
 800509a:	733b      	strb	r3, [r7, #12]
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
 800509c:	7b78      	ldrb	r0, [r7, #13]
 800509e:	7b3b      	ldrb	r3, [r7, #12]
 80050a0:	9300      	str	r3, [sp, #0]
 80050a2:	2304      	movs	r3, #4
 80050a4:	2200      	movs	r2, #0
 80050a6:	6879      	ldr	r1, [r7, #4]
 80050a8:	f7ff fc92 	bl	80049d0 <spi_cmd>
 80050ac:	4603      	mov	r3, r0
 80050ae:	73bb      	strb	r3, [r7, #14]
	if (result != N_OK) {
 80050b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80050b4:	2b01      	cmp	r3, #1
 80050b6:	d124      	bne.n	8005102 <spi_read_reg+0x98>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
 80050b8:	7b7b      	ldrb	r3, [r7, #13]
 80050ba:	4618      	mov	r0, r3
 80050bc:	f7ff fdda 	bl	8004c74 <spi_cmd_rsp>
 80050c0:	4603      	mov	r3, r0
 80050c2:	73bb      	strb	r3, [r7, #14]
	if (result != N_OK) {
 80050c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d11c      	bne.n	8005106 <spi_read_reg+0x9c>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
 80050cc:	7b3a      	ldrb	r2, [r7, #12]
 80050ce:	f107 0308 	add.w	r3, r7, #8
 80050d2:	2104      	movs	r1, #4
 80050d4:	4618      	mov	r0, r3
 80050d6:	f7ff fe23 	bl	8004d20 <spi_data_read>
 80050da:	4603      	mov	r3, r0
 80050dc:	73bb      	strb	r3, [r7, #14]
	if (result != N_OK) {
 80050de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d111      	bne.n	800510a <spi_read_reg+0xa0>
		goto _FAIL_;
	}

#endif

	*u32data = tmp[0] |
 80050e6:	7a3b      	ldrb	r3, [r7, #8]
 80050e8:	461a      	mov	r2, r3
		((uint32)tmp[1] << 8) |
 80050ea:	7a7b      	ldrb	r3, [r7, #9]
 80050ec:	021b      	lsls	r3, r3, #8
	*u32data = tmp[0] |
 80050ee:	431a      	orrs	r2, r3
		((uint32)tmp[2] << 16) |
 80050f0:	7abb      	ldrb	r3, [r7, #10]
 80050f2:	041b      	lsls	r3, r3, #16
		((uint32)tmp[1] << 8) |
 80050f4:	431a      	orrs	r2, r3
		((uint32)tmp[3] << 24);
 80050f6:	7afb      	ldrb	r3, [r7, #11]
 80050f8:	061b      	lsls	r3, r3, #24
		((uint32)tmp[2] << 16) |
 80050fa:	431a      	orrs	r2, r3
	*u32data = tmp[0] |
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	601a      	str	r2, [r3, #0]
 8005100:	e004      	b.n	800510c <spi_read_reg+0xa2>
		goto _FAIL_;
 8005102:	bf00      	nop
 8005104:	e002      	b.n	800510c <spi_read_reg+0xa2>
		goto _FAIL_;
 8005106:	bf00      	nop
 8005108:	e000      	b.n	800510c <spi_read_reg+0xa2>
		goto _FAIL_;
 800510a:	bf00      	nop

_FAIL_:
	if(result != N_OK)
 800510c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005110:	2b01      	cmp	r3, #1
 8005112:	d017      	beq.n	8005144 <spi_read_reg+0xda>
	{

		nm_bsp_sleep(1);
 8005114:	2001      	movs	r0, #1
 8005116:	f7fd fe09 	bl	8002d2c <nm_bsp_sleep>
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
 800511a:	2300      	movs	r3, #0
 800511c:	9300      	str	r3, [sp, #0]
 800511e:	2300      	movs	r3, #0
 8005120:	2200      	movs	r2, #0
 8005122:	2100      	movs	r1, #0
 8005124:	20cf      	movs	r0, #207	; 0xcf
 8005126:	f7ff fc53 	bl	80049d0 <spi_cmd>
		spi_cmd_rsp(CMD_RESET);
 800512a:	20cf      	movs	r0, #207	; 0xcf
 800512c:	f7ff fda2 	bl	8004c74 <spi_cmd_rsp>
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
		nm_bsp_sleep(1);
 8005130:	2001      	movs	r0, #1
 8005132:	f7fd fdfb 	bl	8002d2c <nm_bsp_sleep>
		retry--;
 8005136:	7bfb      	ldrb	r3, [r7, #15]
 8005138:	3b01      	subs	r3, #1
 800513a:	73fb      	strb	r3, [r7, #15]
		if(retry) goto _RETRY_;
 800513c:	7bfb      	ldrb	r3, [r7, #15]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d000      	beq.n	8005144 <spi_read_reg+0xda>
 8005142:	e79f      	b.n	8005084 <spi_read_reg+0x1a>
	}

	return result;
 8005144:	f997 300e 	ldrsb.w	r3, [r7, #14]
}
 8005148:	4618      	mov	r0, r3
 800514a:	3710      	adds	r7, #16
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}

08005150 <nm_spi_read>:

static sint8 nm_spi_read(uint32 addr, uint8 *buf, uint16 size)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b088      	sub	sp, #32
 8005154:	af02      	add	r7, sp, #8
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	60b9      	str	r1, [r7, #8]
 800515a:	4613      	mov	r3, r2
 800515c:	80fb      	strh	r3, [r7, #6]
	uint8 cmd = CMD_DMA_EXT_READ;
 800515e:	23c8      	movs	r3, #200	; 0xc8
 8005160:	753b      	strb	r3, [r7, #20]
	sint8 result;
	uint8 retry = SPI_RETRY_COUNT;
 8005162:	230a      	movs	r3, #10
 8005164:	75bb      	strb	r3, [r7, #22]
#if defined USE_OLD_SPI_SW
	uint8 tmp[2];
	uint8 single_byte_workaround = 0;
 8005166:	2300      	movs	r3, #0
 8005168:	757b      	strb	r3, [r7, #21]

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	if (size == 1)
 800516a:	88fb      	ldrh	r3, [r7, #6]
 800516c:	2b01      	cmp	r3, #1
 800516e:	d103      	bne.n	8005178 <nm_spi_read+0x28>
	{
		//Workaround hardware problem with single byte transfers over SPI bus
		size = 2;
 8005170:	2302      	movs	r3, #2
 8005172:	80fb      	strh	r3, [r7, #6]
		single_byte_workaround = 1;
 8005174:	2301      	movs	r3, #1
 8005176:	757b      	strb	r3, [r7, #21]
	}
	result = spi_cmd(cmd, addr, 0, size,0);
 8005178:	88fa      	ldrh	r2, [r7, #6]
 800517a:	7d38      	ldrb	r0, [r7, #20]
 800517c:	2300      	movs	r3, #0
 800517e:	9300      	str	r3, [sp, #0]
 8005180:	4613      	mov	r3, r2
 8005182:	2200      	movs	r2, #0
 8005184:	68f9      	ldr	r1, [r7, #12]
 8005186:	f7ff fc23 	bl	80049d0 <spi_cmd>
 800518a:	4603      	mov	r3, r0
 800518c:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 800518e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005192:	2b01      	cmp	r3, #1
 8005194:	d125      	bne.n	80051e2 <nm_spi_read+0x92>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
 8005196:	7d3b      	ldrb	r3, [r7, #20]
 8005198:	4618      	mov	r0, r3
 800519a:	f7ff fd6b 	bl	8004c74 <spi_cmd_rsp>
 800519e:	4603      	mov	r3, r0
 80051a0:	75fb      	strb	r3, [r7, #23]
	if (result != N_OK) {
 80051a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d11d      	bne.n	80051e6 <nm_spi_read+0x96>
	}

	/**
		Data
	**/
	if (single_byte_workaround)
 80051aa:	7d7b      	ldrb	r3, [r7, #21]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d00c      	beq.n	80051ca <nm_spi_read+0x7a>
	{
		result = spi_data_read(tmp, size,0);
 80051b0:	88f9      	ldrh	r1, [r7, #6]
 80051b2:	f107 0310 	add.w	r3, r7, #16
 80051b6:	2200      	movs	r2, #0
 80051b8:	4618      	mov	r0, r3
 80051ba:	f7ff fdb1 	bl	8004d20 <spi_data_read>
 80051be:	4603      	mov	r3, r0
 80051c0:	75fb      	strb	r3, [r7, #23]
		buf[0] = tmp[0];
 80051c2:	7c3a      	ldrb	r2, [r7, #16]
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	701a      	strb	r2, [r3, #0]
 80051c8:	e007      	b.n	80051da <nm_spi_read+0x8a>
	}
	else
		result = spi_data_read(buf, size,0);
 80051ca:	88fb      	ldrh	r3, [r7, #6]
 80051cc:	2200      	movs	r2, #0
 80051ce:	4619      	mov	r1, r3
 80051d0:	68b8      	ldr	r0, [r7, #8]
 80051d2:	f7ff fda5 	bl	8004d20 <spi_data_read>
 80051d6:	4603      	mov	r3, r0
 80051d8:	75fb      	strb	r3, [r7, #23]

	if (result != N_OK) {
 80051da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80051de:	2b01      	cmp	r3, #1
 80051e0:	e002      	b.n	80051e8 <nm_spi_read+0x98>
		goto _FAIL_;
 80051e2:	bf00      	nop
 80051e4:	e000      	b.n	80051e8 <nm_spi_read+0x98>
		goto _FAIL_;
 80051e6:	bf00      	nop
		goto _FAIL_;
	}
#endif

_FAIL_:
	if(result != N_OK)
 80051e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d017      	beq.n	8005220 <nm_spi_read+0xd0>
	{
		nm_bsp_sleep(1);
 80051f0:	2001      	movs	r0, #1
 80051f2:	f7fd fd9b 	bl	8002d2c <nm_bsp_sleep>
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
 80051f6:	2300      	movs	r3, #0
 80051f8:	9300      	str	r3, [sp, #0]
 80051fa:	2300      	movs	r3, #0
 80051fc:	2200      	movs	r2, #0
 80051fe:	2100      	movs	r1, #0
 8005200:	20cf      	movs	r0, #207	; 0xcf
 8005202:	f7ff fbe5 	bl	80049d0 <spi_cmd>
		spi_cmd_rsp(CMD_RESET);
 8005206:	20cf      	movs	r0, #207	; 0xcf
 8005208:	f7ff fd34 	bl	8004c74 <spi_cmd_rsp>
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
		nm_bsp_sleep(1);
 800520c:	2001      	movs	r0, #1
 800520e:	f7fd fd8d 	bl	8002d2c <nm_bsp_sleep>
		retry--;
 8005212:	7dbb      	ldrb	r3, [r7, #22]
 8005214:	3b01      	subs	r3, #1
 8005216:	75bb      	strb	r3, [r7, #22]
		if(retry) goto _RETRY_;
 8005218:	7dbb      	ldrb	r3, [r7, #22]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d000      	beq.n	8005220 <nm_spi_read+0xd0>
 800521e:	e7a4      	b.n	800516a <nm_spi_read+0x1a>
	}

	return result;
 8005220:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005224:	4618      	mov	r0, r3
 8005226:	3718      	adds	r7, #24
 8005228:	46bd      	mov	sp, r7
 800522a:	bd80      	pop	{r7, pc}

0800522c <nm_spi_reset>:
	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
}

sint8 nm_spi_reset(void)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b082      	sub	sp, #8
 8005230:	af02      	add	r7, sp, #8
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
 8005232:	2300      	movs	r3, #0
 8005234:	9300      	str	r3, [sp, #0]
 8005236:	2300      	movs	r3, #0
 8005238:	2200      	movs	r2, #0
 800523a:	2100      	movs	r1, #0
 800523c:	20cf      	movs	r0, #207	; 0xcf
 800523e:	f7ff fbc7 	bl	80049d0 <spi_cmd>
	spi_cmd_rsp(CMD_RESET);
 8005242:	20cf      	movs	r0, #207	; 0xcf
 8005244:	f7ff fd16 	bl	8004c74 <spi_cmd_rsp>
	return M2M_SUCCESS;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}

08005250 <nm_spi_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_init(void)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
	uint32 chipid;
	uint32 reg = 0;
 8005256:	2300      	movs	r3, #0
 8005258:	603b      	str	r3, [r7, #0]


	/**
		configure protocol
	**/
	gu8Crc_off = 0;
 800525a:	4b24      	ldr	r3, [pc, #144]	; (80052ec <nm_spi_init+0x9c>)
 800525c:	2200      	movs	r2, #0
 800525e:	701a      	strb	r2, [r3, #0]

	// TODO: We can remove the CRC trials if there is a definite way to reset
	// the SPI to it's initial value.
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
 8005260:	463b      	mov	r3, r7
 8005262:	4619      	mov	r1, r3
 8005264:	f64e 0024 	movw	r0, #59428	; 0xe824
 8005268:	f7ff feff 	bl	800506a <spi_read_reg>
 800526c:	4603      	mov	r3, r0
 800526e:	2b00      	cmp	r3, #0
 8005270:	d10d      	bne.n	800528e <nm_spi_init+0x3e>
		/* Read failed. Try with CRC off. This might happen when module
		is removed but chip isn't reset*/
		gu8Crc_off = 1;
 8005272:	4b1e      	ldr	r3, [pc, #120]	; (80052ec <nm_spi_init+0x9c>)
 8005274:	2201      	movs	r2, #1
 8005276:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
 8005278:	463b      	mov	r3, r7
 800527a:	4619      	mov	r1, r3
 800527c:	f64e 0024 	movw	r0, #59428	; 0xe824
 8005280:	f7ff fef3 	bl	800506a <spi_read_reg>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d101      	bne.n	800528e <nm_spi_init+0x3e>
			// Reaad failed with both CRC on and off, something went bad
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
			return 0;
 800528a:	2300      	movs	r3, #0
 800528c:	e02a      	b.n	80052e4 <nm_spi_init+0x94>
		}
	}
	if(gu8Crc_off == 0)
 800528e:	4b17      	ldr	r3, [pc, #92]	; (80052ec <nm_spi_init+0x9c>)
 8005290:	781b      	ldrb	r3, [r3, #0]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d119      	bne.n	80052ca <nm_spi_init+0x7a>
	{
		reg &= ~0xc;	/* disable crc checking */
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	f023 030c 	bic.w	r3, r3, #12
 800529c:	603b      	str	r3, [r7, #0]
		reg &= ~0x70;
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052a4:	603b      	str	r3, [r7, #0]
		reg |= (0x5 << 4);
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80052ac:	603b      	str	r3, [r7, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	4619      	mov	r1, r3
 80052b2:	f64e 0024 	movw	r0, #59428	; 0xe824
 80052b6:	f7ff fe1f 	bl	8004ef8 <spi_write_reg>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d101      	bne.n	80052c4 <nm_spi_init+0x74>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
			return 0;
 80052c0:	2300      	movs	r3, #0
 80052c2:	e00f      	b.n	80052e4 <nm_spi_init+0x94>
		}
		gu8Crc_off = 1;
 80052c4:	4b09      	ldr	r3, [pc, #36]	; (80052ec <nm_spi_init+0x9c>)
 80052c6:	2201      	movs	r2, #1
 80052c8:	701a      	strb	r2, [r3, #0]
	}

	/**
		make sure can read back chip id correctly
	**/
	if (!spi_read_reg(0x1000, &chipid)) {
 80052ca:	1d3b      	adds	r3, r7, #4
 80052cc:	4619      	mov	r1, r3
 80052ce:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80052d2:	f7ff feca 	bl	800506a <spi_read_reg>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d102      	bne.n	80052e2 <nm_spi_init+0x92>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
		return M2M_ERR_BUS_FAIL;
 80052dc:	f06f 0305 	mvn.w	r3, #5
 80052e0:	e000      	b.n	80052e4 <nm_spi_init+0x94>

	M2M_DBG("[nmi spi]: chipid (%08x)\n", (unsigned int)chipid);
	//spi_init_pkt_sz();


	return M2M_SUCCESS;
 80052e2:	2300      	movs	r3, #0
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3708      	adds	r7, #8
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}
 80052ec:	200001d0 	.word	0x200001d0

080052f0 <nm_spi_deinit>:
*	@author	Samer Sarhan
*	@date	27 Feb 2015
*	@version	1.0
*/
sint8 nm_spi_deinit(void)
{
 80052f0:	b480      	push	{r7}
 80052f2:	af00      	add	r7, sp, #0
	gu8Crc_off = 0;
 80052f4:	4b04      	ldr	r3, [pc, #16]	; (8005308 <nm_spi_deinit+0x18>)
 80052f6:	2200      	movs	r2, #0
 80052f8:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr
 8005306:	bf00      	nop
 8005308:	200001d0 	.word	0x200001d0

0800530c <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b084      	sub	sp, #16
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
 8005314:	f107 030c 	add.w	r3, r7, #12
 8005318:	4619      	mov	r1, r3
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f7ff fea5 	bl	800506a <spi_read_reg>

	return u32Val;
 8005320:	68fb      	ldr	r3, [r7, #12]
}
 8005322:	4618      	mov	r0, r3
 8005324:	3710      	adds	r7, #16
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}

0800532a <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
 800532a:	b580      	push	{r7, lr}
 800532c:	b084      	sub	sp, #16
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
 8005332:	6039      	str	r1, [r7, #0]
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
 8005334:	6839      	ldr	r1, [r7, #0]
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f7ff fe97 	bl	800506a <spi_read_reg>
 800533c:	4603      	mov	r3, r0
 800533e:	73fb      	strb	r3, [r7, #15]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
 8005340:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005344:	2b01      	cmp	r3, #1
 8005346:	d102      	bne.n	800534e <nm_spi_read_reg_with_ret+0x24>
 8005348:	2300      	movs	r3, #0
 800534a:	73fb      	strb	r3, [r7, #15]
 800534c:	e001      	b.n	8005352 <nm_spi_read_reg_with_ret+0x28>
	else s8Ret = M2M_ERR_BUS_FAIL;
 800534e:	23fa      	movs	r3, #250	; 0xfa
 8005350:	73fb      	strb	r3, [r7, #15]

	return s8Ret;
 8005352:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005356:	4618      	mov	r0, r3
 8005358:	3710      	adds	r7, #16
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}

0800535e <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
 800535e:	b580      	push	{r7, lr}
 8005360:	b084      	sub	sp, #16
 8005362:	af00      	add	r7, sp, #0
 8005364:	6078      	str	r0, [r7, #4]
 8005366:	6039      	str	r1, [r7, #0]
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
 8005368:	6839      	ldr	r1, [r7, #0]
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f7ff fdc4 	bl	8004ef8 <spi_write_reg>
 8005370:	4603      	mov	r3, r0
 8005372:	73fb      	strb	r3, [r7, #15]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
 8005374:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005378:	2b01      	cmp	r3, #1
 800537a:	d102      	bne.n	8005382 <nm_spi_write_reg+0x24>
 800537c:	2300      	movs	r3, #0
 800537e:	73fb      	strb	r3, [r7, #15]
 8005380:	e001      	b.n	8005386 <nm_spi_write_reg+0x28>
	else s8Ret = M2M_ERR_BUS_FAIL;
 8005382:	23fa      	movs	r3, #250	; 0xfa
 8005384:	73fb      	strb	r3, [r7, #15]

	return s8Ret;
 8005386:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800538a:	4618      	mov	r0, r3
 800538c:	3710      	adds	r7, #16
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
 8005392:	b580      	push	{r7, lr}
 8005394:	b086      	sub	sp, #24
 8005396:	af00      	add	r7, sp, #0
 8005398:	60f8      	str	r0, [r7, #12]
 800539a:	60b9      	str	r1, [r7, #8]
 800539c:	4613      	mov	r3, r2
 800539e:	80fb      	strh	r3, [r7, #6]
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);
 80053a0:	88fb      	ldrh	r3, [r7, #6]
 80053a2:	461a      	mov	r2, r3
 80053a4:	68b9      	ldr	r1, [r7, #8]
 80053a6:	68f8      	ldr	r0, [r7, #12]
 80053a8:	f7ff fed2 	bl	8005150 <nm_spi_read>
 80053ac:	4603      	mov	r3, r0
 80053ae:	75fb      	strb	r3, [r7, #23]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
 80053b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d102      	bne.n	80053be <nm_spi_read_block+0x2c>
 80053b8:	2300      	movs	r3, #0
 80053ba:	75fb      	strb	r3, [r7, #23]
 80053bc:	e001      	b.n	80053c2 <nm_spi_read_block+0x30>
	else s8Ret = M2M_ERR_BUS_FAIL;
 80053be:	23fa      	movs	r3, #250	; 0xfa
 80053c0:	75fb      	strb	r3, [r7, #23]

	return s8Ret;
 80053c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3718      	adds	r7, #24
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}

080053ce <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
 80053ce:	b580      	push	{r7, lr}
 80053d0:	b086      	sub	sp, #24
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	60f8      	str	r0, [r7, #12]
 80053d6:	60b9      	str	r1, [r7, #8]
 80053d8:	4613      	mov	r3, r2
 80053da:	80fb      	strh	r3, [r7, #6]
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);
 80053dc:	88fb      	ldrh	r3, [r7, #6]
 80053de:	461a      	mov	r2, r3
 80053e0:	68b9      	ldr	r1, [r7, #8]
 80053e2:	68f8      	ldr	r0, [r7, #12]
 80053e4:	f7ff fddc 	bl	8004fa0 <nm_spi_write>
 80053e8:	4603      	mov	r3, r0
 80053ea:	75fb      	strb	r3, [r7, #23]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
 80053ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d102      	bne.n	80053fa <nm_spi_write_block+0x2c>
 80053f4:	2300      	movs	r3, #0
 80053f6:	75fb      	strb	r3, [r7, #23]
 80053f8:	e001      	b.n	80053fe <nm_spi_write_block+0x30>
	else s8Ret = M2M_ERR_BUS_FAIL;
 80053fa:	23fa      	movs	r3, #250	; 0xfa
 80053fc:	75fb      	strb	r3, [r7, #23]

	return s8Ret;
 80053fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005402:	4618      	mov	r0, r3
 8005404:	3718      	adds	r7, #24
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
	...

0800540c <spi_flash_enter_low_power_mode>:
		spi_flash_write_enable();
		spi_flash_gang_unblock();
	}
}
#endif
static void spi_flash_enter_low_power_mode(void) {
 800540c:	b580      	push	{r7, lr}
 800540e:	b082      	sub	sp, #8
 8005410:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
 8005412:	463b      	mov	r3, r7
 8005414:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xb9;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	22b9      	movs	r2, #185	; 0xb9
 800541a:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
 800541c:	2100      	movs	r1, #0
 800541e:	4810      	ldr	r0, [pc, #64]	; (8005460 <spi_flash_enter_low_power_mode+0x54>)
 8005420:	f7ff f883 	bl	800452a <nm_write_reg>
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	781b      	ldrb	r3, [r3, #0]
 8005428:	4619      	mov	r1, r3
 800542a:	480e      	ldr	r0, [pc, #56]	; (8005464 <spi_flash_enter_low_power_mode+0x58>)
 800542c:	f7ff f87d 	bl	800452a <nm_write_reg>
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
 8005430:	2101      	movs	r1, #1
 8005432:	480d      	ldr	r0, [pc, #52]	; (8005468 <spi_flash_enter_low_power_mode+0x5c>)
 8005434:	f7ff f879 	bl	800452a <nm_write_reg>
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
 8005438:	2100      	movs	r1, #0
 800543a:	480c      	ldr	r0, [pc, #48]	; (800546c <spi_flash_enter_low_power_mode+0x60>)
 800543c:	f7ff f875 	bl	800452a <nm_write_reg>
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
 8005440:	2181      	movs	r1, #129	; 0x81
 8005442:	480b      	ldr	r0, [pc, #44]	; (8005470 <spi_flash_enter_low_power_mode+0x64>)
 8005444:	f7ff f871 	bl	800452a <nm_write_reg>
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
 8005448:	bf00      	nop
 800544a:	480a      	ldr	r0, [pc, #40]	; (8005474 <spi_flash_enter_low_power_mode+0x68>)
 800544c:	f7ff f853 	bl	80044f6 <nm_read_reg>
 8005450:	4603      	mov	r3, r0
 8005452:	2b01      	cmp	r3, #1
 8005454:	d1f9      	bne.n	800544a <spi_flash_enter_low_power_mode+0x3e>
}
 8005456:	bf00      	nop
 8005458:	3708      	adds	r7, #8
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}
 800545e:	bf00      	nop
 8005460:	00010208 	.word	0x00010208
 8005464:	0001020c 	.word	0x0001020c
 8005468:	00010214 	.word	0x00010214
 800546c:	0001021c 	.word	0x0001021c
 8005470:	00010204 	.word	0x00010204
 8005474:	00010218 	.word	0x00010218

08005478 <spi_flash_leave_low_power_mode>:


static void spi_flash_leave_low_power_mode(void) {
 8005478:	b580      	push	{r7, lr}
 800547a:	b082      	sub	sp, #8
 800547c:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
 800547e:	463b      	mov	r3, r7
 8005480:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xab;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	22ab      	movs	r2, #171	; 0xab
 8005486:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
 8005488:	2100      	movs	r1, #0
 800548a:	4810      	ldr	r0, [pc, #64]	; (80054cc <spi_flash_leave_low_power_mode+0x54>)
 800548c:	f7ff f84d 	bl	800452a <nm_write_reg>
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	781b      	ldrb	r3, [r3, #0]
 8005494:	4619      	mov	r1, r3
 8005496:	480e      	ldr	r0, [pc, #56]	; (80054d0 <spi_flash_leave_low_power_mode+0x58>)
 8005498:	f7ff f847 	bl	800452a <nm_write_reg>
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
 800549c:	2101      	movs	r1, #1
 800549e:	480d      	ldr	r0, [pc, #52]	; (80054d4 <spi_flash_leave_low_power_mode+0x5c>)
 80054a0:	f7ff f843 	bl	800452a <nm_write_reg>
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
 80054a4:	2100      	movs	r1, #0
 80054a6:	480c      	ldr	r0, [pc, #48]	; (80054d8 <spi_flash_leave_low_power_mode+0x60>)
 80054a8:	f7ff f83f 	bl	800452a <nm_write_reg>
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
 80054ac:	2181      	movs	r1, #129	; 0x81
 80054ae:	480b      	ldr	r0, [pc, #44]	; (80054dc <spi_flash_leave_low_power_mode+0x64>)
 80054b0:	f7ff f83b 	bl	800452a <nm_write_reg>
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
 80054b4:	bf00      	nop
 80054b6:	480a      	ldr	r0, [pc, #40]	; (80054e0 <spi_flash_leave_low_power_mode+0x68>)
 80054b8:	f7ff f81d 	bl	80044f6 <nm_read_reg>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d1f9      	bne.n	80054b6 <spi_flash_leave_low_power_mode+0x3e>
}
 80054c2:	bf00      	nop
 80054c4:	3708      	adds	r7, #8
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	00010208 	.word	0x00010208
 80054d0:	0001020c 	.word	0x0001020c
 80054d4:	00010214 	.word	0x00010214
 80054d8:	0001021c 	.word	0x0001021c
 80054dc:	00010204 	.word	0x00010204
 80054e0:	00010218 	.word	0x00010218

080054e4 <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	4603      	mov	r3, r0
 80054ec:	71fb      	strb	r3, [r7, #7]
	sint8 s8Ret = M2M_SUCCESS;
 80054ee:	2300      	movs	r3, #0
 80054f0:	73fb      	strb	r3, [r7, #15]
	if(REV(nmi_get_chipid()) >= REV_3A0) {
 80054f2:	f7fe fd7d 	bl	8003ff0 <nmi_get_chipid>
 80054f6:	4603      	mov	r3, r0
 80054f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054fc:	f5b3 7f68 	cmp.w	r3, #928	; 0x3a0
 8005500:	d338      	bcc.n	8005574 <spi_flash_enable+0x90>
		uint32 u32Val;

		/* Enable pinmux to SPI flash. */
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
 8005502:	f107 0308 	add.w	r3, r7, #8
 8005506:	4619      	mov	r1, r3
 8005508:	f241 4010 	movw	r0, #5136	; 0x1410
 800550c:	f7fe ffff 	bl	800450e <nm_read_reg_with_ret>
 8005510:	4603      	mov	r3, r0
 8005512:	73fb      	strb	r3, [r7, #15]
		if(s8Ret != M2M_SUCCESS) {
 8005514:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d12a      	bne.n	8005572 <spi_flash_enable+0x8e>
			goto ERR1;
		}
		/* GPIO15/16/17/18 */
		u32Val &= ~((0x7777ul) << 12);
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	f023 63ee 	bic.w	r3, r3, #124780544	; 0x7700000
 8005522:	f423 23ee 	bic.w	r3, r3, #487424	; 0x77000
 8005526:	60bb      	str	r3, [r7, #8]
		u32Val |= ((0x1111ul) << 12);
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	f043 7388 	orr.w	r3, r3, #17825792	; 0x1100000
 800552e:	f443 3388 	orr.w	r3, r3, #69632	; 0x11000
 8005532:	60bb      	str	r3, [r7, #8]
		nm_write_reg(0x1410, u32Val);
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	4619      	mov	r1, r3
 8005538:	f241 4010 	movw	r0, #5136	; 0x1410
 800553c:	f7fe fff5 	bl	800452a <nm_write_reg>
		if(enable) {
 8005540:	79fb      	ldrb	r3, [r7, #7]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d002      	beq.n	800554c <spi_flash_enable+0x68>
			spi_flash_leave_low_power_mode();
 8005546:	f7ff ff97 	bl	8005478 <spi_flash_leave_low_power_mode>
 800554a:	e001      	b.n	8005550 <spi_flash_enable+0x6c>
		} else {
			spi_flash_enter_low_power_mode();
 800554c:	f7ff ff5e 	bl	800540c <spi_flash_enter_low_power_mode>
		}
		/* Disable pinmux to SPI flash to minimize leakage. */
		u32Val &= ~((0x7777ul) << 12);
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	f023 63ee 	bic.w	r3, r3, #124780544	; 0x7700000
 8005556:	f423 23ee 	bic.w	r3, r3, #487424	; 0x77000
 800555a:	60bb      	str	r3, [r7, #8]
		u32Val |= ((0x0010ul) << 12);
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005562:	60bb      	str	r3, [r7, #8]
		nm_write_reg(0x1410, u32Val);
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	4619      	mov	r1, r3
 8005568:	f241 4010 	movw	r0, #5136	; 0x1410
 800556c:	f7fe ffdd 	bl	800452a <nm_write_reg>
 8005570:	e000      	b.n	8005574 <spi_flash_enable+0x90>
			goto ERR1;
 8005572:	bf00      	nop
	}
ERR1:
	return s8Ret;
 8005574:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005578:	4618      	mov	r0, r3
 800557a:	3710      	adds	r7, #16
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}

08005580 <__errno>:
 8005580:	4b01      	ldr	r3, [pc, #4]	; (8005588 <__errno+0x8>)
 8005582:	6818      	ldr	r0, [r3, #0]
 8005584:	4770      	bx	lr
 8005586:	bf00      	nop
 8005588:	20000010 	.word	0x20000010

0800558c <__libc_init_array>:
 800558c:	b570      	push	{r4, r5, r6, lr}
 800558e:	4e0d      	ldr	r6, [pc, #52]	; (80055c4 <__libc_init_array+0x38>)
 8005590:	4c0d      	ldr	r4, [pc, #52]	; (80055c8 <__libc_init_array+0x3c>)
 8005592:	1ba4      	subs	r4, r4, r6
 8005594:	10a4      	asrs	r4, r4, #2
 8005596:	2500      	movs	r5, #0
 8005598:	42a5      	cmp	r5, r4
 800559a:	d109      	bne.n	80055b0 <__libc_init_array+0x24>
 800559c:	4e0b      	ldr	r6, [pc, #44]	; (80055cc <__libc_init_array+0x40>)
 800559e:	4c0c      	ldr	r4, [pc, #48]	; (80055d0 <__libc_init_array+0x44>)
 80055a0:	f000 ff8c 	bl	80064bc <_init>
 80055a4:	1ba4      	subs	r4, r4, r6
 80055a6:	10a4      	asrs	r4, r4, #2
 80055a8:	2500      	movs	r5, #0
 80055aa:	42a5      	cmp	r5, r4
 80055ac:	d105      	bne.n	80055ba <__libc_init_array+0x2e>
 80055ae:	bd70      	pop	{r4, r5, r6, pc}
 80055b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80055b4:	4798      	blx	r3
 80055b6:	3501      	adds	r5, #1
 80055b8:	e7ee      	b.n	8005598 <__libc_init_array+0xc>
 80055ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80055be:	4798      	blx	r3
 80055c0:	3501      	adds	r5, #1
 80055c2:	e7f2      	b.n	80055aa <__libc_init_array+0x1e>
 80055c4:	0800680c 	.word	0x0800680c
 80055c8:	0800680c 	.word	0x0800680c
 80055cc:	0800680c 	.word	0x0800680c
 80055d0:	08006810 	.word	0x08006810

080055d4 <memcmp>:
 80055d4:	b510      	push	{r4, lr}
 80055d6:	3901      	subs	r1, #1
 80055d8:	4402      	add	r2, r0
 80055da:	4290      	cmp	r0, r2
 80055dc:	d101      	bne.n	80055e2 <memcmp+0xe>
 80055de:	2000      	movs	r0, #0
 80055e0:	bd10      	pop	{r4, pc}
 80055e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80055e6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80055ea:	42a3      	cmp	r3, r4
 80055ec:	d0f5      	beq.n	80055da <memcmp+0x6>
 80055ee:	1b18      	subs	r0, r3, r4
 80055f0:	bd10      	pop	{r4, pc}

080055f2 <memset>:
 80055f2:	4402      	add	r2, r0
 80055f4:	4603      	mov	r3, r0
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d100      	bne.n	80055fc <memset+0xa>
 80055fa:	4770      	bx	lr
 80055fc:	f803 1b01 	strb.w	r1, [r3], #1
 8005600:	e7f9      	b.n	80055f6 <memset+0x4>
	...

08005604 <iprintf>:
 8005604:	b40f      	push	{r0, r1, r2, r3}
 8005606:	4b0a      	ldr	r3, [pc, #40]	; (8005630 <iprintf+0x2c>)
 8005608:	b513      	push	{r0, r1, r4, lr}
 800560a:	681c      	ldr	r4, [r3, #0]
 800560c:	b124      	cbz	r4, 8005618 <iprintf+0x14>
 800560e:	69a3      	ldr	r3, [r4, #24]
 8005610:	b913      	cbnz	r3, 8005618 <iprintf+0x14>
 8005612:	4620      	mov	r0, r4
 8005614:	f000 fa24 	bl	8005a60 <__sinit>
 8005618:	ab05      	add	r3, sp, #20
 800561a:	9a04      	ldr	r2, [sp, #16]
 800561c:	68a1      	ldr	r1, [r4, #8]
 800561e:	9301      	str	r3, [sp, #4]
 8005620:	4620      	mov	r0, r4
 8005622:	f000 fbe1 	bl	8005de8 <_vfiprintf_r>
 8005626:	b002      	add	sp, #8
 8005628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800562c:	b004      	add	sp, #16
 800562e:	4770      	bx	lr
 8005630:	20000010 	.word	0x20000010

08005634 <_puts_r>:
 8005634:	b570      	push	{r4, r5, r6, lr}
 8005636:	460e      	mov	r6, r1
 8005638:	4605      	mov	r5, r0
 800563a:	b118      	cbz	r0, 8005644 <_puts_r+0x10>
 800563c:	6983      	ldr	r3, [r0, #24]
 800563e:	b90b      	cbnz	r3, 8005644 <_puts_r+0x10>
 8005640:	f000 fa0e 	bl	8005a60 <__sinit>
 8005644:	69ab      	ldr	r3, [r5, #24]
 8005646:	68ac      	ldr	r4, [r5, #8]
 8005648:	b913      	cbnz	r3, 8005650 <_puts_r+0x1c>
 800564a:	4628      	mov	r0, r5
 800564c:	f000 fa08 	bl	8005a60 <__sinit>
 8005650:	4b23      	ldr	r3, [pc, #140]	; (80056e0 <_puts_r+0xac>)
 8005652:	429c      	cmp	r4, r3
 8005654:	d117      	bne.n	8005686 <_puts_r+0x52>
 8005656:	686c      	ldr	r4, [r5, #4]
 8005658:	89a3      	ldrh	r3, [r4, #12]
 800565a:	071b      	lsls	r3, r3, #28
 800565c:	d51d      	bpl.n	800569a <_puts_r+0x66>
 800565e:	6923      	ldr	r3, [r4, #16]
 8005660:	b1db      	cbz	r3, 800569a <_puts_r+0x66>
 8005662:	3e01      	subs	r6, #1
 8005664:	68a3      	ldr	r3, [r4, #8]
 8005666:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800566a:	3b01      	subs	r3, #1
 800566c:	60a3      	str	r3, [r4, #8]
 800566e:	b9e9      	cbnz	r1, 80056ac <_puts_r+0x78>
 8005670:	2b00      	cmp	r3, #0
 8005672:	da2e      	bge.n	80056d2 <_puts_r+0x9e>
 8005674:	4622      	mov	r2, r4
 8005676:	210a      	movs	r1, #10
 8005678:	4628      	mov	r0, r5
 800567a:	f000 f83f 	bl	80056fc <__swbuf_r>
 800567e:	3001      	adds	r0, #1
 8005680:	d011      	beq.n	80056a6 <_puts_r+0x72>
 8005682:	200a      	movs	r0, #10
 8005684:	bd70      	pop	{r4, r5, r6, pc}
 8005686:	4b17      	ldr	r3, [pc, #92]	; (80056e4 <_puts_r+0xb0>)
 8005688:	429c      	cmp	r4, r3
 800568a:	d101      	bne.n	8005690 <_puts_r+0x5c>
 800568c:	68ac      	ldr	r4, [r5, #8]
 800568e:	e7e3      	b.n	8005658 <_puts_r+0x24>
 8005690:	4b15      	ldr	r3, [pc, #84]	; (80056e8 <_puts_r+0xb4>)
 8005692:	429c      	cmp	r4, r3
 8005694:	bf08      	it	eq
 8005696:	68ec      	ldreq	r4, [r5, #12]
 8005698:	e7de      	b.n	8005658 <_puts_r+0x24>
 800569a:	4621      	mov	r1, r4
 800569c:	4628      	mov	r0, r5
 800569e:	f000 f87f 	bl	80057a0 <__swsetup_r>
 80056a2:	2800      	cmp	r0, #0
 80056a4:	d0dd      	beq.n	8005662 <_puts_r+0x2e>
 80056a6:	f04f 30ff 	mov.w	r0, #4294967295
 80056aa:	bd70      	pop	{r4, r5, r6, pc}
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	da04      	bge.n	80056ba <_puts_r+0x86>
 80056b0:	69a2      	ldr	r2, [r4, #24]
 80056b2:	4293      	cmp	r3, r2
 80056b4:	db06      	blt.n	80056c4 <_puts_r+0x90>
 80056b6:	290a      	cmp	r1, #10
 80056b8:	d004      	beq.n	80056c4 <_puts_r+0x90>
 80056ba:	6823      	ldr	r3, [r4, #0]
 80056bc:	1c5a      	adds	r2, r3, #1
 80056be:	6022      	str	r2, [r4, #0]
 80056c0:	7019      	strb	r1, [r3, #0]
 80056c2:	e7cf      	b.n	8005664 <_puts_r+0x30>
 80056c4:	4622      	mov	r2, r4
 80056c6:	4628      	mov	r0, r5
 80056c8:	f000 f818 	bl	80056fc <__swbuf_r>
 80056cc:	3001      	adds	r0, #1
 80056ce:	d1c9      	bne.n	8005664 <_puts_r+0x30>
 80056d0:	e7e9      	b.n	80056a6 <_puts_r+0x72>
 80056d2:	6823      	ldr	r3, [r4, #0]
 80056d4:	200a      	movs	r0, #10
 80056d6:	1c5a      	adds	r2, r3, #1
 80056d8:	6022      	str	r2, [r4, #0]
 80056da:	7018      	strb	r0, [r3, #0]
 80056dc:	bd70      	pop	{r4, r5, r6, pc}
 80056de:	bf00      	nop
 80056e0:	08006790 	.word	0x08006790
 80056e4:	080067b0 	.word	0x080067b0
 80056e8:	08006770 	.word	0x08006770

080056ec <puts>:
 80056ec:	4b02      	ldr	r3, [pc, #8]	; (80056f8 <puts+0xc>)
 80056ee:	4601      	mov	r1, r0
 80056f0:	6818      	ldr	r0, [r3, #0]
 80056f2:	f7ff bf9f 	b.w	8005634 <_puts_r>
 80056f6:	bf00      	nop
 80056f8:	20000010 	.word	0x20000010

080056fc <__swbuf_r>:
 80056fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056fe:	460e      	mov	r6, r1
 8005700:	4614      	mov	r4, r2
 8005702:	4605      	mov	r5, r0
 8005704:	b118      	cbz	r0, 800570e <__swbuf_r+0x12>
 8005706:	6983      	ldr	r3, [r0, #24]
 8005708:	b90b      	cbnz	r3, 800570e <__swbuf_r+0x12>
 800570a:	f000 f9a9 	bl	8005a60 <__sinit>
 800570e:	4b21      	ldr	r3, [pc, #132]	; (8005794 <__swbuf_r+0x98>)
 8005710:	429c      	cmp	r4, r3
 8005712:	d12a      	bne.n	800576a <__swbuf_r+0x6e>
 8005714:	686c      	ldr	r4, [r5, #4]
 8005716:	69a3      	ldr	r3, [r4, #24]
 8005718:	60a3      	str	r3, [r4, #8]
 800571a:	89a3      	ldrh	r3, [r4, #12]
 800571c:	071a      	lsls	r2, r3, #28
 800571e:	d52e      	bpl.n	800577e <__swbuf_r+0x82>
 8005720:	6923      	ldr	r3, [r4, #16]
 8005722:	b363      	cbz	r3, 800577e <__swbuf_r+0x82>
 8005724:	6923      	ldr	r3, [r4, #16]
 8005726:	6820      	ldr	r0, [r4, #0]
 8005728:	1ac0      	subs	r0, r0, r3
 800572a:	6963      	ldr	r3, [r4, #20]
 800572c:	b2f6      	uxtb	r6, r6
 800572e:	4298      	cmp	r0, r3
 8005730:	4637      	mov	r7, r6
 8005732:	db04      	blt.n	800573e <__swbuf_r+0x42>
 8005734:	4621      	mov	r1, r4
 8005736:	4628      	mov	r0, r5
 8005738:	f000 f928 	bl	800598c <_fflush_r>
 800573c:	bb28      	cbnz	r0, 800578a <__swbuf_r+0x8e>
 800573e:	68a3      	ldr	r3, [r4, #8]
 8005740:	3b01      	subs	r3, #1
 8005742:	60a3      	str	r3, [r4, #8]
 8005744:	6823      	ldr	r3, [r4, #0]
 8005746:	1c5a      	adds	r2, r3, #1
 8005748:	6022      	str	r2, [r4, #0]
 800574a:	701e      	strb	r6, [r3, #0]
 800574c:	6963      	ldr	r3, [r4, #20]
 800574e:	3001      	adds	r0, #1
 8005750:	4298      	cmp	r0, r3
 8005752:	d004      	beq.n	800575e <__swbuf_r+0x62>
 8005754:	89a3      	ldrh	r3, [r4, #12]
 8005756:	07db      	lsls	r3, r3, #31
 8005758:	d519      	bpl.n	800578e <__swbuf_r+0x92>
 800575a:	2e0a      	cmp	r6, #10
 800575c:	d117      	bne.n	800578e <__swbuf_r+0x92>
 800575e:	4621      	mov	r1, r4
 8005760:	4628      	mov	r0, r5
 8005762:	f000 f913 	bl	800598c <_fflush_r>
 8005766:	b190      	cbz	r0, 800578e <__swbuf_r+0x92>
 8005768:	e00f      	b.n	800578a <__swbuf_r+0x8e>
 800576a:	4b0b      	ldr	r3, [pc, #44]	; (8005798 <__swbuf_r+0x9c>)
 800576c:	429c      	cmp	r4, r3
 800576e:	d101      	bne.n	8005774 <__swbuf_r+0x78>
 8005770:	68ac      	ldr	r4, [r5, #8]
 8005772:	e7d0      	b.n	8005716 <__swbuf_r+0x1a>
 8005774:	4b09      	ldr	r3, [pc, #36]	; (800579c <__swbuf_r+0xa0>)
 8005776:	429c      	cmp	r4, r3
 8005778:	bf08      	it	eq
 800577a:	68ec      	ldreq	r4, [r5, #12]
 800577c:	e7cb      	b.n	8005716 <__swbuf_r+0x1a>
 800577e:	4621      	mov	r1, r4
 8005780:	4628      	mov	r0, r5
 8005782:	f000 f80d 	bl	80057a0 <__swsetup_r>
 8005786:	2800      	cmp	r0, #0
 8005788:	d0cc      	beq.n	8005724 <__swbuf_r+0x28>
 800578a:	f04f 37ff 	mov.w	r7, #4294967295
 800578e:	4638      	mov	r0, r7
 8005790:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005792:	bf00      	nop
 8005794:	08006790 	.word	0x08006790
 8005798:	080067b0 	.word	0x080067b0
 800579c:	08006770 	.word	0x08006770

080057a0 <__swsetup_r>:
 80057a0:	4b32      	ldr	r3, [pc, #200]	; (800586c <__swsetup_r+0xcc>)
 80057a2:	b570      	push	{r4, r5, r6, lr}
 80057a4:	681d      	ldr	r5, [r3, #0]
 80057a6:	4606      	mov	r6, r0
 80057a8:	460c      	mov	r4, r1
 80057aa:	b125      	cbz	r5, 80057b6 <__swsetup_r+0x16>
 80057ac:	69ab      	ldr	r3, [r5, #24]
 80057ae:	b913      	cbnz	r3, 80057b6 <__swsetup_r+0x16>
 80057b0:	4628      	mov	r0, r5
 80057b2:	f000 f955 	bl	8005a60 <__sinit>
 80057b6:	4b2e      	ldr	r3, [pc, #184]	; (8005870 <__swsetup_r+0xd0>)
 80057b8:	429c      	cmp	r4, r3
 80057ba:	d10f      	bne.n	80057dc <__swsetup_r+0x3c>
 80057bc:	686c      	ldr	r4, [r5, #4]
 80057be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057c2:	b29a      	uxth	r2, r3
 80057c4:	0715      	lsls	r5, r2, #28
 80057c6:	d42c      	bmi.n	8005822 <__swsetup_r+0x82>
 80057c8:	06d0      	lsls	r0, r2, #27
 80057ca:	d411      	bmi.n	80057f0 <__swsetup_r+0x50>
 80057cc:	2209      	movs	r2, #9
 80057ce:	6032      	str	r2, [r6, #0]
 80057d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057d4:	81a3      	strh	r3, [r4, #12]
 80057d6:	f04f 30ff 	mov.w	r0, #4294967295
 80057da:	bd70      	pop	{r4, r5, r6, pc}
 80057dc:	4b25      	ldr	r3, [pc, #148]	; (8005874 <__swsetup_r+0xd4>)
 80057de:	429c      	cmp	r4, r3
 80057e0:	d101      	bne.n	80057e6 <__swsetup_r+0x46>
 80057e2:	68ac      	ldr	r4, [r5, #8]
 80057e4:	e7eb      	b.n	80057be <__swsetup_r+0x1e>
 80057e6:	4b24      	ldr	r3, [pc, #144]	; (8005878 <__swsetup_r+0xd8>)
 80057e8:	429c      	cmp	r4, r3
 80057ea:	bf08      	it	eq
 80057ec:	68ec      	ldreq	r4, [r5, #12]
 80057ee:	e7e6      	b.n	80057be <__swsetup_r+0x1e>
 80057f0:	0751      	lsls	r1, r2, #29
 80057f2:	d512      	bpl.n	800581a <__swsetup_r+0x7a>
 80057f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80057f6:	b141      	cbz	r1, 800580a <__swsetup_r+0x6a>
 80057f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80057fc:	4299      	cmp	r1, r3
 80057fe:	d002      	beq.n	8005806 <__swsetup_r+0x66>
 8005800:	4630      	mov	r0, r6
 8005802:	f000 fa1b 	bl	8005c3c <_free_r>
 8005806:	2300      	movs	r3, #0
 8005808:	6363      	str	r3, [r4, #52]	; 0x34
 800580a:	89a3      	ldrh	r3, [r4, #12]
 800580c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005810:	81a3      	strh	r3, [r4, #12]
 8005812:	2300      	movs	r3, #0
 8005814:	6063      	str	r3, [r4, #4]
 8005816:	6923      	ldr	r3, [r4, #16]
 8005818:	6023      	str	r3, [r4, #0]
 800581a:	89a3      	ldrh	r3, [r4, #12]
 800581c:	f043 0308 	orr.w	r3, r3, #8
 8005820:	81a3      	strh	r3, [r4, #12]
 8005822:	6923      	ldr	r3, [r4, #16]
 8005824:	b94b      	cbnz	r3, 800583a <__swsetup_r+0x9a>
 8005826:	89a3      	ldrh	r3, [r4, #12]
 8005828:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800582c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005830:	d003      	beq.n	800583a <__swsetup_r+0x9a>
 8005832:	4621      	mov	r1, r4
 8005834:	4630      	mov	r0, r6
 8005836:	f000 f9c1 	bl	8005bbc <__smakebuf_r>
 800583a:	89a2      	ldrh	r2, [r4, #12]
 800583c:	f012 0301 	ands.w	r3, r2, #1
 8005840:	d00c      	beq.n	800585c <__swsetup_r+0xbc>
 8005842:	2300      	movs	r3, #0
 8005844:	60a3      	str	r3, [r4, #8]
 8005846:	6963      	ldr	r3, [r4, #20]
 8005848:	425b      	negs	r3, r3
 800584a:	61a3      	str	r3, [r4, #24]
 800584c:	6923      	ldr	r3, [r4, #16]
 800584e:	b953      	cbnz	r3, 8005866 <__swsetup_r+0xc6>
 8005850:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005854:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005858:	d1ba      	bne.n	80057d0 <__swsetup_r+0x30>
 800585a:	bd70      	pop	{r4, r5, r6, pc}
 800585c:	0792      	lsls	r2, r2, #30
 800585e:	bf58      	it	pl
 8005860:	6963      	ldrpl	r3, [r4, #20]
 8005862:	60a3      	str	r3, [r4, #8]
 8005864:	e7f2      	b.n	800584c <__swsetup_r+0xac>
 8005866:	2000      	movs	r0, #0
 8005868:	e7f7      	b.n	800585a <__swsetup_r+0xba>
 800586a:	bf00      	nop
 800586c:	20000010 	.word	0x20000010
 8005870:	08006790 	.word	0x08006790
 8005874:	080067b0 	.word	0x080067b0
 8005878:	08006770 	.word	0x08006770

0800587c <__sflush_r>:
 800587c:	898a      	ldrh	r2, [r1, #12]
 800587e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005882:	4605      	mov	r5, r0
 8005884:	0710      	lsls	r0, r2, #28
 8005886:	460c      	mov	r4, r1
 8005888:	d45a      	bmi.n	8005940 <__sflush_r+0xc4>
 800588a:	684b      	ldr	r3, [r1, #4]
 800588c:	2b00      	cmp	r3, #0
 800588e:	dc05      	bgt.n	800589c <__sflush_r+0x20>
 8005890:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005892:	2b00      	cmp	r3, #0
 8005894:	dc02      	bgt.n	800589c <__sflush_r+0x20>
 8005896:	2000      	movs	r0, #0
 8005898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800589c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800589e:	2e00      	cmp	r6, #0
 80058a0:	d0f9      	beq.n	8005896 <__sflush_r+0x1a>
 80058a2:	2300      	movs	r3, #0
 80058a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80058a8:	682f      	ldr	r7, [r5, #0]
 80058aa:	602b      	str	r3, [r5, #0]
 80058ac:	d033      	beq.n	8005916 <__sflush_r+0x9a>
 80058ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80058b0:	89a3      	ldrh	r3, [r4, #12]
 80058b2:	075a      	lsls	r2, r3, #29
 80058b4:	d505      	bpl.n	80058c2 <__sflush_r+0x46>
 80058b6:	6863      	ldr	r3, [r4, #4]
 80058b8:	1ac0      	subs	r0, r0, r3
 80058ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80058bc:	b10b      	cbz	r3, 80058c2 <__sflush_r+0x46>
 80058be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80058c0:	1ac0      	subs	r0, r0, r3
 80058c2:	2300      	movs	r3, #0
 80058c4:	4602      	mov	r2, r0
 80058c6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80058c8:	6a21      	ldr	r1, [r4, #32]
 80058ca:	4628      	mov	r0, r5
 80058cc:	47b0      	blx	r6
 80058ce:	1c43      	adds	r3, r0, #1
 80058d0:	89a3      	ldrh	r3, [r4, #12]
 80058d2:	d106      	bne.n	80058e2 <__sflush_r+0x66>
 80058d4:	6829      	ldr	r1, [r5, #0]
 80058d6:	291d      	cmp	r1, #29
 80058d8:	d84b      	bhi.n	8005972 <__sflush_r+0xf6>
 80058da:	4a2b      	ldr	r2, [pc, #172]	; (8005988 <__sflush_r+0x10c>)
 80058dc:	40ca      	lsrs	r2, r1
 80058de:	07d6      	lsls	r6, r2, #31
 80058e0:	d547      	bpl.n	8005972 <__sflush_r+0xf6>
 80058e2:	2200      	movs	r2, #0
 80058e4:	6062      	str	r2, [r4, #4]
 80058e6:	04d9      	lsls	r1, r3, #19
 80058e8:	6922      	ldr	r2, [r4, #16]
 80058ea:	6022      	str	r2, [r4, #0]
 80058ec:	d504      	bpl.n	80058f8 <__sflush_r+0x7c>
 80058ee:	1c42      	adds	r2, r0, #1
 80058f0:	d101      	bne.n	80058f6 <__sflush_r+0x7a>
 80058f2:	682b      	ldr	r3, [r5, #0]
 80058f4:	b903      	cbnz	r3, 80058f8 <__sflush_r+0x7c>
 80058f6:	6560      	str	r0, [r4, #84]	; 0x54
 80058f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058fa:	602f      	str	r7, [r5, #0]
 80058fc:	2900      	cmp	r1, #0
 80058fe:	d0ca      	beq.n	8005896 <__sflush_r+0x1a>
 8005900:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005904:	4299      	cmp	r1, r3
 8005906:	d002      	beq.n	800590e <__sflush_r+0x92>
 8005908:	4628      	mov	r0, r5
 800590a:	f000 f997 	bl	8005c3c <_free_r>
 800590e:	2000      	movs	r0, #0
 8005910:	6360      	str	r0, [r4, #52]	; 0x34
 8005912:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005916:	6a21      	ldr	r1, [r4, #32]
 8005918:	2301      	movs	r3, #1
 800591a:	4628      	mov	r0, r5
 800591c:	47b0      	blx	r6
 800591e:	1c41      	adds	r1, r0, #1
 8005920:	d1c6      	bne.n	80058b0 <__sflush_r+0x34>
 8005922:	682b      	ldr	r3, [r5, #0]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d0c3      	beq.n	80058b0 <__sflush_r+0x34>
 8005928:	2b1d      	cmp	r3, #29
 800592a:	d001      	beq.n	8005930 <__sflush_r+0xb4>
 800592c:	2b16      	cmp	r3, #22
 800592e:	d101      	bne.n	8005934 <__sflush_r+0xb8>
 8005930:	602f      	str	r7, [r5, #0]
 8005932:	e7b0      	b.n	8005896 <__sflush_r+0x1a>
 8005934:	89a3      	ldrh	r3, [r4, #12]
 8005936:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800593a:	81a3      	strh	r3, [r4, #12]
 800593c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005940:	690f      	ldr	r7, [r1, #16]
 8005942:	2f00      	cmp	r7, #0
 8005944:	d0a7      	beq.n	8005896 <__sflush_r+0x1a>
 8005946:	0793      	lsls	r3, r2, #30
 8005948:	680e      	ldr	r6, [r1, #0]
 800594a:	bf08      	it	eq
 800594c:	694b      	ldreq	r3, [r1, #20]
 800594e:	600f      	str	r7, [r1, #0]
 8005950:	bf18      	it	ne
 8005952:	2300      	movne	r3, #0
 8005954:	eba6 0807 	sub.w	r8, r6, r7
 8005958:	608b      	str	r3, [r1, #8]
 800595a:	f1b8 0f00 	cmp.w	r8, #0
 800595e:	dd9a      	ble.n	8005896 <__sflush_r+0x1a>
 8005960:	4643      	mov	r3, r8
 8005962:	463a      	mov	r2, r7
 8005964:	6a21      	ldr	r1, [r4, #32]
 8005966:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005968:	4628      	mov	r0, r5
 800596a:	47b0      	blx	r6
 800596c:	2800      	cmp	r0, #0
 800596e:	dc07      	bgt.n	8005980 <__sflush_r+0x104>
 8005970:	89a3      	ldrh	r3, [r4, #12]
 8005972:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005976:	81a3      	strh	r3, [r4, #12]
 8005978:	f04f 30ff 	mov.w	r0, #4294967295
 800597c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005980:	4407      	add	r7, r0
 8005982:	eba8 0800 	sub.w	r8, r8, r0
 8005986:	e7e8      	b.n	800595a <__sflush_r+0xde>
 8005988:	20400001 	.word	0x20400001

0800598c <_fflush_r>:
 800598c:	b538      	push	{r3, r4, r5, lr}
 800598e:	690b      	ldr	r3, [r1, #16]
 8005990:	4605      	mov	r5, r0
 8005992:	460c      	mov	r4, r1
 8005994:	b1db      	cbz	r3, 80059ce <_fflush_r+0x42>
 8005996:	b118      	cbz	r0, 80059a0 <_fflush_r+0x14>
 8005998:	6983      	ldr	r3, [r0, #24]
 800599a:	b90b      	cbnz	r3, 80059a0 <_fflush_r+0x14>
 800599c:	f000 f860 	bl	8005a60 <__sinit>
 80059a0:	4b0c      	ldr	r3, [pc, #48]	; (80059d4 <_fflush_r+0x48>)
 80059a2:	429c      	cmp	r4, r3
 80059a4:	d109      	bne.n	80059ba <_fflush_r+0x2e>
 80059a6:	686c      	ldr	r4, [r5, #4]
 80059a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059ac:	b17b      	cbz	r3, 80059ce <_fflush_r+0x42>
 80059ae:	4621      	mov	r1, r4
 80059b0:	4628      	mov	r0, r5
 80059b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80059b6:	f7ff bf61 	b.w	800587c <__sflush_r>
 80059ba:	4b07      	ldr	r3, [pc, #28]	; (80059d8 <_fflush_r+0x4c>)
 80059bc:	429c      	cmp	r4, r3
 80059be:	d101      	bne.n	80059c4 <_fflush_r+0x38>
 80059c0:	68ac      	ldr	r4, [r5, #8]
 80059c2:	e7f1      	b.n	80059a8 <_fflush_r+0x1c>
 80059c4:	4b05      	ldr	r3, [pc, #20]	; (80059dc <_fflush_r+0x50>)
 80059c6:	429c      	cmp	r4, r3
 80059c8:	bf08      	it	eq
 80059ca:	68ec      	ldreq	r4, [r5, #12]
 80059cc:	e7ec      	b.n	80059a8 <_fflush_r+0x1c>
 80059ce:	2000      	movs	r0, #0
 80059d0:	bd38      	pop	{r3, r4, r5, pc}
 80059d2:	bf00      	nop
 80059d4:	08006790 	.word	0x08006790
 80059d8:	080067b0 	.word	0x080067b0
 80059dc:	08006770 	.word	0x08006770

080059e0 <_cleanup_r>:
 80059e0:	4901      	ldr	r1, [pc, #4]	; (80059e8 <_cleanup_r+0x8>)
 80059e2:	f000 b8a9 	b.w	8005b38 <_fwalk_reent>
 80059e6:	bf00      	nop
 80059e8:	0800598d 	.word	0x0800598d

080059ec <std.isra.0>:
 80059ec:	2300      	movs	r3, #0
 80059ee:	b510      	push	{r4, lr}
 80059f0:	4604      	mov	r4, r0
 80059f2:	6003      	str	r3, [r0, #0]
 80059f4:	6043      	str	r3, [r0, #4]
 80059f6:	6083      	str	r3, [r0, #8]
 80059f8:	8181      	strh	r1, [r0, #12]
 80059fa:	6643      	str	r3, [r0, #100]	; 0x64
 80059fc:	81c2      	strh	r2, [r0, #14]
 80059fe:	6103      	str	r3, [r0, #16]
 8005a00:	6143      	str	r3, [r0, #20]
 8005a02:	6183      	str	r3, [r0, #24]
 8005a04:	4619      	mov	r1, r3
 8005a06:	2208      	movs	r2, #8
 8005a08:	305c      	adds	r0, #92	; 0x5c
 8005a0a:	f7ff fdf2 	bl	80055f2 <memset>
 8005a0e:	4b05      	ldr	r3, [pc, #20]	; (8005a24 <std.isra.0+0x38>)
 8005a10:	6263      	str	r3, [r4, #36]	; 0x24
 8005a12:	4b05      	ldr	r3, [pc, #20]	; (8005a28 <std.isra.0+0x3c>)
 8005a14:	62a3      	str	r3, [r4, #40]	; 0x28
 8005a16:	4b05      	ldr	r3, [pc, #20]	; (8005a2c <std.isra.0+0x40>)
 8005a18:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005a1a:	4b05      	ldr	r3, [pc, #20]	; (8005a30 <std.isra.0+0x44>)
 8005a1c:	6224      	str	r4, [r4, #32]
 8005a1e:	6323      	str	r3, [r4, #48]	; 0x30
 8005a20:	bd10      	pop	{r4, pc}
 8005a22:	bf00      	nop
 8005a24:	08006361 	.word	0x08006361
 8005a28:	08006383 	.word	0x08006383
 8005a2c:	080063bb 	.word	0x080063bb
 8005a30:	080063df 	.word	0x080063df

08005a34 <__sfmoreglue>:
 8005a34:	b570      	push	{r4, r5, r6, lr}
 8005a36:	1e4a      	subs	r2, r1, #1
 8005a38:	2568      	movs	r5, #104	; 0x68
 8005a3a:	4355      	muls	r5, r2
 8005a3c:	460e      	mov	r6, r1
 8005a3e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005a42:	f000 f949 	bl	8005cd8 <_malloc_r>
 8005a46:	4604      	mov	r4, r0
 8005a48:	b140      	cbz	r0, 8005a5c <__sfmoreglue+0x28>
 8005a4a:	2100      	movs	r1, #0
 8005a4c:	e880 0042 	stmia.w	r0, {r1, r6}
 8005a50:	300c      	adds	r0, #12
 8005a52:	60a0      	str	r0, [r4, #8]
 8005a54:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005a58:	f7ff fdcb 	bl	80055f2 <memset>
 8005a5c:	4620      	mov	r0, r4
 8005a5e:	bd70      	pop	{r4, r5, r6, pc}

08005a60 <__sinit>:
 8005a60:	6983      	ldr	r3, [r0, #24]
 8005a62:	b510      	push	{r4, lr}
 8005a64:	4604      	mov	r4, r0
 8005a66:	bb33      	cbnz	r3, 8005ab6 <__sinit+0x56>
 8005a68:	6483      	str	r3, [r0, #72]	; 0x48
 8005a6a:	64c3      	str	r3, [r0, #76]	; 0x4c
 8005a6c:	6503      	str	r3, [r0, #80]	; 0x50
 8005a6e:	4b12      	ldr	r3, [pc, #72]	; (8005ab8 <__sinit+0x58>)
 8005a70:	4a12      	ldr	r2, [pc, #72]	; (8005abc <__sinit+0x5c>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	6282      	str	r2, [r0, #40]	; 0x28
 8005a76:	4298      	cmp	r0, r3
 8005a78:	bf04      	itt	eq
 8005a7a:	2301      	moveq	r3, #1
 8005a7c:	6183      	streq	r3, [r0, #24]
 8005a7e:	f000 f81f 	bl	8005ac0 <__sfp>
 8005a82:	6060      	str	r0, [r4, #4]
 8005a84:	4620      	mov	r0, r4
 8005a86:	f000 f81b 	bl	8005ac0 <__sfp>
 8005a8a:	60a0      	str	r0, [r4, #8]
 8005a8c:	4620      	mov	r0, r4
 8005a8e:	f000 f817 	bl	8005ac0 <__sfp>
 8005a92:	2200      	movs	r2, #0
 8005a94:	60e0      	str	r0, [r4, #12]
 8005a96:	2104      	movs	r1, #4
 8005a98:	6860      	ldr	r0, [r4, #4]
 8005a9a:	f7ff ffa7 	bl	80059ec <std.isra.0>
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	2109      	movs	r1, #9
 8005aa2:	68a0      	ldr	r0, [r4, #8]
 8005aa4:	f7ff ffa2 	bl	80059ec <std.isra.0>
 8005aa8:	2202      	movs	r2, #2
 8005aaa:	2112      	movs	r1, #18
 8005aac:	68e0      	ldr	r0, [r4, #12]
 8005aae:	f7ff ff9d 	bl	80059ec <std.isra.0>
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	61a3      	str	r3, [r4, #24]
 8005ab6:	bd10      	pop	{r4, pc}
 8005ab8:	0800676c 	.word	0x0800676c
 8005abc:	080059e1 	.word	0x080059e1

08005ac0 <__sfp>:
 8005ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ac2:	4b1c      	ldr	r3, [pc, #112]	; (8005b34 <__sfp+0x74>)
 8005ac4:	681e      	ldr	r6, [r3, #0]
 8005ac6:	69b3      	ldr	r3, [r6, #24]
 8005ac8:	4607      	mov	r7, r0
 8005aca:	b913      	cbnz	r3, 8005ad2 <__sfp+0x12>
 8005acc:	4630      	mov	r0, r6
 8005ace:	f7ff ffc7 	bl	8005a60 <__sinit>
 8005ad2:	3648      	adds	r6, #72	; 0x48
 8005ad4:	68b4      	ldr	r4, [r6, #8]
 8005ad6:	6873      	ldr	r3, [r6, #4]
 8005ad8:	3b01      	subs	r3, #1
 8005ada:	d503      	bpl.n	8005ae4 <__sfp+0x24>
 8005adc:	6833      	ldr	r3, [r6, #0]
 8005ade:	b133      	cbz	r3, 8005aee <__sfp+0x2e>
 8005ae0:	6836      	ldr	r6, [r6, #0]
 8005ae2:	e7f7      	b.n	8005ad4 <__sfp+0x14>
 8005ae4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005ae8:	b16d      	cbz	r5, 8005b06 <__sfp+0x46>
 8005aea:	3468      	adds	r4, #104	; 0x68
 8005aec:	e7f4      	b.n	8005ad8 <__sfp+0x18>
 8005aee:	2104      	movs	r1, #4
 8005af0:	4638      	mov	r0, r7
 8005af2:	f7ff ff9f 	bl	8005a34 <__sfmoreglue>
 8005af6:	6030      	str	r0, [r6, #0]
 8005af8:	2800      	cmp	r0, #0
 8005afa:	d1f1      	bne.n	8005ae0 <__sfp+0x20>
 8005afc:	230c      	movs	r3, #12
 8005afe:	603b      	str	r3, [r7, #0]
 8005b00:	4604      	mov	r4, r0
 8005b02:	4620      	mov	r0, r4
 8005b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005b0a:	81e3      	strh	r3, [r4, #14]
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	81a3      	strh	r3, [r4, #12]
 8005b10:	6665      	str	r5, [r4, #100]	; 0x64
 8005b12:	6025      	str	r5, [r4, #0]
 8005b14:	60a5      	str	r5, [r4, #8]
 8005b16:	6065      	str	r5, [r4, #4]
 8005b18:	6125      	str	r5, [r4, #16]
 8005b1a:	6165      	str	r5, [r4, #20]
 8005b1c:	61a5      	str	r5, [r4, #24]
 8005b1e:	2208      	movs	r2, #8
 8005b20:	4629      	mov	r1, r5
 8005b22:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005b26:	f7ff fd64 	bl	80055f2 <memset>
 8005b2a:	6365      	str	r5, [r4, #52]	; 0x34
 8005b2c:	63a5      	str	r5, [r4, #56]	; 0x38
 8005b2e:	64a5      	str	r5, [r4, #72]	; 0x48
 8005b30:	64e5      	str	r5, [r4, #76]	; 0x4c
 8005b32:	e7e6      	b.n	8005b02 <__sfp+0x42>
 8005b34:	0800676c 	.word	0x0800676c

08005b38 <_fwalk_reent>:
 8005b38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b3c:	4680      	mov	r8, r0
 8005b3e:	4689      	mov	r9, r1
 8005b40:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005b44:	2600      	movs	r6, #0
 8005b46:	b914      	cbnz	r4, 8005b4e <_fwalk_reent+0x16>
 8005b48:	4630      	mov	r0, r6
 8005b4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b4e:	68a5      	ldr	r5, [r4, #8]
 8005b50:	6867      	ldr	r7, [r4, #4]
 8005b52:	3f01      	subs	r7, #1
 8005b54:	d501      	bpl.n	8005b5a <_fwalk_reent+0x22>
 8005b56:	6824      	ldr	r4, [r4, #0]
 8005b58:	e7f5      	b.n	8005b46 <_fwalk_reent+0xe>
 8005b5a:	89ab      	ldrh	r3, [r5, #12]
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d907      	bls.n	8005b70 <_fwalk_reent+0x38>
 8005b60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b64:	3301      	adds	r3, #1
 8005b66:	d003      	beq.n	8005b70 <_fwalk_reent+0x38>
 8005b68:	4629      	mov	r1, r5
 8005b6a:	4640      	mov	r0, r8
 8005b6c:	47c8      	blx	r9
 8005b6e:	4306      	orrs	r6, r0
 8005b70:	3568      	adds	r5, #104	; 0x68
 8005b72:	e7ee      	b.n	8005b52 <_fwalk_reent+0x1a>

08005b74 <__swhatbuf_r>:
 8005b74:	b570      	push	{r4, r5, r6, lr}
 8005b76:	460e      	mov	r6, r1
 8005b78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b7c:	2900      	cmp	r1, #0
 8005b7e:	b090      	sub	sp, #64	; 0x40
 8005b80:	4614      	mov	r4, r2
 8005b82:	461d      	mov	r5, r3
 8005b84:	da07      	bge.n	8005b96 <__swhatbuf_r+0x22>
 8005b86:	2300      	movs	r3, #0
 8005b88:	602b      	str	r3, [r5, #0]
 8005b8a:	89b3      	ldrh	r3, [r6, #12]
 8005b8c:	061a      	lsls	r2, r3, #24
 8005b8e:	d410      	bmi.n	8005bb2 <__swhatbuf_r+0x3e>
 8005b90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b94:	e00e      	b.n	8005bb4 <__swhatbuf_r+0x40>
 8005b96:	aa01      	add	r2, sp, #4
 8005b98:	f000 fc48 	bl	800642c <_fstat_r>
 8005b9c:	2800      	cmp	r0, #0
 8005b9e:	dbf2      	blt.n	8005b86 <__swhatbuf_r+0x12>
 8005ba0:	9a02      	ldr	r2, [sp, #8]
 8005ba2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005ba6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005baa:	425a      	negs	r2, r3
 8005bac:	415a      	adcs	r2, r3
 8005bae:	602a      	str	r2, [r5, #0]
 8005bb0:	e7ee      	b.n	8005b90 <__swhatbuf_r+0x1c>
 8005bb2:	2340      	movs	r3, #64	; 0x40
 8005bb4:	2000      	movs	r0, #0
 8005bb6:	6023      	str	r3, [r4, #0]
 8005bb8:	b010      	add	sp, #64	; 0x40
 8005bba:	bd70      	pop	{r4, r5, r6, pc}

08005bbc <__smakebuf_r>:
 8005bbc:	898b      	ldrh	r3, [r1, #12]
 8005bbe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005bc0:	079d      	lsls	r5, r3, #30
 8005bc2:	4606      	mov	r6, r0
 8005bc4:	460c      	mov	r4, r1
 8005bc6:	d507      	bpl.n	8005bd8 <__smakebuf_r+0x1c>
 8005bc8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005bcc:	6023      	str	r3, [r4, #0]
 8005bce:	6123      	str	r3, [r4, #16]
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	6163      	str	r3, [r4, #20]
 8005bd4:	b002      	add	sp, #8
 8005bd6:	bd70      	pop	{r4, r5, r6, pc}
 8005bd8:	ab01      	add	r3, sp, #4
 8005bda:	466a      	mov	r2, sp
 8005bdc:	f7ff ffca 	bl	8005b74 <__swhatbuf_r>
 8005be0:	9900      	ldr	r1, [sp, #0]
 8005be2:	4605      	mov	r5, r0
 8005be4:	4630      	mov	r0, r6
 8005be6:	f000 f877 	bl	8005cd8 <_malloc_r>
 8005bea:	b948      	cbnz	r0, 8005c00 <__smakebuf_r+0x44>
 8005bec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bf0:	059a      	lsls	r2, r3, #22
 8005bf2:	d4ef      	bmi.n	8005bd4 <__smakebuf_r+0x18>
 8005bf4:	f023 0303 	bic.w	r3, r3, #3
 8005bf8:	f043 0302 	orr.w	r3, r3, #2
 8005bfc:	81a3      	strh	r3, [r4, #12]
 8005bfe:	e7e3      	b.n	8005bc8 <__smakebuf_r+0xc>
 8005c00:	4b0d      	ldr	r3, [pc, #52]	; (8005c38 <__smakebuf_r+0x7c>)
 8005c02:	62b3      	str	r3, [r6, #40]	; 0x28
 8005c04:	89a3      	ldrh	r3, [r4, #12]
 8005c06:	6020      	str	r0, [r4, #0]
 8005c08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c0c:	81a3      	strh	r3, [r4, #12]
 8005c0e:	9b00      	ldr	r3, [sp, #0]
 8005c10:	6163      	str	r3, [r4, #20]
 8005c12:	9b01      	ldr	r3, [sp, #4]
 8005c14:	6120      	str	r0, [r4, #16]
 8005c16:	b15b      	cbz	r3, 8005c30 <__smakebuf_r+0x74>
 8005c18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c1c:	4630      	mov	r0, r6
 8005c1e:	f000 fc17 	bl	8006450 <_isatty_r>
 8005c22:	b128      	cbz	r0, 8005c30 <__smakebuf_r+0x74>
 8005c24:	89a3      	ldrh	r3, [r4, #12]
 8005c26:	f023 0303 	bic.w	r3, r3, #3
 8005c2a:	f043 0301 	orr.w	r3, r3, #1
 8005c2e:	81a3      	strh	r3, [r4, #12]
 8005c30:	89a3      	ldrh	r3, [r4, #12]
 8005c32:	431d      	orrs	r5, r3
 8005c34:	81a5      	strh	r5, [r4, #12]
 8005c36:	e7cd      	b.n	8005bd4 <__smakebuf_r+0x18>
 8005c38:	080059e1 	.word	0x080059e1

08005c3c <_free_r>:
 8005c3c:	b538      	push	{r3, r4, r5, lr}
 8005c3e:	4605      	mov	r5, r0
 8005c40:	2900      	cmp	r1, #0
 8005c42:	d045      	beq.n	8005cd0 <_free_r+0x94>
 8005c44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c48:	1f0c      	subs	r4, r1, #4
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	bfb8      	it	lt
 8005c4e:	18e4      	addlt	r4, r4, r3
 8005c50:	f000 fc20 	bl	8006494 <__malloc_lock>
 8005c54:	4a1f      	ldr	r2, [pc, #124]	; (8005cd4 <_free_r+0x98>)
 8005c56:	6813      	ldr	r3, [r2, #0]
 8005c58:	4610      	mov	r0, r2
 8005c5a:	b933      	cbnz	r3, 8005c6a <_free_r+0x2e>
 8005c5c:	6063      	str	r3, [r4, #4]
 8005c5e:	6014      	str	r4, [r2, #0]
 8005c60:	4628      	mov	r0, r5
 8005c62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c66:	f000 bc16 	b.w	8006496 <__malloc_unlock>
 8005c6a:	42a3      	cmp	r3, r4
 8005c6c:	d90c      	bls.n	8005c88 <_free_r+0x4c>
 8005c6e:	6821      	ldr	r1, [r4, #0]
 8005c70:	1862      	adds	r2, r4, r1
 8005c72:	4293      	cmp	r3, r2
 8005c74:	bf04      	itt	eq
 8005c76:	681a      	ldreq	r2, [r3, #0]
 8005c78:	685b      	ldreq	r3, [r3, #4]
 8005c7a:	6063      	str	r3, [r4, #4]
 8005c7c:	bf04      	itt	eq
 8005c7e:	1852      	addeq	r2, r2, r1
 8005c80:	6022      	streq	r2, [r4, #0]
 8005c82:	6004      	str	r4, [r0, #0]
 8005c84:	e7ec      	b.n	8005c60 <_free_r+0x24>
 8005c86:	4613      	mov	r3, r2
 8005c88:	685a      	ldr	r2, [r3, #4]
 8005c8a:	b10a      	cbz	r2, 8005c90 <_free_r+0x54>
 8005c8c:	42a2      	cmp	r2, r4
 8005c8e:	d9fa      	bls.n	8005c86 <_free_r+0x4a>
 8005c90:	6819      	ldr	r1, [r3, #0]
 8005c92:	1858      	adds	r0, r3, r1
 8005c94:	42a0      	cmp	r0, r4
 8005c96:	d10b      	bne.n	8005cb0 <_free_r+0x74>
 8005c98:	6820      	ldr	r0, [r4, #0]
 8005c9a:	4401      	add	r1, r0
 8005c9c:	1858      	adds	r0, r3, r1
 8005c9e:	4282      	cmp	r2, r0
 8005ca0:	6019      	str	r1, [r3, #0]
 8005ca2:	d1dd      	bne.n	8005c60 <_free_r+0x24>
 8005ca4:	6810      	ldr	r0, [r2, #0]
 8005ca6:	6852      	ldr	r2, [r2, #4]
 8005ca8:	605a      	str	r2, [r3, #4]
 8005caa:	4401      	add	r1, r0
 8005cac:	6019      	str	r1, [r3, #0]
 8005cae:	e7d7      	b.n	8005c60 <_free_r+0x24>
 8005cb0:	d902      	bls.n	8005cb8 <_free_r+0x7c>
 8005cb2:	230c      	movs	r3, #12
 8005cb4:	602b      	str	r3, [r5, #0]
 8005cb6:	e7d3      	b.n	8005c60 <_free_r+0x24>
 8005cb8:	6820      	ldr	r0, [r4, #0]
 8005cba:	1821      	adds	r1, r4, r0
 8005cbc:	428a      	cmp	r2, r1
 8005cbe:	bf04      	itt	eq
 8005cc0:	6811      	ldreq	r1, [r2, #0]
 8005cc2:	6852      	ldreq	r2, [r2, #4]
 8005cc4:	6062      	str	r2, [r4, #4]
 8005cc6:	bf04      	itt	eq
 8005cc8:	1809      	addeq	r1, r1, r0
 8005cca:	6021      	streq	r1, [r4, #0]
 8005ccc:	605c      	str	r4, [r3, #4]
 8005cce:	e7c7      	b.n	8005c60 <_free_r+0x24>
 8005cd0:	bd38      	pop	{r3, r4, r5, pc}
 8005cd2:	bf00      	nop
 8005cd4:	200001d4 	.word	0x200001d4

08005cd8 <_malloc_r>:
 8005cd8:	b570      	push	{r4, r5, r6, lr}
 8005cda:	1ccd      	adds	r5, r1, #3
 8005cdc:	f025 0503 	bic.w	r5, r5, #3
 8005ce0:	3508      	adds	r5, #8
 8005ce2:	2d0c      	cmp	r5, #12
 8005ce4:	bf38      	it	cc
 8005ce6:	250c      	movcc	r5, #12
 8005ce8:	2d00      	cmp	r5, #0
 8005cea:	4606      	mov	r6, r0
 8005cec:	db01      	blt.n	8005cf2 <_malloc_r+0x1a>
 8005cee:	42a9      	cmp	r1, r5
 8005cf0:	d903      	bls.n	8005cfa <_malloc_r+0x22>
 8005cf2:	230c      	movs	r3, #12
 8005cf4:	6033      	str	r3, [r6, #0]
 8005cf6:	2000      	movs	r0, #0
 8005cf8:	bd70      	pop	{r4, r5, r6, pc}
 8005cfa:	f000 fbcb 	bl	8006494 <__malloc_lock>
 8005cfe:	4a23      	ldr	r2, [pc, #140]	; (8005d8c <_malloc_r+0xb4>)
 8005d00:	6814      	ldr	r4, [r2, #0]
 8005d02:	4621      	mov	r1, r4
 8005d04:	b991      	cbnz	r1, 8005d2c <_malloc_r+0x54>
 8005d06:	4c22      	ldr	r4, [pc, #136]	; (8005d90 <_malloc_r+0xb8>)
 8005d08:	6823      	ldr	r3, [r4, #0]
 8005d0a:	b91b      	cbnz	r3, 8005d14 <_malloc_r+0x3c>
 8005d0c:	4630      	mov	r0, r6
 8005d0e:	f000 fb17 	bl	8006340 <_sbrk_r>
 8005d12:	6020      	str	r0, [r4, #0]
 8005d14:	4629      	mov	r1, r5
 8005d16:	4630      	mov	r0, r6
 8005d18:	f000 fb12 	bl	8006340 <_sbrk_r>
 8005d1c:	1c43      	adds	r3, r0, #1
 8005d1e:	d126      	bne.n	8005d6e <_malloc_r+0x96>
 8005d20:	230c      	movs	r3, #12
 8005d22:	6033      	str	r3, [r6, #0]
 8005d24:	4630      	mov	r0, r6
 8005d26:	f000 fbb6 	bl	8006496 <__malloc_unlock>
 8005d2a:	e7e4      	b.n	8005cf6 <_malloc_r+0x1e>
 8005d2c:	680b      	ldr	r3, [r1, #0]
 8005d2e:	1b5b      	subs	r3, r3, r5
 8005d30:	d41a      	bmi.n	8005d68 <_malloc_r+0x90>
 8005d32:	2b0b      	cmp	r3, #11
 8005d34:	d90f      	bls.n	8005d56 <_malloc_r+0x7e>
 8005d36:	600b      	str	r3, [r1, #0]
 8005d38:	50cd      	str	r5, [r1, r3]
 8005d3a:	18cc      	adds	r4, r1, r3
 8005d3c:	4630      	mov	r0, r6
 8005d3e:	f000 fbaa 	bl	8006496 <__malloc_unlock>
 8005d42:	f104 000b 	add.w	r0, r4, #11
 8005d46:	1d23      	adds	r3, r4, #4
 8005d48:	f020 0007 	bic.w	r0, r0, #7
 8005d4c:	1ac3      	subs	r3, r0, r3
 8005d4e:	d01b      	beq.n	8005d88 <_malloc_r+0xb0>
 8005d50:	425a      	negs	r2, r3
 8005d52:	50e2      	str	r2, [r4, r3]
 8005d54:	bd70      	pop	{r4, r5, r6, pc}
 8005d56:	428c      	cmp	r4, r1
 8005d58:	bf0d      	iteet	eq
 8005d5a:	6863      	ldreq	r3, [r4, #4]
 8005d5c:	684b      	ldrne	r3, [r1, #4]
 8005d5e:	6063      	strne	r3, [r4, #4]
 8005d60:	6013      	streq	r3, [r2, #0]
 8005d62:	bf18      	it	ne
 8005d64:	460c      	movne	r4, r1
 8005d66:	e7e9      	b.n	8005d3c <_malloc_r+0x64>
 8005d68:	460c      	mov	r4, r1
 8005d6a:	6849      	ldr	r1, [r1, #4]
 8005d6c:	e7ca      	b.n	8005d04 <_malloc_r+0x2c>
 8005d6e:	1cc4      	adds	r4, r0, #3
 8005d70:	f024 0403 	bic.w	r4, r4, #3
 8005d74:	42a0      	cmp	r0, r4
 8005d76:	d005      	beq.n	8005d84 <_malloc_r+0xac>
 8005d78:	1a21      	subs	r1, r4, r0
 8005d7a:	4630      	mov	r0, r6
 8005d7c:	f000 fae0 	bl	8006340 <_sbrk_r>
 8005d80:	3001      	adds	r0, #1
 8005d82:	d0cd      	beq.n	8005d20 <_malloc_r+0x48>
 8005d84:	6025      	str	r5, [r4, #0]
 8005d86:	e7d9      	b.n	8005d3c <_malloc_r+0x64>
 8005d88:	bd70      	pop	{r4, r5, r6, pc}
 8005d8a:	bf00      	nop
 8005d8c:	200001d4 	.word	0x200001d4
 8005d90:	200001d8 	.word	0x200001d8

08005d94 <__sfputc_r>:
 8005d94:	6893      	ldr	r3, [r2, #8]
 8005d96:	3b01      	subs	r3, #1
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	b410      	push	{r4}
 8005d9c:	6093      	str	r3, [r2, #8]
 8005d9e:	da09      	bge.n	8005db4 <__sfputc_r+0x20>
 8005da0:	6994      	ldr	r4, [r2, #24]
 8005da2:	42a3      	cmp	r3, r4
 8005da4:	db02      	blt.n	8005dac <__sfputc_r+0x18>
 8005da6:	b2cb      	uxtb	r3, r1
 8005da8:	2b0a      	cmp	r3, #10
 8005daa:	d103      	bne.n	8005db4 <__sfputc_r+0x20>
 8005dac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005db0:	f7ff bca4 	b.w	80056fc <__swbuf_r>
 8005db4:	6813      	ldr	r3, [r2, #0]
 8005db6:	1c58      	adds	r0, r3, #1
 8005db8:	6010      	str	r0, [r2, #0]
 8005dba:	7019      	strb	r1, [r3, #0]
 8005dbc:	b2c8      	uxtb	r0, r1
 8005dbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005dc2:	4770      	bx	lr

08005dc4 <__sfputs_r>:
 8005dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dc6:	4606      	mov	r6, r0
 8005dc8:	460f      	mov	r7, r1
 8005dca:	4614      	mov	r4, r2
 8005dcc:	18d5      	adds	r5, r2, r3
 8005dce:	42ac      	cmp	r4, r5
 8005dd0:	d101      	bne.n	8005dd6 <__sfputs_r+0x12>
 8005dd2:	2000      	movs	r0, #0
 8005dd4:	e007      	b.n	8005de6 <__sfputs_r+0x22>
 8005dd6:	463a      	mov	r2, r7
 8005dd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ddc:	4630      	mov	r0, r6
 8005dde:	f7ff ffd9 	bl	8005d94 <__sfputc_r>
 8005de2:	1c43      	adds	r3, r0, #1
 8005de4:	d1f3      	bne.n	8005dce <__sfputs_r+0xa>
 8005de6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005de8 <_vfiprintf_r>:
 8005de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dec:	b09d      	sub	sp, #116	; 0x74
 8005dee:	460c      	mov	r4, r1
 8005df0:	4617      	mov	r7, r2
 8005df2:	9303      	str	r3, [sp, #12]
 8005df4:	4606      	mov	r6, r0
 8005df6:	b118      	cbz	r0, 8005e00 <_vfiprintf_r+0x18>
 8005df8:	6983      	ldr	r3, [r0, #24]
 8005dfa:	b90b      	cbnz	r3, 8005e00 <_vfiprintf_r+0x18>
 8005dfc:	f7ff fe30 	bl	8005a60 <__sinit>
 8005e00:	4b7c      	ldr	r3, [pc, #496]	; (8005ff4 <_vfiprintf_r+0x20c>)
 8005e02:	429c      	cmp	r4, r3
 8005e04:	d157      	bne.n	8005eb6 <_vfiprintf_r+0xce>
 8005e06:	6874      	ldr	r4, [r6, #4]
 8005e08:	89a3      	ldrh	r3, [r4, #12]
 8005e0a:	0718      	lsls	r0, r3, #28
 8005e0c:	d55d      	bpl.n	8005eca <_vfiprintf_r+0xe2>
 8005e0e:	6923      	ldr	r3, [r4, #16]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d05a      	beq.n	8005eca <_vfiprintf_r+0xe2>
 8005e14:	2300      	movs	r3, #0
 8005e16:	9309      	str	r3, [sp, #36]	; 0x24
 8005e18:	2320      	movs	r3, #32
 8005e1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e1e:	2330      	movs	r3, #48	; 0x30
 8005e20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e24:	f04f 0b01 	mov.w	fp, #1
 8005e28:	46b8      	mov	r8, r7
 8005e2a:	4645      	mov	r5, r8
 8005e2c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d155      	bne.n	8005ee0 <_vfiprintf_r+0xf8>
 8005e34:	ebb8 0a07 	subs.w	sl, r8, r7
 8005e38:	d00b      	beq.n	8005e52 <_vfiprintf_r+0x6a>
 8005e3a:	4653      	mov	r3, sl
 8005e3c:	463a      	mov	r2, r7
 8005e3e:	4621      	mov	r1, r4
 8005e40:	4630      	mov	r0, r6
 8005e42:	f7ff ffbf 	bl	8005dc4 <__sfputs_r>
 8005e46:	3001      	adds	r0, #1
 8005e48:	f000 80c4 	beq.w	8005fd4 <_vfiprintf_r+0x1ec>
 8005e4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e4e:	4453      	add	r3, sl
 8005e50:	9309      	str	r3, [sp, #36]	; 0x24
 8005e52:	f898 3000 	ldrb.w	r3, [r8]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	f000 80bc 	beq.w	8005fd4 <_vfiprintf_r+0x1ec>
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e62:	9304      	str	r3, [sp, #16]
 8005e64:	9307      	str	r3, [sp, #28]
 8005e66:	9205      	str	r2, [sp, #20]
 8005e68:	9306      	str	r3, [sp, #24]
 8005e6a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005e6e:	931a      	str	r3, [sp, #104]	; 0x68
 8005e70:	2205      	movs	r2, #5
 8005e72:	7829      	ldrb	r1, [r5, #0]
 8005e74:	4860      	ldr	r0, [pc, #384]	; (8005ff8 <_vfiprintf_r+0x210>)
 8005e76:	f7fa f9d3 	bl	8000220 <memchr>
 8005e7a:	f105 0801 	add.w	r8, r5, #1
 8005e7e:	9b04      	ldr	r3, [sp, #16]
 8005e80:	2800      	cmp	r0, #0
 8005e82:	d131      	bne.n	8005ee8 <_vfiprintf_r+0x100>
 8005e84:	06d9      	lsls	r1, r3, #27
 8005e86:	bf44      	itt	mi
 8005e88:	2220      	movmi	r2, #32
 8005e8a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005e8e:	071a      	lsls	r2, r3, #28
 8005e90:	bf44      	itt	mi
 8005e92:	222b      	movmi	r2, #43	; 0x2b
 8005e94:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005e98:	782a      	ldrb	r2, [r5, #0]
 8005e9a:	2a2a      	cmp	r2, #42	; 0x2a
 8005e9c:	d02c      	beq.n	8005ef8 <_vfiprintf_r+0x110>
 8005e9e:	9a07      	ldr	r2, [sp, #28]
 8005ea0:	2100      	movs	r1, #0
 8005ea2:	200a      	movs	r0, #10
 8005ea4:	46a8      	mov	r8, r5
 8005ea6:	3501      	adds	r5, #1
 8005ea8:	f898 3000 	ldrb.w	r3, [r8]
 8005eac:	3b30      	subs	r3, #48	; 0x30
 8005eae:	2b09      	cmp	r3, #9
 8005eb0:	d96d      	bls.n	8005f8e <_vfiprintf_r+0x1a6>
 8005eb2:	b371      	cbz	r1, 8005f12 <_vfiprintf_r+0x12a>
 8005eb4:	e026      	b.n	8005f04 <_vfiprintf_r+0x11c>
 8005eb6:	4b51      	ldr	r3, [pc, #324]	; (8005ffc <_vfiprintf_r+0x214>)
 8005eb8:	429c      	cmp	r4, r3
 8005eba:	d101      	bne.n	8005ec0 <_vfiprintf_r+0xd8>
 8005ebc:	68b4      	ldr	r4, [r6, #8]
 8005ebe:	e7a3      	b.n	8005e08 <_vfiprintf_r+0x20>
 8005ec0:	4b4f      	ldr	r3, [pc, #316]	; (8006000 <_vfiprintf_r+0x218>)
 8005ec2:	429c      	cmp	r4, r3
 8005ec4:	bf08      	it	eq
 8005ec6:	68f4      	ldreq	r4, [r6, #12]
 8005ec8:	e79e      	b.n	8005e08 <_vfiprintf_r+0x20>
 8005eca:	4621      	mov	r1, r4
 8005ecc:	4630      	mov	r0, r6
 8005ece:	f7ff fc67 	bl	80057a0 <__swsetup_r>
 8005ed2:	2800      	cmp	r0, #0
 8005ed4:	d09e      	beq.n	8005e14 <_vfiprintf_r+0x2c>
 8005ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8005eda:	b01d      	add	sp, #116	; 0x74
 8005edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ee0:	2b25      	cmp	r3, #37	; 0x25
 8005ee2:	d0a7      	beq.n	8005e34 <_vfiprintf_r+0x4c>
 8005ee4:	46a8      	mov	r8, r5
 8005ee6:	e7a0      	b.n	8005e2a <_vfiprintf_r+0x42>
 8005ee8:	4a43      	ldr	r2, [pc, #268]	; (8005ff8 <_vfiprintf_r+0x210>)
 8005eea:	1a80      	subs	r0, r0, r2
 8005eec:	fa0b f000 	lsl.w	r0, fp, r0
 8005ef0:	4318      	orrs	r0, r3
 8005ef2:	9004      	str	r0, [sp, #16]
 8005ef4:	4645      	mov	r5, r8
 8005ef6:	e7bb      	b.n	8005e70 <_vfiprintf_r+0x88>
 8005ef8:	9a03      	ldr	r2, [sp, #12]
 8005efa:	1d11      	adds	r1, r2, #4
 8005efc:	6812      	ldr	r2, [r2, #0]
 8005efe:	9103      	str	r1, [sp, #12]
 8005f00:	2a00      	cmp	r2, #0
 8005f02:	db01      	blt.n	8005f08 <_vfiprintf_r+0x120>
 8005f04:	9207      	str	r2, [sp, #28]
 8005f06:	e004      	b.n	8005f12 <_vfiprintf_r+0x12a>
 8005f08:	4252      	negs	r2, r2
 8005f0a:	f043 0302 	orr.w	r3, r3, #2
 8005f0e:	9207      	str	r2, [sp, #28]
 8005f10:	9304      	str	r3, [sp, #16]
 8005f12:	f898 3000 	ldrb.w	r3, [r8]
 8005f16:	2b2e      	cmp	r3, #46	; 0x2e
 8005f18:	d110      	bne.n	8005f3c <_vfiprintf_r+0x154>
 8005f1a:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005f1e:	2b2a      	cmp	r3, #42	; 0x2a
 8005f20:	f108 0101 	add.w	r1, r8, #1
 8005f24:	d137      	bne.n	8005f96 <_vfiprintf_r+0x1ae>
 8005f26:	9b03      	ldr	r3, [sp, #12]
 8005f28:	1d1a      	adds	r2, r3, #4
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	9203      	str	r2, [sp, #12]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	bfb8      	it	lt
 8005f32:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f36:	f108 0802 	add.w	r8, r8, #2
 8005f3a:	9305      	str	r3, [sp, #20]
 8005f3c:	4d31      	ldr	r5, [pc, #196]	; (8006004 <_vfiprintf_r+0x21c>)
 8005f3e:	f898 1000 	ldrb.w	r1, [r8]
 8005f42:	2203      	movs	r2, #3
 8005f44:	4628      	mov	r0, r5
 8005f46:	f7fa f96b 	bl	8000220 <memchr>
 8005f4a:	b140      	cbz	r0, 8005f5e <_vfiprintf_r+0x176>
 8005f4c:	2340      	movs	r3, #64	; 0x40
 8005f4e:	1b40      	subs	r0, r0, r5
 8005f50:	fa03 f000 	lsl.w	r0, r3, r0
 8005f54:	9b04      	ldr	r3, [sp, #16]
 8005f56:	4303      	orrs	r3, r0
 8005f58:	9304      	str	r3, [sp, #16]
 8005f5a:	f108 0801 	add.w	r8, r8, #1
 8005f5e:	f898 1000 	ldrb.w	r1, [r8]
 8005f62:	4829      	ldr	r0, [pc, #164]	; (8006008 <_vfiprintf_r+0x220>)
 8005f64:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005f68:	2206      	movs	r2, #6
 8005f6a:	f108 0701 	add.w	r7, r8, #1
 8005f6e:	f7fa f957 	bl	8000220 <memchr>
 8005f72:	2800      	cmp	r0, #0
 8005f74:	d034      	beq.n	8005fe0 <_vfiprintf_r+0x1f8>
 8005f76:	4b25      	ldr	r3, [pc, #148]	; (800600c <_vfiprintf_r+0x224>)
 8005f78:	bb03      	cbnz	r3, 8005fbc <_vfiprintf_r+0x1d4>
 8005f7a:	9b03      	ldr	r3, [sp, #12]
 8005f7c:	3307      	adds	r3, #7
 8005f7e:	f023 0307 	bic.w	r3, r3, #7
 8005f82:	3308      	adds	r3, #8
 8005f84:	9303      	str	r3, [sp, #12]
 8005f86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f88:	444b      	add	r3, r9
 8005f8a:	9309      	str	r3, [sp, #36]	; 0x24
 8005f8c:	e74c      	b.n	8005e28 <_vfiprintf_r+0x40>
 8005f8e:	fb00 3202 	mla	r2, r0, r2, r3
 8005f92:	2101      	movs	r1, #1
 8005f94:	e786      	b.n	8005ea4 <_vfiprintf_r+0xbc>
 8005f96:	2300      	movs	r3, #0
 8005f98:	9305      	str	r3, [sp, #20]
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	250a      	movs	r5, #10
 8005f9e:	4688      	mov	r8, r1
 8005fa0:	3101      	adds	r1, #1
 8005fa2:	f898 2000 	ldrb.w	r2, [r8]
 8005fa6:	3a30      	subs	r2, #48	; 0x30
 8005fa8:	2a09      	cmp	r2, #9
 8005faa:	d903      	bls.n	8005fb4 <_vfiprintf_r+0x1cc>
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d0c5      	beq.n	8005f3c <_vfiprintf_r+0x154>
 8005fb0:	9005      	str	r0, [sp, #20]
 8005fb2:	e7c3      	b.n	8005f3c <_vfiprintf_r+0x154>
 8005fb4:	fb05 2000 	mla	r0, r5, r0, r2
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e7f0      	b.n	8005f9e <_vfiprintf_r+0x1b6>
 8005fbc:	ab03      	add	r3, sp, #12
 8005fbe:	9300      	str	r3, [sp, #0]
 8005fc0:	4622      	mov	r2, r4
 8005fc2:	4b13      	ldr	r3, [pc, #76]	; (8006010 <_vfiprintf_r+0x228>)
 8005fc4:	a904      	add	r1, sp, #16
 8005fc6:	4630      	mov	r0, r6
 8005fc8:	f3af 8000 	nop.w
 8005fcc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005fd0:	4681      	mov	r9, r0
 8005fd2:	d1d8      	bne.n	8005f86 <_vfiprintf_r+0x19e>
 8005fd4:	89a3      	ldrh	r3, [r4, #12]
 8005fd6:	065b      	lsls	r3, r3, #25
 8005fd8:	f53f af7d 	bmi.w	8005ed6 <_vfiprintf_r+0xee>
 8005fdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005fde:	e77c      	b.n	8005eda <_vfiprintf_r+0xf2>
 8005fe0:	ab03      	add	r3, sp, #12
 8005fe2:	9300      	str	r3, [sp, #0]
 8005fe4:	4622      	mov	r2, r4
 8005fe6:	4b0a      	ldr	r3, [pc, #40]	; (8006010 <_vfiprintf_r+0x228>)
 8005fe8:	a904      	add	r1, sp, #16
 8005fea:	4630      	mov	r0, r6
 8005fec:	f000 f888 	bl	8006100 <_printf_i>
 8005ff0:	e7ec      	b.n	8005fcc <_vfiprintf_r+0x1e4>
 8005ff2:	bf00      	nop
 8005ff4:	08006790 	.word	0x08006790
 8005ff8:	080067d0 	.word	0x080067d0
 8005ffc:	080067b0 	.word	0x080067b0
 8006000:	08006770 	.word	0x08006770
 8006004:	080067d6 	.word	0x080067d6
 8006008:	080067da 	.word	0x080067da
 800600c:	00000000 	.word	0x00000000
 8006010:	08005dc5 	.word	0x08005dc5

08006014 <_printf_common>:
 8006014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006018:	4691      	mov	r9, r2
 800601a:	461f      	mov	r7, r3
 800601c:	688a      	ldr	r2, [r1, #8]
 800601e:	690b      	ldr	r3, [r1, #16]
 8006020:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006024:	4293      	cmp	r3, r2
 8006026:	bfb8      	it	lt
 8006028:	4613      	movlt	r3, r2
 800602a:	f8c9 3000 	str.w	r3, [r9]
 800602e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006032:	4606      	mov	r6, r0
 8006034:	460c      	mov	r4, r1
 8006036:	b112      	cbz	r2, 800603e <_printf_common+0x2a>
 8006038:	3301      	adds	r3, #1
 800603a:	f8c9 3000 	str.w	r3, [r9]
 800603e:	6823      	ldr	r3, [r4, #0]
 8006040:	0699      	lsls	r1, r3, #26
 8006042:	bf42      	ittt	mi
 8006044:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006048:	3302      	addmi	r3, #2
 800604a:	f8c9 3000 	strmi.w	r3, [r9]
 800604e:	6825      	ldr	r5, [r4, #0]
 8006050:	f015 0506 	ands.w	r5, r5, #6
 8006054:	d107      	bne.n	8006066 <_printf_common+0x52>
 8006056:	f104 0a19 	add.w	sl, r4, #25
 800605a:	68e3      	ldr	r3, [r4, #12]
 800605c:	f8d9 2000 	ldr.w	r2, [r9]
 8006060:	1a9b      	subs	r3, r3, r2
 8006062:	429d      	cmp	r5, r3
 8006064:	db29      	blt.n	80060ba <_printf_common+0xa6>
 8006066:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800606a:	6822      	ldr	r2, [r4, #0]
 800606c:	3300      	adds	r3, #0
 800606e:	bf18      	it	ne
 8006070:	2301      	movne	r3, #1
 8006072:	0692      	lsls	r2, r2, #26
 8006074:	d42e      	bmi.n	80060d4 <_printf_common+0xc0>
 8006076:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800607a:	4639      	mov	r1, r7
 800607c:	4630      	mov	r0, r6
 800607e:	47c0      	blx	r8
 8006080:	3001      	adds	r0, #1
 8006082:	d021      	beq.n	80060c8 <_printf_common+0xb4>
 8006084:	6823      	ldr	r3, [r4, #0]
 8006086:	68e5      	ldr	r5, [r4, #12]
 8006088:	f8d9 2000 	ldr.w	r2, [r9]
 800608c:	f003 0306 	and.w	r3, r3, #6
 8006090:	2b04      	cmp	r3, #4
 8006092:	bf08      	it	eq
 8006094:	1aad      	subeq	r5, r5, r2
 8006096:	68a3      	ldr	r3, [r4, #8]
 8006098:	6922      	ldr	r2, [r4, #16]
 800609a:	bf0c      	ite	eq
 800609c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060a0:	2500      	movne	r5, #0
 80060a2:	4293      	cmp	r3, r2
 80060a4:	bfc4      	itt	gt
 80060a6:	1a9b      	subgt	r3, r3, r2
 80060a8:	18ed      	addgt	r5, r5, r3
 80060aa:	f04f 0900 	mov.w	r9, #0
 80060ae:	341a      	adds	r4, #26
 80060b0:	454d      	cmp	r5, r9
 80060b2:	d11b      	bne.n	80060ec <_printf_common+0xd8>
 80060b4:	2000      	movs	r0, #0
 80060b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060ba:	2301      	movs	r3, #1
 80060bc:	4652      	mov	r2, sl
 80060be:	4639      	mov	r1, r7
 80060c0:	4630      	mov	r0, r6
 80060c2:	47c0      	blx	r8
 80060c4:	3001      	adds	r0, #1
 80060c6:	d103      	bne.n	80060d0 <_printf_common+0xbc>
 80060c8:	f04f 30ff 	mov.w	r0, #4294967295
 80060cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060d0:	3501      	adds	r5, #1
 80060d2:	e7c2      	b.n	800605a <_printf_common+0x46>
 80060d4:	18e1      	adds	r1, r4, r3
 80060d6:	1c5a      	adds	r2, r3, #1
 80060d8:	2030      	movs	r0, #48	; 0x30
 80060da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80060de:	4422      	add	r2, r4
 80060e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80060e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80060e8:	3302      	adds	r3, #2
 80060ea:	e7c4      	b.n	8006076 <_printf_common+0x62>
 80060ec:	2301      	movs	r3, #1
 80060ee:	4622      	mov	r2, r4
 80060f0:	4639      	mov	r1, r7
 80060f2:	4630      	mov	r0, r6
 80060f4:	47c0      	blx	r8
 80060f6:	3001      	adds	r0, #1
 80060f8:	d0e6      	beq.n	80060c8 <_printf_common+0xb4>
 80060fa:	f109 0901 	add.w	r9, r9, #1
 80060fe:	e7d7      	b.n	80060b0 <_printf_common+0x9c>

08006100 <_printf_i>:
 8006100:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006104:	4617      	mov	r7, r2
 8006106:	7e0a      	ldrb	r2, [r1, #24]
 8006108:	b085      	sub	sp, #20
 800610a:	2a6e      	cmp	r2, #110	; 0x6e
 800610c:	4698      	mov	r8, r3
 800610e:	4606      	mov	r6, r0
 8006110:	460c      	mov	r4, r1
 8006112:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006114:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8006118:	f000 80bc 	beq.w	8006294 <_printf_i+0x194>
 800611c:	d81a      	bhi.n	8006154 <_printf_i+0x54>
 800611e:	2a63      	cmp	r2, #99	; 0x63
 8006120:	d02e      	beq.n	8006180 <_printf_i+0x80>
 8006122:	d80a      	bhi.n	800613a <_printf_i+0x3a>
 8006124:	2a00      	cmp	r2, #0
 8006126:	f000 80c8 	beq.w	80062ba <_printf_i+0x1ba>
 800612a:	2a58      	cmp	r2, #88	; 0x58
 800612c:	f000 808a 	beq.w	8006244 <_printf_i+0x144>
 8006130:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006134:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8006138:	e02a      	b.n	8006190 <_printf_i+0x90>
 800613a:	2a64      	cmp	r2, #100	; 0x64
 800613c:	d001      	beq.n	8006142 <_printf_i+0x42>
 800613e:	2a69      	cmp	r2, #105	; 0x69
 8006140:	d1f6      	bne.n	8006130 <_printf_i+0x30>
 8006142:	6821      	ldr	r1, [r4, #0]
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	f011 0f80 	tst.w	r1, #128	; 0x80
 800614a:	d023      	beq.n	8006194 <_printf_i+0x94>
 800614c:	1d11      	adds	r1, r2, #4
 800614e:	6019      	str	r1, [r3, #0]
 8006150:	6813      	ldr	r3, [r2, #0]
 8006152:	e027      	b.n	80061a4 <_printf_i+0xa4>
 8006154:	2a73      	cmp	r2, #115	; 0x73
 8006156:	f000 80b4 	beq.w	80062c2 <_printf_i+0x1c2>
 800615a:	d808      	bhi.n	800616e <_printf_i+0x6e>
 800615c:	2a6f      	cmp	r2, #111	; 0x6f
 800615e:	d02a      	beq.n	80061b6 <_printf_i+0xb6>
 8006160:	2a70      	cmp	r2, #112	; 0x70
 8006162:	d1e5      	bne.n	8006130 <_printf_i+0x30>
 8006164:	680a      	ldr	r2, [r1, #0]
 8006166:	f042 0220 	orr.w	r2, r2, #32
 800616a:	600a      	str	r2, [r1, #0]
 800616c:	e003      	b.n	8006176 <_printf_i+0x76>
 800616e:	2a75      	cmp	r2, #117	; 0x75
 8006170:	d021      	beq.n	80061b6 <_printf_i+0xb6>
 8006172:	2a78      	cmp	r2, #120	; 0x78
 8006174:	d1dc      	bne.n	8006130 <_printf_i+0x30>
 8006176:	2278      	movs	r2, #120	; 0x78
 8006178:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800617c:	496e      	ldr	r1, [pc, #440]	; (8006338 <_printf_i+0x238>)
 800617e:	e064      	b.n	800624a <_printf_i+0x14a>
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8006186:	1d11      	adds	r1, r2, #4
 8006188:	6019      	str	r1, [r3, #0]
 800618a:	6813      	ldr	r3, [r2, #0]
 800618c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006190:	2301      	movs	r3, #1
 8006192:	e0a3      	b.n	80062dc <_printf_i+0x1dc>
 8006194:	f011 0f40 	tst.w	r1, #64	; 0x40
 8006198:	f102 0104 	add.w	r1, r2, #4
 800619c:	6019      	str	r1, [r3, #0]
 800619e:	d0d7      	beq.n	8006150 <_printf_i+0x50>
 80061a0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	da03      	bge.n	80061b0 <_printf_i+0xb0>
 80061a8:	222d      	movs	r2, #45	; 0x2d
 80061aa:	425b      	negs	r3, r3
 80061ac:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80061b0:	4962      	ldr	r1, [pc, #392]	; (800633c <_printf_i+0x23c>)
 80061b2:	220a      	movs	r2, #10
 80061b4:	e017      	b.n	80061e6 <_printf_i+0xe6>
 80061b6:	6820      	ldr	r0, [r4, #0]
 80061b8:	6819      	ldr	r1, [r3, #0]
 80061ba:	f010 0f80 	tst.w	r0, #128	; 0x80
 80061be:	d003      	beq.n	80061c8 <_printf_i+0xc8>
 80061c0:	1d08      	adds	r0, r1, #4
 80061c2:	6018      	str	r0, [r3, #0]
 80061c4:	680b      	ldr	r3, [r1, #0]
 80061c6:	e006      	b.n	80061d6 <_printf_i+0xd6>
 80061c8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80061cc:	f101 0004 	add.w	r0, r1, #4
 80061d0:	6018      	str	r0, [r3, #0]
 80061d2:	d0f7      	beq.n	80061c4 <_printf_i+0xc4>
 80061d4:	880b      	ldrh	r3, [r1, #0]
 80061d6:	4959      	ldr	r1, [pc, #356]	; (800633c <_printf_i+0x23c>)
 80061d8:	2a6f      	cmp	r2, #111	; 0x6f
 80061da:	bf14      	ite	ne
 80061dc:	220a      	movne	r2, #10
 80061de:	2208      	moveq	r2, #8
 80061e0:	2000      	movs	r0, #0
 80061e2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80061e6:	6865      	ldr	r5, [r4, #4]
 80061e8:	60a5      	str	r5, [r4, #8]
 80061ea:	2d00      	cmp	r5, #0
 80061ec:	f2c0 809c 	blt.w	8006328 <_printf_i+0x228>
 80061f0:	6820      	ldr	r0, [r4, #0]
 80061f2:	f020 0004 	bic.w	r0, r0, #4
 80061f6:	6020      	str	r0, [r4, #0]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d13f      	bne.n	800627c <_printf_i+0x17c>
 80061fc:	2d00      	cmp	r5, #0
 80061fe:	f040 8095 	bne.w	800632c <_printf_i+0x22c>
 8006202:	4675      	mov	r5, lr
 8006204:	2a08      	cmp	r2, #8
 8006206:	d10b      	bne.n	8006220 <_printf_i+0x120>
 8006208:	6823      	ldr	r3, [r4, #0]
 800620a:	07da      	lsls	r2, r3, #31
 800620c:	d508      	bpl.n	8006220 <_printf_i+0x120>
 800620e:	6923      	ldr	r3, [r4, #16]
 8006210:	6862      	ldr	r2, [r4, #4]
 8006212:	429a      	cmp	r2, r3
 8006214:	bfde      	ittt	le
 8006216:	2330      	movle	r3, #48	; 0x30
 8006218:	f805 3c01 	strble.w	r3, [r5, #-1]
 800621c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006220:	ebae 0305 	sub.w	r3, lr, r5
 8006224:	6123      	str	r3, [r4, #16]
 8006226:	f8cd 8000 	str.w	r8, [sp]
 800622a:	463b      	mov	r3, r7
 800622c:	aa03      	add	r2, sp, #12
 800622e:	4621      	mov	r1, r4
 8006230:	4630      	mov	r0, r6
 8006232:	f7ff feef 	bl	8006014 <_printf_common>
 8006236:	3001      	adds	r0, #1
 8006238:	d155      	bne.n	80062e6 <_printf_i+0x1e6>
 800623a:	f04f 30ff 	mov.w	r0, #4294967295
 800623e:	b005      	add	sp, #20
 8006240:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006244:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8006248:	493c      	ldr	r1, [pc, #240]	; (800633c <_printf_i+0x23c>)
 800624a:	6822      	ldr	r2, [r4, #0]
 800624c:	6818      	ldr	r0, [r3, #0]
 800624e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006252:	f100 0504 	add.w	r5, r0, #4
 8006256:	601d      	str	r5, [r3, #0]
 8006258:	d001      	beq.n	800625e <_printf_i+0x15e>
 800625a:	6803      	ldr	r3, [r0, #0]
 800625c:	e002      	b.n	8006264 <_printf_i+0x164>
 800625e:	0655      	lsls	r5, r2, #25
 8006260:	d5fb      	bpl.n	800625a <_printf_i+0x15a>
 8006262:	8803      	ldrh	r3, [r0, #0]
 8006264:	07d0      	lsls	r0, r2, #31
 8006266:	bf44      	itt	mi
 8006268:	f042 0220 	orrmi.w	r2, r2, #32
 800626c:	6022      	strmi	r2, [r4, #0]
 800626e:	b91b      	cbnz	r3, 8006278 <_printf_i+0x178>
 8006270:	6822      	ldr	r2, [r4, #0]
 8006272:	f022 0220 	bic.w	r2, r2, #32
 8006276:	6022      	str	r2, [r4, #0]
 8006278:	2210      	movs	r2, #16
 800627a:	e7b1      	b.n	80061e0 <_printf_i+0xe0>
 800627c:	4675      	mov	r5, lr
 800627e:	fbb3 f0f2 	udiv	r0, r3, r2
 8006282:	fb02 3310 	mls	r3, r2, r0, r3
 8006286:	5ccb      	ldrb	r3, [r1, r3]
 8006288:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800628c:	4603      	mov	r3, r0
 800628e:	2800      	cmp	r0, #0
 8006290:	d1f5      	bne.n	800627e <_printf_i+0x17e>
 8006292:	e7b7      	b.n	8006204 <_printf_i+0x104>
 8006294:	6808      	ldr	r0, [r1, #0]
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	6949      	ldr	r1, [r1, #20]
 800629a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800629e:	d004      	beq.n	80062aa <_printf_i+0x1aa>
 80062a0:	1d10      	adds	r0, r2, #4
 80062a2:	6018      	str	r0, [r3, #0]
 80062a4:	6813      	ldr	r3, [r2, #0]
 80062a6:	6019      	str	r1, [r3, #0]
 80062a8:	e007      	b.n	80062ba <_printf_i+0x1ba>
 80062aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80062ae:	f102 0004 	add.w	r0, r2, #4
 80062b2:	6018      	str	r0, [r3, #0]
 80062b4:	6813      	ldr	r3, [r2, #0]
 80062b6:	d0f6      	beq.n	80062a6 <_printf_i+0x1a6>
 80062b8:	8019      	strh	r1, [r3, #0]
 80062ba:	2300      	movs	r3, #0
 80062bc:	6123      	str	r3, [r4, #16]
 80062be:	4675      	mov	r5, lr
 80062c0:	e7b1      	b.n	8006226 <_printf_i+0x126>
 80062c2:	681a      	ldr	r2, [r3, #0]
 80062c4:	1d11      	adds	r1, r2, #4
 80062c6:	6019      	str	r1, [r3, #0]
 80062c8:	6815      	ldr	r5, [r2, #0]
 80062ca:	6862      	ldr	r2, [r4, #4]
 80062cc:	2100      	movs	r1, #0
 80062ce:	4628      	mov	r0, r5
 80062d0:	f7f9 ffa6 	bl	8000220 <memchr>
 80062d4:	b108      	cbz	r0, 80062da <_printf_i+0x1da>
 80062d6:	1b40      	subs	r0, r0, r5
 80062d8:	6060      	str	r0, [r4, #4]
 80062da:	6863      	ldr	r3, [r4, #4]
 80062dc:	6123      	str	r3, [r4, #16]
 80062de:	2300      	movs	r3, #0
 80062e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062e4:	e79f      	b.n	8006226 <_printf_i+0x126>
 80062e6:	6923      	ldr	r3, [r4, #16]
 80062e8:	462a      	mov	r2, r5
 80062ea:	4639      	mov	r1, r7
 80062ec:	4630      	mov	r0, r6
 80062ee:	47c0      	blx	r8
 80062f0:	3001      	adds	r0, #1
 80062f2:	d0a2      	beq.n	800623a <_printf_i+0x13a>
 80062f4:	6823      	ldr	r3, [r4, #0]
 80062f6:	079b      	lsls	r3, r3, #30
 80062f8:	d507      	bpl.n	800630a <_printf_i+0x20a>
 80062fa:	2500      	movs	r5, #0
 80062fc:	f104 0919 	add.w	r9, r4, #25
 8006300:	68e3      	ldr	r3, [r4, #12]
 8006302:	9a03      	ldr	r2, [sp, #12]
 8006304:	1a9b      	subs	r3, r3, r2
 8006306:	429d      	cmp	r5, r3
 8006308:	db05      	blt.n	8006316 <_printf_i+0x216>
 800630a:	68e0      	ldr	r0, [r4, #12]
 800630c:	9b03      	ldr	r3, [sp, #12]
 800630e:	4298      	cmp	r0, r3
 8006310:	bfb8      	it	lt
 8006312:	4618      	movlt	r0, r3
 8006314:	e793      	b.n	800623e <_printf_i+0x13e>
 8006316:	2301      	movs	r3, #1
 8006318:	464a      	mov	r2, r9
 800631a:	4639      	mov	r1, r7
 800631c:	4630      	mov	r0, r6
 800631e:	47c0      	blx	r8
 8006320:	3001      	adds	r0, #1
 8006322:	d08a      	beq.n	800623a <_printf_i+0x13a>
 8006324:	3501      	adds	r5, #1
 8006326:	e7eb      	b.n	8006300 <_printf_i+0x200>
 8006328:	2b00      	cmp	r3, #0
 800632a:	d1a7      	bne.n	800627c <_printf_i+0x17c>
 800632c:	780b      	ldrb	r3, [r1, #0]
 800632e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006332:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006336:	e765      	b.n	8006204 <_printf_i+0x104>
 8006338:	080067f2 	.word	0x080067f2
 800633c:	080067e1 	.word	0x080067e1

08006340 <_sbrk_r>:
 8006340:	b538      	push	{r3, r4, r5, lr}
 8006342:	4c06      	ldr	r4, [pc, #24]	; (800635c <_sbrk_r+0x1c>)
 8006344:	2300      	movs	r3, #0
 8006346:	4605      	mov	r5, r0
 8006348:	4608      	mov	r0, r1
 800634a:	6023      	str	r3, [r4, #0]
 800634c:	f7fa fcd4 	bl	8000cf8 <_sbrk>
 8006350:	1c43      	adds	r3, r0, #1
 8006352:	d102      	bne.n	800635a <_sbrk_r+0x1a>
 8006354:	6823      	ldr	r3, [r4, #0]
 8006356:	b103      	cbz	r3, 800635a <_sbrk_r+0x1a>
 8006358:	602b      	str	r3, [r5, #0]
 800635a:	bd38      	pop	{r3, r4, r5, pc}
 800635c:	200002a0 	.word	0x200002a0

08006360 <__sread>:
 8006360:	b510      	push	{r4, lr}
 8006362:	460c      	mov	r4, r1
 8006364:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006368:	f000 f896 	bl	8006498 <_read_r>
 800636c:	2800      	cmp	r0, #0
 800636e:	bfab      	itete	ge
 8006370:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006372:	89a3      	ldrhlt	r3, [r4, #12]
 8006374:	181b      	addge	r3, r3, r0
 8006376:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800637a:	bfac      	ite	ge
 800637c:	6563      	strge	r3, [r4, #84]	; 0x54
 800637e:	81a3      	strhlt	r3, [r4, #12]
 8006380:	bd10      	pop	{r4, pc}

08006382 <__swrite>:
 8006382:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006386:	461f      	mov	r7, r3
 8006388:	898b      	ldrh	r3, [r1, #12]
 800638a:	05db      	lsls	r3, r3, #23
 800638c:	4605      	mov	r5, r0
 800638e:	460c      	mov	r4, r1
 8006390:	4616      	mov	r6, r2
 8006392:	d505      	bpl.n	80063a0 <__swrite+0x1e>
 8006394:	2302      	movs	r3, #2
 8006396:	2200      	movs	r2, #0
 8006398:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800639c:	f000 f868 	bl	8006470 <_lseek_r>
 80063a0:	89a3      	ldrh	r3, [r4, #12]
 80063a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80063aa:	81a3      	strh	r3, [r4, #12]
 80063ac:	4632      	mov	r2, r6
 80063ae:	463b      	mov	r3, r7
 80063b0:	4628      	mov	r0, r5
 80063b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063b6:	f000 b817 	b.w	80063e8 <_write_r>

080063ba <__sseek>:
 80063ba:	b510      	push	{r4, lr}
 80063bc:	460c      	mov	r4, r1
 80063be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063c2:	f000 f855 	bl	8006470 <_lseek_r>
 80063c6:	1c43      	adds	r3, r0, #1
 80063c8:	89a3      	ldrh	r3, [r4, #12]
 80063ca:	bf15      	itete	ne
 80063cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80063ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80063d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80063d6:	81a3      	strheq	r3, [r4, #12]
 80063d8:	bf18      	it	ne
 80063da:	81a3      	strhne	r3, [r4, #12]
 80063dc:	bd10      	pop	{r4, pc}

080063de <__sclose>:
 80063de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063e2:	f000 b813 	b.w	800640c <_close_r>
	...

080063e8 <_write_r>:
 80063e8:	b538      	push	{r3, r4, r5, lr}
 80063ea:	4c07      	ldr	r4, [pc, #28]	; (8006408 <_write_r+0x20>)
 80063ec:	4605      	mov	r5, r0
 80063ee:	4608      	mov	r0, r1
 80063f0:	4611      	mov	r1, r2
 80063f2:	2200      	movs	r2, #0
 80063f4:	6022      	str	r2, [r4, #0]
 80063f6:	461a      	mov	r2, r3
 80063f8:	f7fa fc61 	bl	8000cbe <_write>
 80063fc:	1c43      	adds	r3, r0, #1
 80063fe:	d102      	bne.n	8006406 <_write_r+0x1e>
 8006400:	6823      	ldr	r3, [r4, #0]
 8006402:	b103      	cbz	r3, 8006406 <_write_r+0x1e>
 8006404:	602b      	str	r3, [r5, #0]
 8006406:	bd38      	pop	{r3, r4, r5, pc}
 8006408:	200002a0 	.word	0x200002a0

0800640c <_close_r>:
 800640c:	b538      	push	{r3, r4, r5, lr}
 800640e:	4c06      	ldr	r4, [pc, #24]	; (8006428 <_close_r+0x1c>)
 8006410:	2300      	movs	r3, #0
 8006412:	4605      	mov	r5, r0
 8006414:	4608      	mov	r0, r1
 8006416:	6023      	str	r3, [r4, #0]
 8006418:	f7fa fc9a 	bl	8000d50 <_close>
 800641c:	1c43      	adds	r3, r0, #1
 800641e:	d102      	bne.n	8006426 <_close_r+0x1a>
 8006420:	6823      	ldr	r3, [r4, #0]
 8006422:	b103      	cbz	r3, 8006426 <_close_r+0x1a>
 8006424:	602b      	str	r3, [r5, #0]
 8006426:	bd38      	pop	{r3, r4, r5, pc}
 8006428:	200002a0 	.word	0x200002a0

0800642c <_fstat_r>:
 800642c:	b538      	push	{r3, r4, r5, lr}
 800642e:	4c07      	ldr	r4, [pc, #28]	; (800644c <_fstat_r+0x20>)
 8006430:	2300      	movs	r3, #0
 8006432:	4605      	mov	r5, r0
 8006434:	4608      	mov	r0, r1
 8006436:	4611      	mov	r1, r2
 8006438:	6023      	str	r3, [r4, #0]
 800643a:	f7fa fc95 	bl	8000d68 <_fstat>
 800643e:	1c43      	adds	r3, r0, #1
 8006440:	d102      	bne.n	8006448 <_fstat_r+0x1c>
 8006442:	6823      	ldr	r3, [r4, #0]
 8006444:	b103      	cbz	r3, 8006448 <_fstat_r+0x1c>
 8006446:	602b      	str	r3, [r5, #0]
 8006448:	bd38      	pop	{r3, r4, r5, pc}
 800644a:	bf00      	nop
 800644c:	200002a0 	.word	0x200002a0

08006450 <_isatty_r>:
 8006450:	b538      	push	{r3, r4, r5, lr}
 8006452:	4c06      	ldr	r4, [pc, #24]	; (800646c <_isatty_r+0x1c>)
 8006454:	2300      	movs	r3, #0
 8006456:	4605      	mov	r5, r0
 8006458:	4608      	mov	r0, r1
 800645a:	6023      	str	r3, [r4, #0]
 800645c:	f7fa fc94 	bl	8000d88 <_isatty>
 8006460:	1c43      	adds	r3, r0, #1
 8006462:	d102      	bne.n	800646a <_isatty_r+0x1a>
 8006464:	6823      	ldr	r3, [r4, #0]
 8006466:	b103      	cbz	r3, 800646a <_isatty_r+0x1a>
 8006468:	602b      	str	r3, [r5, #0]
 800646a:	bd38      	pop	{r3, r4, r5, pc}
 800646c:	200002a0 	.word	0x200002a0

08006470 <_lseek_r>:
 8006470:	b538      	push	{r3, r4, r5, lr}
 8006472:	4c07      	ldr	r4, [pc, #28]	; (8006490 <_lseek_r+0x20>)
 8006474:	4605      	mov	r5, r0
 8006476:	4608      	mov	r0, r1
 8006478:	4611      	mov	r1, r2
 800647a:	2200      	movs	r2, #0
 800647c:	6022      	str	r2, [r4, #0]
 800647e:	461a      	mov	r2, r3
 8006480:	f7fa fc8d 	bl	8000d9e <_lseek>
 8006484:	1c43      	adds	r3, r0, #1
 8006486:	d102      	bne.n	800648e <_lseek_r+0x1e>
 8006488:	6823      	ldr	r3, [r4, #0]
 800648a:	b103      	cbz	r3, 800648e <_lseek_r+0x1e>
 800648c:	602b      	str	r3, [r5, #0]
 800648e:	bd38      	pop	{r3, r4, r5, pc}
 8006490:	200002a0 	.word	0x200002a0

08006494 <__malloc_lock>:
 8006494:	4770      	bx	lr

08006496 <__malloc_unlock>:
 8006496:	4770      	bx	lr

08006498 <_read_r>:
 8006498:	b538      	push	{r3, r4, r5, lr}
 800649a:	4c07      	ldr	r4, [pc, #28]	; (80064b8 <_read_r+0x20>)
 800649c:	4605      	mov	r5, r0
 800649e:	4608      	mov	r0, r1
 80064a0:	4611      	mov	r1, r2
 80064a2:	2200      	movs	r2, #0
 80064a4:	6022      	str	r2, [r4, #0]
 80064a6:	461a      	mov	r2, r3
 80064a8:	f7fa fbec 	bl	8000c84 <_read>
 80064ac:	1c43      	adds	r3, r0, #1
 80064ae:	d102      	bne.n	80064b6 <_read_r+0x1e>
 80064b0:	6823      	ldr	r3, [r4, #0]
 80064b2:	b103      	cbz	r3, 80064b6 <_read_r+0x1e>
 80064b4:	602b      	str	r3, [r5, #0]
 80064b6:	bd38      	pop	{r3, r4, r5, pc}
 80064b8:	200002a0 	.word	0x200002a0

080064bc <_init>:
 80064bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064be:	bf00      	nop
 80064c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064c2:	bc08      	pop	{r3}
 80064c4:	469e      	mov	lr, r3
 80064c6:	4770      	bx	lr

080064c8 <_fini>:
 80064c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064ca:	bf00      	nop
 80064cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064ce:	bc08      	pop	{r3}
 80064d0:	469e      	mov	lr, r3
 80064d2:	4770      	bx	lr
