
hal_uart_txtorx_copy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000362c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080037b4  080037b4  000047b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037ec  080037ec  00005024  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080037ec  080037ec  000047ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080037f4  080037f4  00005024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037f4  080037f4  000047f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080037f8  080037f8  000047f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  080037fc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000138  20000024  08003820  00005024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000015c  08003820  0000515c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000acf5  00000000  00000000  00005054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000198f  00000000  00000000  0000fd49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000858  00000000  00000000  000116d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000667  00000000  00000000  00011f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025bca  00000000  00000000  00012597  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ad45  00000000  00000000  00038161  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e92a3  00000000  00000000  00042ea6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012c149  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002148  00000000  00000000  0012c18c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  0012e2d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000024 	.word	0x20000024
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800379c 	.word	0x0800379c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000028 	.word	0x20000028
 80001c4:	0800379c 	.word	0x0800379c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
void uart_init(void);
void led_init(void);
void Error_Handler(void);

int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
    HAL_Init();
 80004f8:	f000 fa67 	bl	80009ca <HAL_Init>
    uart_init();
 80004fc:	f000 f828 	bl	8000550 <uart_init>
    led_init();
 8000500:	f000 f90a 	bl	8000718 <led_init>

    // Start DMA transfer
    if (HAL_UART_Transmit_DMA(&huart1, tx_buffer, 10) != HAL_OK)
 8000504:	220a      	movs	r2, #10
 8000506:	490f      	ldr	r1, [pc, #60]	@ (8000544 <main+0x50>)
 8000508:	480f      	ldr	r0, [pc, #60]	@ (8000548 <main+0x54>)
 800050a:	f001 fe11 	bl	8002130 <HAL_UART_Transmit_DMA>
 800050e:	4603      	mov	r3, r0
 8000510:	2b00      	cmp	r3, #0
 8000512:	d001      	beq.n	8000518 <main+0x24>
        Error_Handler();
 8000514:	f000 f968 	bl	80007e8 <Error_Handler>

    if (HAL_UART_Receive_DMA(&huart1, rx_buffer, 10) != HAL_OK)
 8000518:	220a      	movs	r2, #10
 800051a:	490c      	ldr	r1, [pc, #48]	@ (800054c <main+0x58>)
 800051c:	480a      	ldr	r0, [pc, #40]	@ (8000548 <main+0x54>)
 800051e:	f001 fe83 	bl	8002228 <HAL_UART_Receive_DMA>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d001      	beq.n	800052c <main+0x38>
        Error_Handler();
 8000528:	f000 f95e 	bl	80007e8 <Error_Handler>

    while (1)
    {
        // Blink LED every 500ms to show MCU is alive
        HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 800052c:	2120      	movs	r1, #32
 800052e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000532:	f001 f815 	bl	8001560 <HAL_GPIO_TogglePin>
        HAL_Delay(500);
 8000536:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800053a:	f000 fabb 	bl	8000ab4 <HAL_Delay>
        HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 800053e:	bf00      	nop
 8000540:	e7f4      	b.n	800052c <main+0x38>
 8000542:	bf00      	nop
 8000544:	20000000 	.word	0x20000000
 8000548:	20000040 	.word	0x20000040
 800054c:	2000000c 	.word	0x2000000c

08000550 <uart_init>:
    }
}

void uart_init(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b088      	sub	sp, #32
 8000554:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000556:	f107 030c 	add.w	r3, r7, #12
 800055a:	2200      	movs	r2, #0
 800055c:	601a      	str	r2, [r3, #0]
 800055e:	605a      	str	r2, [r3, #4]
 8000560:	609a      	str	r2, [r3, #8]
 8000562:	60da      	str	r2, [r3, #12]
 8000564:	611a      	str	r2, [r3, #16]

    // 1. Enable clocks
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000566:	4b65      	ldr	r3, [pc, #404]	@ (80006fc <uart_init+0x1ac>)
 8000568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800056a:	4a64      	ldr	r2, [pc, #400]	@ (80006fc <uart_init+0x1ac>)
 800056c:	f043 0301 	orr.w	r3, r3, #1
 8000570:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000572:	4b62      	ldr	r3, [pc, #392]	@ (80006fc <uart_init+0x1ac>)
 8000574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000576:	f003 0301 	and.w	r3, r3, #1
 800057a:	60bb      	str	r3, [r7, #8]
 800057c:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_USART1_CLK_ENABLE();
 800057e:	4b5f      	ldr	r3, [pc, #380]	@ (80006fc <uart_init+0x1ac>)
 8000580:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000582:	4a5e      	ldr	r2, [pc, #376]	@ (80006fc <uart_init+0x1ac>)
 8000584:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000588:	6613      	str	r3, [r2, #96]	@ 0x60
 800058a:	4b5c      	ldr	r3, [pc, #368]	@ (80006fc <uart_init+0x1ac>)
 800058c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800058e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000592:	607b      	str	r3, [r7, #4]
 8000594:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_DMA1_CLK_ENABLE();
 8000596:	4b59      	ldr	r3, [pc, #356]	@ (80006fc <uart_init+0x1ac>)
 8000598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800059a:	4a58      	ldr	r2, [pc, #352]	@ (80006fc <uart_init+0x1ac>)
 800059c:	f043 0301 	orr.w	r3, r3, #1
 80005a0:	6493      	str	r3, [r2, #72]	@ 0x48
 80005a2:	4b56      	ldr	r3, [pc, #344]	@ (80006fc <uart_init+0x1ac>)
 80005a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80005a6:	f003 0301 	and.w	r3, r3, #1
 80005aa:	603b      	str	r3, [r7, #0]
 80005ac:	683b      	ldr	r3, [r7, #0]

    // 2. Configure PA9 (TX) and PA10 (RX) as Alternate Function
    GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10;
 80005ae:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80005b2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005b4:	2302      	movs	r3, #2
 80005b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b8:	2300      	movs	r3, #0
 80005ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005bc:	2303      	movs	r3, #3
 80005be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80005c0:	2307      	movs	r3, #7
 80005c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005c4:	f107 030c 	add.w	r3, r7, #12
 80005c8:	4619      	mov	r1, r3
 80005ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005ce:	f000 fe1d 	bl	800120c <HAL_GPIO_Init>

    // 3. UART1 Configuration
    huart1.Instance = USART1;
 80005d2:	4b4b      	ldr	r3, [pc, #300]	@ (8000700 <uart_init+0x1b0>)
 80005d4:	4a4b      	ldr	r2, [pc, #300]	@ (8000704 <uart_init+0x1b4>)
 80005d6:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 115200;
 80005d8:	4b49      	ldr	r3, [pc, #292]	@ (8000700 <uart_init+0x1b0>)
 80005da:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80005de:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005e0:	4b47      	ldr	r3, [pc, #284]	@ (8000700 <uart_init+0x1b0>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 80005e6:	4b46      	ldr	r3, [pc, #280]	@ (8000700 <uart_init+0x1b0>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 80005ec:	4b44      	ldr	r3, [pc, #272]	@ (8000700 <uart_init+0x1b0>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 80005f2:	4b43      	ldr	r3, [pc, #268]	@ (8000700 <uart_init+0x1b0>)
 80005f4:	220c      	movs	r2, #12
 80005f6:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005f8:	4b41      	ldr	r3, [pc, #260]	@ (8000700 <uart_init+0x1b0>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005fe:	4b40      	ldr	r3, [pc, #256]	@ (8000700 <uart_init+0x1b0>)
 8000600:	2200      	movs	r2, #0
 8000602:	61da      	str	r2, [r3, #28]
    huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000604:	4b3e      	ldr	r3, [pc, #248]	@ (8000700 <uart_init+0x1b0>)
 8000606:	2200      	movs	r2, #0
 8000608:	621a      	str	r2, [r3, #32]
    huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800060a:	4b3d      	ldr	r3, [pc, #244]	@ (8000700 <uart_init+0x1b0>)
 800060c:	2200      	movs	r2, #0
 800060e:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_UART_Init(&huart1) != HAL_OK)
 8000610:	483b      	ldr	r0, [pc, #236]	@ (8000700 <uart_init+0x1b0>)
 8000612:	f001 fd3f 	bl	8002094 <HAL_UART_Init>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <uart_init+0xd0>
        Error_Handler();
 800061c:	f000 f8e4 	bl	80007e8 <Error_Handler>

    // 4. Configure DMA for UART1_RX
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000620:	4b39      	ldr	r3, [pc, #228]	@ (8000708 <uart_init+0x1b8>)
 8000622:	4a3a      	ldr	r2, [pc, #232]	@ (800070c <uart_init+0x1bc>)
 8000624:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8000626:	4b38      	ldr	r3, [pc, #224]	@ (8000708 <uart_init+0x1b8>)
 8000628:	2202      	movs	r2, #2
 800062a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800062c:	4b36      	ldr	r3, [pc, #216]	@ (8000708 <uart_init+0x1b8>)
 800062e:	2200      	movs	r2, #0
 8000630:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000632:	4b35      	ldr	r3, [pc, #212]	@ (8000708 <uart_init+0x1b8>)
 8000634:	2200      	movs	r2, #0
 8000636:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000638:	4b33      	ldr	r3, [pc, #204]	@ (8000708 <uart_init+0x1b8>)
 800063a:	2280      	movs	r2, #128	@ 0x80
 800063c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800063e:	4b32      	ldr	r3, [pc, #200]	@ (8000708 <uart_init+0x1b8>)
 8000640:	2200      	movs	r2, #0
 8000642:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000644:	4b30      	ldr	r3, [pc, #192]	@ (8000708 <uart_init+0x1b8>)
 8000646:	2200      	movs	r2, #0
 8000648:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800064a:	4b2f      	ldr	r3, [pc, #188]	@ (8000708 <uart_init+0x1b8>)
 800064c:	2200      	movs	r2, #0
 800064e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000650:	4b2d      	ldr	r3, [pc, #180]	@ (8000708 <uart_init+0x1b8>)
 8000652:	2200      	movs	r2, #0
 8000654:	621a      	str	r2, [r3, #32]

    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000656:	482c      	ldr	r0, [pc, #176]	@ (8000708 <uart_init+0x1b8>)
 8000658:	f000 fb62 	bl	8000d20 <HAL_DMA_Init>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <uart_init+0x116>
        Error_Handler();
 8000662:	f000 f8c1 	bl	80007e8 <Error_Handler>

    __HAL_LINKDMA(&huart1, hdmarx, hdma_usart1_rx);
 8000666:	4b26      	ldr	r3, [pc, #152]	@ (8000700 <uart_init+0x1b0>)
 8000668:	4a27      	ldr	r2, [pc, #156]	@ (8000708 <uart_init+0x1b8>)
 800066a:	675a      	str	r2, [r3, #116]	@ 0x74
 800066c:	4b26      	ldr	r3, [pc, #152]	@ (8000708 <uart_init+0x1b8>)
 800066e:	4a24      	ldr	r2, [pc, #144]	@ (8000700 <uart_init+0x1b0>)
 8000670:	629a      	str	r2, [r3, #40]	@ 0x28

    // 5. Configure DMA for UART1_TX
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8000672:	4b27      	ldr	r3, [pc, #156]	@ (8000710 <uart_init+0x1c0>)
 8000674:	4a27      	ldr	r2, [pc, #156]	@ (8000714 <uart_init+0x1c4>)
 8000676:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 8000678:	4b25      	ldr	r3, [pc, #148]	@ (8000710 <uart_init+0x1c0>)
 800067a:	2202      	movs	r2, #2
 800067c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800067e:	4b24      	ldr	r3, [pc, #144]	@ (8000710 <uart_init+0x1c0>)
 8000680:	2210      	movs	r2, #16
 8000682:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000684:	4b22      	ldr	r3, [pc, #136]	@ (8000710 <uart_init+0x1c0>)
 8000686:	2200      	movs	r2, #0
 8000688:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800068a:	4b21      	ldr	r3, [pc, #132]	@ (8000710 <uart_init+0x1c0>)
 800068c:	2280      	movs	r2, #128	@ 0x80
 800068e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000690:	4b1f      	ldr	r3, [pc, #124]	@ (8000710 <uart_init+0x1c0>)
 8000692:	2200      	movs	r2, #0
 8000694:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000696:	4b1e      	ldr	r3, [pc, #120]	@ (8000710 <uart_init+0x1c0>)
 8000698:	2200      	movs	r2, #0
 800069a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800069c:	4b1c      	ldr	r3, [pc, #112]	@ (8000710 <uart_init+0x1c0>)
 800069e:	2200      	movs	r2, #0
 80006a0:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80006a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000710 <uart_init+0x1c0>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	621a      	str	r2, [r3, #32]

    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80006a8:	4819      	ldr	r0, [pc, #100]	@ (8000710 <uart_init+0x1c0>)
 80006aa:	f000 fb39 	bl	8000d20 <HAL_DMA_Init>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <uart_init+0x168>
        Error_Handler();
 80006b4:	f000 f898 	bl	80007e8 <Error_Handler>

    __HAL_LINKDMA(&huart1, hdmatx, hdma_usart1_tx);
 80006b8:	4b11      	ldr	r3, [pc, #68]	@ (8000700 <uart_init+0x1b0>)
 80006ba:	4a15      	ldr	r2, [pc, #84]	@ (8000710 <uart_init+0x1c0>)
 80006bc:	671a      	str	r2, [r3, #112]	@ 0x70
 80006be:	4b14      	ldr	r3, [pc, #80]	@ (8000710 <uart_init+0x1c0>)
 80006c0:	4a0f      	ldr	r2, [pc, #60]	@ (8000700 <uart_init+0x1b0>)
 80006c2:	629a      	str	r2, [r3, #40]	@ 0x28

    // 6. Enable DMA interrupt priorities
    HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80006c4:	2200      	movs	r2, #0
 80006c6:	2100      	movs	r1, #0
 80006c8:	200e      	movs	r0, #14
 80006ca:	f000 faf2 	bl	8000cb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80006ce:	200e      	movs	r0, #14
 80006d0:	f000 fb0b 	bl	8000cea <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80006d4:	2200      	movs	r2, #0
 80006d6:	2100      	movs	r1, #0
 80006d8:	200f      	movs	r0, #15
 80006da:	f000 faea 	bl	8000cb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80006de:	200f      	movs	r0, #15
 80006e0:	f000 fb03 	bl	8000cea <HAL_NVIC_EnableIRQ>

    // Enable UART1 interrupt for DMA complete events
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 80006e4:	2200      	movs	r2, #0
 80006e6:	2101      	movs	r1, #1
 80006e8:	2025      	movs	r0, #37	@ 0x25
 80006ea:	f000 fae2 	bl	8000cb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80006ee:	2025      	movs	r0, #37	@ 0x25
 80006f0:	f000 fafb 	bl	8000cea <HAL_NVIC_EnableIRQ>
}
 80006f4:	bf00      	nop
 80006f6:	3720      	adds	r7, #32
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	40021000 	.word	0x40021000
 8000700:	20000040 	.word	0x20000040
 8000704:	40013800 	.word	0x40013800
 8000708:	20000110 	.word	0x20000110
 800070c:	40020058 	.word	0x40020058
 8000710:	200000c8 	.word	0x200000c8
 8000714:	40020044 	.word	0x40020044

08000718 <led_init>:

void led_init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b086      	sub	sp, #24
 800071c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	1d3b      	adds	r3, r7, #4
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
 8000724:	605a      	str	r2, [r3, #4]
 8000726:	609a      	str	r2, [r3, #8]
 8000728:	60da      	str	r2, [r3, #12]
 800072a:	611a      	str	r2, [r3, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800072c:	4b0e      	ldr	r3, [pc, #56]	@ (8000768 <led_init+0x50>)
 800072e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000730:	4a0d      	ldr	r2, [pc, #52]	@ (8000768 <led_init+0x50>)
 8000732:	f043 0301 	orr.w	r3, r3, #1
 8000736:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000738:	4b0b      	ldr	r3, [pc, #44]	@ (8000768 <led_init+0x50>)
 800073a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800073c:	f003 0301 	and.w	r3, r3, #1
 8000740:	603b      	str	r3, [r7, #0]
 8000742:	683b      	ldr	r3, [r7, #0]

    GPIO_InitStruct.Pin = LED_PIN;
 8000744:	2320      	movs	r3, #32
 8000746:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000748:	2301      	movs	r3, #1
 800074a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074c:	2300      	movs	r3, #0
 800074e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000750:	2300      	movs	r3, #0
 8000752:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(LED_PORT, &GPIO_InitStruct);
 8000754:	1d3b      	adds	r3, r7, #4
 8000756:	4619      	mov	r1, r3
 8000758:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800075c:	f000 fd56 	bl	800120c <HAL_GPIO_Init>
}
 8000760:	bf00      	nop
 8000762:	3718      	adds	r7, #24
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	40021000 	.word	0x40021000

0800076c <DMA1_Channel4_IRQHandler>:

// DMA IRQ Handlers
void DMA1_Channel4_IRQHandler(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000770:	4802      	ldr	r0, [pc, #8]	@ (800077c <DMA1_Channel4_IRQHandler+0x10>)
 8000772:	f000 fc6c 	bl	800104e <HAL_DMA_IRQHandler>
}
 8000776:	bf00      	nop
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	200000c8 	.word	0x200000c8

08000780 <DMA1_Channel5_IRQHandler>:

void DMA1_Channel5_IRQHandler(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000784:	4802      	ldr	r0, [pc, #8]	@ (8000790 <DMA1_Channel5_IRQHandler+0x10>)
 8000786:	f000 fc62 	bl	800104e <HAL_DMA_IRQHandler>
}
 800078a:	bf00      	nop
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	20000110 	.word	0x20000110

08000794 <USART1_IRQHandler>:

// UART interrupt handler (optional if using DMA complete callbacks)
void USART1_IRQHandler(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(&huart1);
 8000798:	4802      	ldr	r0, [pc, #8]	@ (80007a4 <USART1_IRQHandler+0x10>)
 800079a:	f001 fd91 	bl	80022c0 <HAL_UART_IRQHandler>
}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000040 	.word	0x20000040

080007a8 <SysTick_Handler>:

// HAL tick handler
void SysTick_Handler(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
    HAL_IncTick();
 80007ac:	f000 f962 	bl	8000a74 <HAL_IncTick>
}
 80007b0:	bf00      	nop
 80007b2:	bd80      	pop	{r7, pc}

080007b4 <HAL_UART_TxCpltCallback>:

// Optional: DMA complete callbacks
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
    HAL_GPIO_TogglePin(LED_PORT, LED_PIN);  // blink when TX complete
 80007bc:	2120      	movs	r1, #32
 80007be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007c2:	f000 fecd 	bl	8001560 <HAL_GPIO_TogglePin>
}
 80007c6:	bf00      	nop
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80007ce:	b580      	push	{r7, lr}
 80007d0:	b082      	sub	sp, #8
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	6078      	str	r0, [r7, #4]
    HAL_GPIO_TogglePin(LED_PORT, LED_PIN);  // blink when RX complete
 80007d6:	2120      	movs	r1, #32
 80007d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007dc:	f000 fec0 	bl	8001560 <HAL_GPIO_TogglePin>
}
 80007e0:	bf00      	nop
 80007e2:	3708      	adds	r7, #8
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <Error_Handler>:

// Error handler
void Error_Handler(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
    while (1)
    {
        HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 80007ec:	2120      	movs	r1, #32
 80007ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007f2:	f000 feb5 	bl	8001560 <HAL_GPIO_TogglePin>
        HAL_Delay(200);
 80007f6:	20c8      	movs	r0, #200	@ 0xc8
 80007f8:	f000 f95c 	bl	8000ab4 <HAL_Delay>
        HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 80007fc:	bf00      	nop
 80007fe:	e7f5      	b.n	80007ec <Error_Handler+0x4>

08000800 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000806:	4b0f      	ldr	r3, [pc, #60]	@ (8000844 <HAL_MspInit+0x44>)
 8000808:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800080a:	4a0e      	ldr	r2, [pc, #56]	@ (8000844 <HAL_MspInit+0x44>)
 800080c:	f043 0301 	orr.w	r3, r3, #1
 8000810:	6613      	str	r3, [r2, #96]	@ 0x60
 8000812:	4b0c      	ldr	r3, [pc, #48]	@ (8000844 <HAL_MspInit+0x44>)
 8000814:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000816:	f003 0301 	and.w	r3, r3, #1
 800081a:	607b      	str	r3, [r7, #4]
 800081c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800081e:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <HAL_MspInit+0x44>)
 8000820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000822:	4a08      	ldr	r2, [pc, #32]	@ (8000844 <HAL_MspInit+0x44>)
 8000824:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000828:	6593      	str	r3, [r2, #88]	@ 0x58
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <HAL_MspInit+0x44>)
 800082c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800082e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000832:	603b      	str	r3, [r7, #0]
 8000834:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000836:	bf00      	nop
 8000838:	370c      	adds	r7, #12
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	40021000 	.word	0x40021000

08000848 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b0ac      	sub	sp, #176	@ 0xb0
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000850:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000854:	2200      	movs	r2, #0
 8000856:	601a      	str	r2, [r3, #0]
 8000858:	605a      	str	r2, [r3, #4]
 800085a:	609a      	str	r2, [r3, #8]
 800085c:	60da      	str	r2, [r3, #12]
 800085e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000860:	f107 0314 	add.w	r3, r7, #20
 8000864:	2288      	movs	r2, #136	@ 0x88
 8000866:	2100      	movs	r1, #0
 8000868:	4618      	mov	r0, r3
 800086a:	f002 ff6a 	bl	8003742 <memset>
  if(huart->Instance==USART2)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4a21      	ldr	r2, [pc, #132]	@ (80008f8 <HAL_UART_MspInit+0xb0>)
 8000874:	4293      	cmp	r3, r2
 8000876:	d13b      	bne.n	80008f0 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000878:	2302      	movs	r3, #2
 800087a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800087c:	2300      	movs	r3, #0
 800087e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000880:	f107 0314 	add.w	r3, r7, #20
 8000884:	4618      	mov	r0, r3
 8000886:	f000 ff49 	bl	800171c <HAL_RCCEx_PeriphCLKConfig>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000890:	f7ff ffaa 	bl	80007e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000894:	4b19      	ldr	r3, [pc, #100]	@ (80008fc <HAL_UART_MspInit+0xb4>)
 8000896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000898:	4a18      	ldr	r2, [pc, #96]	@ (80008fc <HAL_UART_MspInit+0xb4>)
 800089a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800089e:	6593      	str	r3, [r2, #88]	@ 0x58
 80008a0:	4b16      	ldr	r3, [pc, #88]	@ (80008fc <HAL_UART_MspInit+0xb4>)
 80008a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008a8:	613b      	str	r3, [r7, #16]
 80008aa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ac:	4b13      	ldr	r3, [pc, #76]	@ (80008fc <HAL_UART_MspInit+0xb4>)
 80008ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008b0:	4a12      	ldr	r2, [pc, #72]	@ (80008fc <HAL_UART_MspInit+0xb4>)
 80008b2:	f043 0301 	orr.w	r3, r3, #1
 80008b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008b8:	4b10      	ldr	r3, [pc, #64]	@ (80008fc <HAL_UART_MspInit+0xb4>)
 80008ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008bc:	f003 0301 	and.w	r3, r3, #1
 80008c0:	60fb      	str	r3, [r7, #12]
 80008c2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008c4:	230c      	movs	r3, #12
 80008c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ca:	2302      	movs	r3, #2
 80008cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d6:	2303      	movs	r3, #3
 80008d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008dc:	2307      	movs	r3, #7
 80008de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80008e6:	4619      	mov	r1, r3
 80008e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008ec:	f000 fc8e 	bl	800120c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80008f0:	bf00      	nop
 80008f2:	37b0      	adds	r7, #176	@ 0xb0
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	40004400 	.word	0x40004400
 80008fc:	40021000 	.word	0x40021000

08000900 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000904:	bf00      	nop
 8000906:	e7fd      	b.n	8000904 <NMI_Handler+0x4>

08000908 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800090c:	bf00      	nop
 800090e:	e7fd      	b.n	800090c <HardFault_Handler+0x4>

08000910 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000914:	bf00      	nop
 8000916:	e7fd      	b.n	8000914 <MemManage_Handler+0x4>

08000918 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800091c:	bf00      	nop
 800091e:	e7fd      	b.n	800091c <BusFault_Handler+0x4>

08000920 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000924:	bf00      	nop
 8000926:	e7fd      	b.n	8000924 <UsageFault_Handler+0x4>

08000928 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800092c:	bf00      	nop
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr

08000936 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000936:	b480      	push	{r7}
 8000938:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800093a:	bf00      	nop
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr

08000944 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000948:	bf00      	nop
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
	...

08000954 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000958:	4b06      	ldr	r3, [pc, #24]	@ (8000974 <SystemInit+0x20>)
 800095a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800095e:	4a05      	ldr	r2, [pc, #20]	@ (8000974 <SystemInit+0x20>)
 8000960:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000964:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000968:	bf00      	nop
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr
 8000972:	bf00      	nop
 8000974:	e000ed00 	.word	0xe000ed00

08000978 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000978:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009b0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800097c:	f7ff ffea 	bl	8000954 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000980:	480c      	ldr	r0, [pc, #48]	@ (80009b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000982:	490d      	ldr	r1, [pc, #52]	@ (80009b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000984:	4a0d      	ldr	r2, [pc, #52]	@ (80009bc <LoopForever+0xe>)
  movs r3, #0
 8000986:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000988:	e002      	b.n	8000990 <LoopCopyDataInit>

0800098a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800098a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800098c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800098e:	3304      	adds	r3, #4

08000990 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000990:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000992:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000994:	d3f9      	bcc.n	800098a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000996:	4a0a      	ldr	r2, [pc, #40]	@ (80009c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000998:	4c0a      	ldr	r4, [pc, #40]	@ (80009c4 <LoopForever+0x16>)
  movs r3, #0
 800099a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800099c:	e001      	b.n	80009a2 <LoopFillZerobss>

0800099e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800099e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009a0:	3204      	adds	r2, #4

080009a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009a4:	d3fb      	bcc.n	800099e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009a6:	f002 fed5 	bl	8003754 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80009aa:	f7ff fda3 	bl	80004f4 <main>

080009ae <LoopForever>:

LoopForever:
    b LoopForever
 80009ae:	e7fe      	b.n	80009ae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80009b0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80009b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009b8:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 80009bc:	080037fc 	.word	0x080037fc
  ldr r2, =_sbss
 80009c0:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 80009c4:	2000015c 	.word	0x2000015c

080009c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009c8:	e7fe      	b.n	80009c8 <ADC1_2_IRQHandler>

080009ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b082      	sub	sp, #8
 80009ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80009d0:	2300      	movs	r3, #0
 80009d2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009d4:	2003      	movs	r0, #3
 80009d6:	f000 f961 	bl	8000c9c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009da:	200f      	movs	r0, #15
 80009dc:	f000 f80e 	bl	80009fc <HAL_InitTick>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d002      	beq.n	80009ec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80009e6:	2301      	movs	r3, #1
 80009e8:	71fb      	strb	r3, [r7, #7]
 80009ea:	e001      	b.n	80009f0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80009ec:	f7ff ff08 	bl	8000800 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80009f0:	79fb      	ldrb	r3, [r7, #7]
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
	...

080009fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a04:	2300      	movs	r3, #0
 8000a06:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000a08:	4b17      	ldr	r3, [pc, #92]	@ (8000a68 <HAL_InitTick+0x6c>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d023      	beq.n	8000a58 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000a10:	4b16      	ldr	r3, [pc, #88]	@ (8000a6c <HAL_InitTick+0x70>)
 8000a12:	681a      	ldr	r2, [r3, #0]
 8000a14:	4b14      	ldr	r3, [pc, #80]	@ (8000a68 <HAL_InitTick+0x6c>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	4619      	mov	r1, r3
 8000a1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a26:	4618      	mov	r0, r3
 8000a28:	f000 f96d 	bl	8000d06 <HAL_SYSTICK_Config>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d10f      	bne.n	8000a52 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	2b0f      	cmp	r3, #15
 8000a36:	d809      	bhi.n	8000a4c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	6879      	ldr	r1, [r7, #4]
 8000a3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a40:	f000 f937 	bl	8000cb2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a44:	4a0a      	ldr	r2, [pc, #40]	@ (8000a70 <HAL_InitTick+0x74>)
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	6013      	str	r3, [r2, #0]
 8000a4a:	e007      	b.n	8000a5c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	73fb      	strb	r3, [r7, #15]
 8000a50:	e004      	b.n	8000a5c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a52:	2301      	movs	r3, #1
 8000a54:	73fb      	strb	r3, [r7, #15]
 8000a56:	e001      	b.n	8000a5c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a5e:	4618      	mov	r0, r3
 8000a60:	3710      	adds	r7, #16
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	20000020 	.word	0x20000020
 8000a6c:	20000018 	.word	0x20000018
 8000a70:	2000001c 	.word	0x2000001c

08000a74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a78:	4b06      	ldr	r3, [pc, #24]	@ (8000a94 <HAL_IncTick+0x20>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	4b06      	ldr	r3, [pc, #24]	@ (8000a98 <HAL_IncTick+0x24>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	4413      	add	r3, r2
 8000a84:	4a04      	ldr	r2, [pc, #16]	@ (8000a98 <HAL_IncTick+0x24>)
 8000a86:	6013      	str	r3, [r2, #0]
}
 8000a88:	bf00      	nop
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	20000020 	.word	0x20000020
 8000a98:	20000158 	.word	0x20000158

08000a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000aa0:	4b03      	ldr	r3, [pc, #12]	@ (8000ab0 <HAL_GetTick+0x14>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	20000158 	.word	0x20000158

08000ab4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b084      	sub	sp, #16
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000abc:	f7ff ffee 	bl	8000a9c <HAL_GetTick>
 8000ac0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000acc:	d005      	beq.n	8000ada <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000ace:	4b0a      	ldr	r3, [pc, #40]	@ (8000af8 <HAL_Delay+0x44>)
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	4413      	add	r3, r2
 8000ad8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ada:	bf00      	nop
 8000adc:	f7ff ffde 	bl	8000a9c <HAL_GetTick>
 8000ae0:	4602      	mov	r2, r0
 8000ae2:	68bb      	ldr	r3, [r7, #8]
 8000ae4:	1ad3      	subs	r3, r2, r3
 8000ae6:	68fa      	ldr	r2, [r7, #12]
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	d8f7      	bhi.n	8000adc <HAL_Delay+0x28>
  {
  }
}
 8000aec:	bf00      	nop
 8000aee:	bf00      	nop
 8000af0:	3710      	adds	r7, #16
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	20000020 	.word	0x20000020

08000afc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b085      	sub	sp, #20
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	f003 0307 	and.w	r3, r3, #7
 8000b0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b40 <__NVIC_SetPriorityGrouping+0x44>)
 8000b0e:	68db      	ldr	r3, [r3, #12]
 8000b10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b12:	68ba      	ldr	r2, [r7, #8]
 8000b14:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b18:	4013      	ands	r3, r2
 8000b1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b20:	68bb      	ldr	r3, [r7, #8]
 8000b22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b24:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b2e:	4a04      	ldr	r2, [pc, #16]	@ (8000b40 <__NVIC_SetPriorityGrouping+0x44>)
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	60d3      	str	r3, [r2, #12]
}
 8000b34:	bf00      	nop
 8000b36:	3714      	adds	r7, #20
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr
 8000b40:	e000ed00 	.word	0xe000ed00

08000b44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b48:	4b04      	ldr	r3, [pc, #16]	@ (8000b5c <__NVIC_GetPriorityGrouping+0x18>)
 8000b4a:	68db      	ldr	r3, [r3, #12]
 8000b4c:	0a1b      	lsrs	r3, r3, #8
 8000b4e:	f003 0307 	and.w	r3, r3, #7
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr
 8000b5c:	e000ed00 	.word	0xe000ed00

08000b60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	4603      	mov	r3, r0
 8000b68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	db0b      	blt.n	8000b8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	f003 021f 	and.w	r2, r3, #31
 8000b78:	4907      	ldr	r1, [pc, #28]	@ (8000b98 <__NVIC_EnableIRQ+0x38>)
 8000b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b7e:	095b      	lsrs	r3, r3, #5
 8000b80:	2001      	movs	r0, #1
 8000b82:	fa00 f202 	lsl.w	r2, r0, r2
 8000b86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b8a:	bf00      	nop
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	e000e100 	.word	0xe000e100

08000b9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	6039      	str	r1, [r7, #0]
 8000ba6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	db0a      	blt.n	8000bc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	b2da      	uxtb	r2, r3
 8000bb4:	490c      	ldr	r1, [pc, #48]	@ (8000be8 <__NVIC_SetPriority+0x4c>)
 8000bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bba:	0112      	lsls	r2, r2, #4
 8000bbc:	b2d2      	uxtb	r2, r2
 8000bbe:	440b      	add	r3, r1
 8000bc0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bc4:	e00a      	b.n	8000bdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	b2da      	uxtb	r2, r3
 8000bca:	4908      	ldr	r1, [pc, #32]	@ (8000bec <__NVIC_SetPriority+0x50>)
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	f003 030f 	and.w	r3, r3, #15
 8000bd2:	3b04      	subs	r3, #4
 8000bd4:	0112      	lsls	r2, r2, #4
 8000bd6:	b2d2      	uxtb	r2, r2
 8000bd8:	440b      	add	r3, r1
 8000bda:	761a      	strb	r2, [r3, #24]
}
 8000bdc:	bf00      	nop
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr
 8000be8:	e000e100 	.word	0xe000e100
 8000bec:	e000ed00 	.word	0xe000ed00

08000bf0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b089      	sub	sp, #36	@ 0x24
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	60f8      	str	r0, [r7, #12]
 8000bf8:	60b9      	str	r1, [r7, #8]
 8000bfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	f003 0307 	and.w	r3, r3, #7
 8000c02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c04:	69fb      	ldr	r3, [r7, #28]
 8000c06:	f1c3 0307 	rsb	r3, r3, #7
 8000c0a:	2b04      	cmp	r3, #4
 8000c0c:	bf28      	it	cs
 8000c0e:	2304      	movcs	r3, #4
 8000c10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c12:	69fb      	ldr	r3, [r7, #28]
 8000c14:	3304      	adds	r3, #4
 8000c16:	2b06      	cmp	r3, #6
 8000c18:	d902      	bls.n	8000c20 <NVIC_EncodePriority+0x30>
 8000c1a:	69fb      	ldr	r3, [r7, #28]
 8000c1c:	3b03      	subs	r3, #3
 8000c1e:	e000      	b.n	8000c22 <NVIC_EncodePriority+0x32>
 8000c20:	2300      	movs	r3, #0
 8000c22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c24:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2e:	43da      	mvns	r2, r3
 8000c30:	68bb      	ldr	r3, [r7, #8]
 8000c32:	401a      	ands	r2, r3
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c38:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c42:	43d9      	mvns	r1, r3
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c48:	4313      	orrs	r3, r2
         );
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3724      	adds	r7, #36	@ 0x24
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
	...

08000c58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	3b01      	subs	r3, #1
 8000c64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c68:	d301      	bcc.n	8000c6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	e00f      	b.n	8000c8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c98 <SysTick_Config+0x40>)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	3b01      	subs	r3, #1
 8000c74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c76:	210f      	movs	r1, #15
 8000c78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c7c:	f7ff ff8e 	bl	8000b9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c80:	4b05      	ldr	r3, [pc, #20]	@ (8000c98 <SysTick_Config+0x40>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c86:	4b04      	ldr	r3, [pc, #16]	@ (8000c98 <SysTick_Config+0x40>)
 8000c88:	2207      	movs	r2, #7
 8000c8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c8c:	2300      	movs	r3, #0
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3708      	adds	r7, #8
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	e000e010 	.word	0xe000e010

08000c9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ca4:	6878      	ldr	r0, [r7, #4]
 8000ca6:	f7ff ff29 	bl	8000afc <__NVIC_SetPriorityGrouping>
}
 8000caa:	bf00      	nop
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}

08000cb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cb2:	b580      	push	{r7, lr}
 8000cb4:	b086      	sub	sp, #24
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	4603      	mov	r3, r0
 8000cba:	60b9      	str	r1, [r7, #8]
 8000cbc:	607a      	str	r2, [r7, #4]
 8000cbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000cc4:	f7ff ff3e 	bl	8000b44 <__NVIC_GetPriorityGrouping>
 8000cc8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cca:	687a      	ldr	r2, [r7, #4]
 8000ccc:	68b9      	ldr	r1, [r7, #8]
 8000cce:	6978      	ldr	r0, [r7, #20]
 8000cd0:	f7ff ff8e 	bl	8000bf0 <NVIC_EncodePriority>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cda:	4611      	mov	r1, r2
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f7ff ff5d 	bl	8000b9c <__NVIC_SetPriority>
}
 8000ce2:	bf00      	nop
 8000ce4:	3718      	adds	r7, #24
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}

08000cea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cea:	b580      	push	{r7, lr}
 8000cec:	b082      	sub	sp, #8
 8000cee:	af00      	add	r7, sp, #0
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff ff31 	bl	8000b60 <__NVIC_EnableIRQ>
}
 8000cfe:	bf00      	nop
 8000d00:	3708      	adds	r7, #8
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b082      	sub	sp, #8
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d0e:	6878      	ldr	r0, [r7, #4]
 8000d10:	f7ff ffa2 	bl	8000c58 <SysTick_Config>
 8000d14:	4603      	mov	r3, r0
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	3708      	adds	r7, #8
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
	...

08000d20 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b085      	sub	sp, #20
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d101      	bne.n	8000d32 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e098      	b.n	8000e64 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	461a      	mov	r2, r3
 8000d38:	4b4d      	ldr	r3, [pc, #308]	@ (8000e70 <HAL_DMA_Init+0x150>)
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	d80f      	bhi.n	8000d5e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	461a      	mov	r2, r3
 8000d44:	4b4b      	ldr	r3, [pc, #300]	@ (8000e74 <HAL_DMA_Init+0x154>)
 8000d46:	4413      	add	r3, r2
 8000d48:	4a4b      	ldr	r2, [pc, #300]	@ (8000e78 <HAL_DMA_Init+0x158>)
 8000d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8000d4e:	091b      	lsrs	r3, r3, #4
 8000d50:	009a      	lsls	r2, r3, #2
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	4a48      	ldr	r2, [pc, #288]	@ (8000e7c <HAL_DMA_Init+0x15c>)
 8000d5a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d5c:	e00e      	b.n	8000d7c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	461a      	mov	r2, r3
 8000d64:	4b46      	ldr	r3, [pc, #280]	@ (8000e80 <HAL_DMA_Init+0x160>)
 8000d66:	4413      	add	r3, r2
 8000d68:	4a43      	ldr	r2, [pc, #268]	@ (8000e78 <HAL_DMA_Init+0x158>)
 8000d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8000d6e:	091b      	lsrs	r3, r3, #4
 8000d70:	009a      	lsls	r2, r3, #2
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4a42      	ldr	r2, [pc, #264]	@ (8000e84 <HAL_DMA_Init+0x164>)
 8000d7a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2202      	movs	r2, #2
 8000d80:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8000d92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000d96:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000da0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	691b      	ldr	r3, [r3, #16]
 8000da6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000dac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	699b      	ldr	r3, [r3, #24]
 8000db2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000db8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6a1b      	ldr	r3, [r3, #32]
 8000dbe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000dc0:	68fa      	ldr	r2, [r7, #12]
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	68fa      	ldr	r2, [r7, #12]
 8000dcc:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	689b      	ldr	r3, [r3, #8]
 8000dd2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000dd6:	d039      	beq.n	8000e4c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ddc:	4a27      	ldr	r2, [pc, #156]	@ (8000e7c <HAL_DMA_Init+0x15c>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d11a      	bne.n	8000e18 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000de2:	4b29      	ldr	r3, [pc, #164]	@ (8000e88 <HAL_DMA_Init+0x168>)
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dea:	f003 031c 	and.w	r3, r3, #28
 8000dee:	210f      	movs	r1, #15
 8000df0:	fa01 f303 	lsl.w	r3, r1, r3
 8000df4:	43db      	mvns	r3, r3
 8000df6:	4924      	ldr	r1, [pc, #144]	@ (8000e88 <HAL_DMA_Init+0x168>)
 8000df8:	4013      	ands	r3, r2
 8000dfa:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000dfc:	4b22      	ldr	r3, [pc, #136]	@ (8000e88 <HAL_DMA_Init+0x168>)
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	6859      	ldr	r1, [r3, #4]
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e08:	f003 031c 	and.w	r3, r3, #28
 8000e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e10:	491d      	ldr	r1, [pc, #116]	@ (8000e88 <HAL_DMA_Init+0x168>)
 8000e12:	4313      	orrs	r3, r2
 8000e14:	600b      	str	r3, [r1, #0]
 8000e16:	e019      	b.n	8000e4c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000e18:	4b1c      	ldr	r3, [pc, #112]	@ (8000e8c <HAL_DMA_Init+0x16c>)
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e20:	f003 031c 	and.w	r3, r3, #28
 8000e24:	210f      	movs	r1, #15
 8000e26:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2a:	43db      	mvns	r3, r3
 8000e2c:	4917      	ldr	r1, [pc, #92]	@ (8000e8c <HAL_DMA_Init+0x16c>)
 8000e2e:	4013      	ands	r3, r2
 8000e30:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000e32:	4b16      	ldr	r3, [pc, #88]	@ (8000e8c <HAL_DMA_Init+0x16c>)
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6859      	ldr	r1, [r3, #4]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e3e:	f003 031c 	and.w	r3, r3, #28
 8000e42:	fa01 f303 	lsl.w	r3, r1, r3
 8000e46:	4911      	ldr	r1, [pc, #68]	@ (8000e8c <HAL_DMA_Init+0x16c>)
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2200      	movs	r2, #0
 8000e50:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2201      	movs	r2, #1
 8000e56:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8000e62:	2300      	movs	r3, #0
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3714      	adds	r7, #20
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr
 8000e70:	40020407 	.word	0x40020407
 8000e74:	bffdfff8 	.word	0xbffdfff8
 8000e78:	cccccccd 	.word	0xcccccccd
 8000e7c:	40020000 	.word	0x40020000
 8000e80:	bffdfbf8 	.word	0xbffdfbf8
 8000e84:	40020400 	.word	0x40020400
 8000e88:	400200a8 	.word	0x400200a8
 8000e8c:	400204a8 	.word	0x400204a8

08000e90 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b086      	sub	sp, #24
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	60f8      	str	r0, [r7, #12]
 8000e98:	60b9      	str	r1, [r7, #8]
 8000e9a:	607a      	str	r2, [r7, #4]
 8000e9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d101      	bne.n	8000eb0 <HAL_DMA_Start_IT+0x20>
 8000eac:	2302      	movs	r3, #2
 8000eae:	e04b      	b.n	8000f48 <HAL_DMA_Start_IT+0xb8>
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d13a      	bne.n	8000f3a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	2202      	movs	r2, #2
 8000ec8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	2200      	movs	r2, #0
 8000ed0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f022 0201 	bic.w	r2, r2, #1
 8000ee0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	687a      	ldr	r2, [r7, #4]
 8000ee6:	68b9      	ldr	r1, [r7, #8]
 8000ee8:	68f8      	ldr	r0, [r7, #12]
 8000eea:	f000 f95f 	bl	80011ac <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d008      	beq.n	8000f08 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f042 020e 	orr.w	r2, r2, #14
 8000f04:	601a      	str	r2, [r3, #0]
 8000f06:	e00f      	b.n	8000f28 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f022 0204 	bic.w	r2, r2, #4
 8000f16:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f042 020a 	orr.w	r2, r2, #10
 8000f26:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f042 0201 	orr.w	r2, r2, #1
 8000f36:	601a      	str	r2, [r3, #0]
 8000f38:	e005      	b.n	8000f46 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8000f42:	2302      	movs	r3, #2
 8000f44:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8000f46:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3718      	adds	r7, #24
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b085      	sub	sp, #20
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	2b02      	cmp	r3, #2
 8000f66:	d008      	beq.n	8000f7a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2204      	movs	r2, #4
 8000f6c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2200      	movs	r2, #0
 8000f72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	e022      	b.n	8000fc0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f022 020e 	bic.w	r2, r2, #14
 8000f88:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f022 0201 	bic.w	r2, r2, #1
 8000f98:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f9e:	f003 021c 	and.w	r2, r3, #28
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	fa01 f202 	lsl.w	r2, r1, r2
 8000fac:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8000fbe:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3714      	adds	r7, #20
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr

08000fcc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	d005      	beq.n	8000ff0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2204      	movs	r2, #4
 8000fe8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	73fb      	strb	r3, [r7, #15]
 8000fee:	e029      	b.n	8001044 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f022 020e 	bic.w	r2, r2, #14
 8000ffe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f022 0201 	bic.w	r2, r2, #1
 800100e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001014:	f003 021c 	and.w	r2, r3, #28
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800101c:	2101      	movs	r1, #1
 800101e:	fa01 f202 	lsl.w	r2, r1, r2
 8001022:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2201      	movs	r2, #1
 8001028:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2200      	movs	r2, #0
 8001030:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001038:	2b00      	cmp	r3, #0
 800103a:	d003      	beq.n	8001044 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	4798      	blx	r3
    }
  }
  return status;
 8001044:	7bfb      	ldrb	r3, [r7, #15]
}
 8001046:	4618      	mov	r0, r3
 8001048:	3710      	adds	r7, #16
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	b084      	sub	sp, #16
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800106a:	f003 031c 	and.w	r3, r3, #28
 800106e:	2204      	movs	r2, #4
 8001070:	409a      	lsls	r2, r3
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	4013      	ands	r3, r2
 8001076:	2b00      	cmp	r3, #0
 8001078:	d026      	beq.n	80010c8 <HAL_DMA_IRQHandler+0x7a>
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	f003 0304 	and.w	r3, r3, #4
 8001080:	2b00      	cmp	r3, #0
 8001082:	d021      	beq.n	80010c8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f003 0320 	and.w	r3, r3, #32
 800108e:	2b00      	cmp	r3, #0
 8001090:	d107      	bne.n	80010a2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f022 0204 	bic.w	r2, r2, #4
 80010a0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010a6:	f003 021c 	and.w	r2, r3, #28
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ae:	2104      	movs	r1, #4
 80010b0:	fa01 f202 	lsl.w	r2, r1, r2
 80010b4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d071      	beq.n	80011a2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80010c6:	e06c      	b.n	80011a2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010cc:	f003 031c 	and.w	r3, r3, #28
 80010d0:	2202      	movs	r2, #2
 80010d2:	409a      	lsls	r2, r3
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	4013      	ands	r3, r2
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d02e      	beq.n	800113a <HAL_DMA_IRQHandler+0xec>
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	f003 0302 	and.w	r3, r3, #2
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d029      	beq.n	800113a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f003 0320 	and.w	r3, r3, #32
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d10b      	bne.n	800110c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f022 020a 	bic.w	r2, r2, #10
 8001102:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2201      	movs	r2, #1
 8001108:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001110:	f003 021c 	and.w	r2, r3, #28
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001118:	2102      	movs	r1, #2
 800111a:	fa01 f202 	lsl.w	r2, r1, r2
 800111e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2200      	movs	r2, #0
 8001124:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800112c:	2b00      	cmp	r3, #0
 800112e:	d038      	beq.n	80011a2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001138:	e033      	b.n	80011a2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800113e:	f003 031c 	and.w	r3, r3, #28
 8001142:	2208      	movs	r2, #8
 8001144:	409a      	lsls	r2, r3
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	4013      	ands	r3, r2
 800114a:	2b00      	cmp	r3, #0
 800114c:	d02a      	beq.n	80011a4 <HAL_DMA_IRQHandler+0x156>
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	f003 0308 	and.w	r3, r3, #8
 8001154:	2b00      	cmp	r3, #0
 8001156:	d025      	beq.n	80011a4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f022 020e 	bic.w	r2, r2, #14
 8001166:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800116c:	f003 021c 	and.w	r2, r3, #28
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001174:	2101      	movs	r1, #1
 8001176:	fa01 f202 	lsl.w	r2, r1, r2
 800117a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2201      	movs	r2, #1
 8001180:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2201      	movs	r2, #1
 8001186:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001196:	2b00      	cmp	r3, #0
 8001198:	d004      	beq.n	80011a4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80011a2:	bf00      	nop
 80011a4:	bf00      	nop
}
 80011a6:	3710      	adds	r7, #16
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b085      	sub	sp, #20
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	60f8      	str	r0, [r7, #12]
 80011b4:	60b9      	str	r1, [r7, #8]
 80011b6:	607a      	str	r2, [r7, #4]
 80011b8:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011be:	f003 021c 	and.w	r2, r3, #28
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c6:	2101      	movs	r1, #1
 80011c8:	fa01 f202 	lsl.w	r2, r1, r2
 80011cc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	683a      	ldr	r2, [r7, #0]
 80011d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	2b10      	cmp	r3, #16
 80011dc:	d108      	bne.n	80011f0 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	68ba      	ldr	r2, [r7, #8]
 80011ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80011ee:	e007      	b.n	8001200 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	68ba      	ldr	r2, [r7, #8]
 80011f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	60da      	str	r2, [r3, #12]
}
 8001200:	bf00      	nop
 8001202:	3714      	adds	r7, #20
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr

0800120c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800120c:	b480      	push	{r7}
 800120e:	b087      	sub	sp, #28
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001216:	2300      	movs	r3, #0
 8001218:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800121a:	e17f      	b.n	800151c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	2101      	movs	r1, #1
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	fa01 f303 	lsl.w	r3, r1, r3
 8001228:	4013      	ands	r3, r2
 800122a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	2b00      	cmp	r3, #0
 8001230:	f000 8171 	beq.w	8001516 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f003 0303 	and.w	r3, r3, #3
 800123c:	2b01      	cmp	r3, #1
 800123e:	d005      	beq.n	800124c <HAL_GPIO_Init+0x40>
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f003 0303 	and.w	r3, r3, #3
 8001248:	2b02      	cmp	r3, #2
 800124a:	d130      	bne.n	80012ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	2203      	movs	r2, #3
 8001258:	fa02 f303 	lsl.w	r3, r2, r3
 800125c:	43db      	mvns	r3, r3
 800125e:	693a      	ldr	r2, [r7, #16]
 8001260:	4013      	ands	r3, r2
 8001262:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	68da      	ldr	r2, [r3, #12]
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	005b      	lsls	r3, r3, #1
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	693a      	ldr	r2, [r7, #16]
 8001272:	4313      	orrs	r3, r2
 8001274:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	693a      	ldr	r2, [r7, #16]
 800127a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001282:	2201      	movs	r2, #1
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	fa02 f303 	lsl.w	r3, r2, r3
 800128a:	43db      	mvns	r3, r3
 800128c:	693a      	ldr	r2, [r7, #16]
 800128e:	4013      	ands	r3, r2
 8001290:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	091b      	lsrs	r3, r3, #4
 8001298:	f003 0201 	and.w	r2, r3, #1
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	693a      	ldr	r2, [r7, #16]
 80012ac:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f003 0303 	and.w	r3, r3, #3
 80012b6:	2b03      	cmp	r3, #3
 80012b8:	d118      	bne.n	80012ec <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80012c0:	2201      	movs	r2, #1
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	fa02 f303 	lsl.w	r3, r2, r3
 80012c8:	43db      	mvns	r3, r3
 80012ca:	693a      	ldr	r2, [r7, #16]
 80012cc:	4013      	ands	r3, r2
 80012ce:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	08db      	lsrs	r3, r3, #3
 80012d6:	f003 0201 	and.w	r2, r3, #1
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	fa02 f303 	lsl.w	r3, r2, r3
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	4313      	orrs	r3, r2
 80012e4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	693a      	ldr	r2, [r7, #16]
 80012ea:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f003 0303 	and.w	r3, r3, #3
 80012f4:	2b03      	cmp	r3, #3
 80012f6:	d017      	beq.n	8001328 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	005b      	lsls	r3, r3, #1
 8001302:	2203      	movs	r2, #3
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	43db      	mvns	r3, r3
 800130a:	693a      	ldr	r2, [r7, #16]
 800130c:	4013      	ands	r3, r2
 800130e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	689a      	ldr	r2, [r3, #8]
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	4313      	orrs	r3, r2
 8001320:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	693a      	ldr	r2, [r7, #16]
 8001326:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f003 0303 	and.w	r3, r3, #3
 8001330:	2b02      	cmp	r3, #2
 8001332:	d123      	bne.n	800137c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	08da      	lsrs	r2, r3, #3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	3208      	adds	r2, #8
 800133c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001340:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	f003 0307 	and.w	r3, r3, #7
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	220f      	movs	r2, #15
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	43db      	mvns	r3, r3
 8001352:	693a      	ldr	r2, [r7, #16]
 8001354:	4013      	ands	r3, r2
 8001356:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	691a      	ldr	r2, [r3, #16]
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	f003 0307 	and.w	r3, r3, #7
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	693a      	ldr	r2, [r7, #16]
 800136a:	4313      	orrs	r3, r2
 800136c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	08da      	lsrs	r2, r3, #3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	3208      	adds	r2, #8
 8001376:	6939      	ldr	r1, [r7, #16]
 8001378:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	005b      	lsls	r3, r3, #1
 8001386:	2203      	movs	r2, #3
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
 800138c:	43db      	mvns	r3, r3
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	4013      	ands	r3, r2
 8001392:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f003 0203 	and.w	r2, r3, #3
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	fa02 f303 	lsl.w	r3, r2, r3
 80013a4:	693a      	ldr	r2, [r7, #16]
 80013a6:	4313      	orrs	r3, r2
 80013a8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	693a      	ldr	r2, [r7, #16]
 80013ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	f000 80ac 	beq.w	8001516 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013be:	4b5f      	ldr	r3, [pc, #380]	@ (800153c <HAL_GPIO_Init+0x330>)
 80013c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013c2:	4a5e      	ldr	r2, [pc, #376]	@ (800153c <HAL_GPIO_Init+0x330>)
 80013c4:	f043 0301 	orr.w	r3, r3, #1
 80013c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80013ca:	4b5c      	ldr	r3, [pc, #368]	@ (800153c <HAL_GPIO_Init+0x330>)
 80013cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ce:	f003 0301 	and.w	r3, r3, #1
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80013d6:	4a5a      	ldr	r2, [pc, #360]	@ (8001540 <HAL_GPIO_Init+0x334>)
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	089b      	lsrs	r3, r3, #2
 80013dc:	3302      	adds	r3, #2
 80013de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	f003 0303 	and.w	r3, r3, #3
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	220f      	movs	r2, #15
 80013ee:	fa02 f303 	lsl.w	r3, r2, r3
 80013f2:	43db      	mvns	r3, r3
 80013f4:	693a      	ldr	r2, [r7, #16]
 80013f6:	4013      	ands	r3, r2
 80013f8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001400:	d025      	beq.n	800144e <HAL_GPIO_Init+0x242>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a4f      	ldr	r2, [pc, #316]	@ (8001544 <HAL_GPIO_Init+0x338>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d01f      	beq.n	800144a <HAL_GPIO_Init+0x23e>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4a4e      	ldr	r2, [pc, #312]	@ (8001548 <HAL_GPIO_Init+0x33c>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d019      	beq.n	8001446 <HAL_GPIO_Init+0x23a>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4a4d      	ldr	r2, [pc, #308]	@ (800154c <HAL_GPIO_Init+0x340>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d013      	beq.n	8001442 <HAL_GPIO_Init+0x236>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4a4c      	ldr	r2, [pc, #304]	@ (8001550 <HAL_GPIO_Init+0x344>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d00d      	beq.n	800143e <HAL_GPIO_Init+0x232>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4a4b      	ldr	r2, [pc, #300]	@ (8001554 <HAL_GPIO_Init+0x348>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d007      	beq.n	800143a <HAL_GPIO_Init+0x22e>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4a4a      	ldr	r2, [pc, #296]	@ (8001558 <HAL_GPIO_Init+0x34c>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d101      	bne.n	8001436 <HAL_GPIO_Init+0x22a>
 8001432:	2306      	movs	r3, #6
 8001434:	e00c      	b.n	8001450 <HAL_GPIO_Init+0x244>
 8001436:	2307      	movs	r3, #7
 8001438:	e00a      	b.n	8001450 <HAL_GPIO_Init+0x244>
 800143a:	2305      	movs	r3, #5
 800143c:	e008      	b.n	8001450 <HAL_GPIO_Init+0x244>
 800143e:	2304      	movs	r3, #4
 8001440:	e006      	b.n	8001450 <HAL_GPIO_Init+0x244>
 8001442:	2303      	movs	r3, #3
 8001444:	e004      	b.n	8001450 <HAL_GPIO_Init+0x244>
 8001446:	2302      	movs	r3, #2
 8001448:	e002      	b.n	8001450 <HAL_GPIO_Init+0x244>
 800144a:	2301      	movs	r3, #1
 800144c:	e000      	b.n	8001450 <HAL_GPIO_Init+0x244>
 800144e:	2300      	movs	r3, #0
 8001450:	697a      	ldr	r2, [r7, #20]
 8001452:	f002 0203 	and.w	r2, r2, #3
 8001456:	0092      	lsls	r2, r2, #2
 8001458:	4093      	lsls	r3, r2
 800145a:	693a      	ldr	r2, [r7, #16]
 800145c:	4313      	orrs	r3, r2
 800145e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001460:	4937      	ldr	r1, [pc, #220]	@ (8001540 <HAL_GPIO_Init+0x334>)
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	089b      	lsrs	r3, r3, #2
 8001466:	3302      	adds	r3, #2
 8001468:	693a      	ldr	r2, [r7, #16]
 800146a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800146e:	4b3b      	ldr	r3, [pc, #236]	@ (800155c <HAL_GPIO_Init+0x350>)
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	43db      	mvns	r3, r3
 8001478:	693a      	ldr	r2, [r7, #16]
 800147a:	4013      	ands	r3, r2
 800147c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001486:	2b00      	cmp	r3, #0
 8001488:	d003      	beq.n	8001492 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800148a:	693a      	ldr	r2, [r7, #16]
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	4313      	orrs	r3, r2
 8001490:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001492:	4a32      	ldr	r2, [pc, #200]	@ (800155c <HAL_GPIO_Init+0x350>)
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001498:	4b30      	ldr	r3, [pc, #192]	@ (800155c <HAL_GPIO_Init+0x350>)
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	43db      	mvns	r3, r3
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	4013      	ands	r3, r2
 80014a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d003      	beq.n	80014bc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80014b4:	693a      	ldr	r2, [r7, #16]
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80014bc:	4a27      	ldr	r2, [pc, #156]	@ (800155c <HAL_GPIO_Init+0x350>)
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80014c2:	4b26      	ldr	r3, [pc, #152]	@ (800155c <HAL_GPIO_Init+0x350>)
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	43db      	mvns	r3, r3
 80014cc:	693a      	ldr	r2, [r7, #16]
 80014ce:	4013      	ands	r3, r2
 80014d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d003      	beq.n	80014e6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80014de:	693a      	ldr	r2, [r7, #16]
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80014e6:	4a1d      	ldr	r2, [pc, #116]	@ (800155c <HAL_GPIO_Init+0x350>)
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80014ec:	4b1b      	ldr	r3, [pc, #108]	@ (800155c <HAL_GPIO_Init+0x350>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	43db      	mvns	r3, r3
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	4013      	ands	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001504:	2b00      	cmp	r3, #0
 8001506:	d003      	beq.n	8001510 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001508:	693a      	ldr	r2, [r7, #16]
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	4313      	orrs	r3, r2
 800150e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001510:	4a12      	ldr	r2, [pc, #72]	@ (800155c <HAL_GPIO_Init+0x350>)
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	3301      	adds	r3, #1
 800151a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	fa22 f303 	lsr.w	r3, r2, r3
 8001526:	2b00      	cmp	r3, #0
 8001528:	f47f ae78 	bne.w	800121c <HAL_GPIO_Init+0x10>
  }
}
 800152c:	bf00      	nop
 800152e:	bf00      	nop
 8001530:	371c      	adds	r7, #28
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	40021000 	.word	0x40021000
 8001540:	40010000 	.word	0x40010000
 8001544:	48000400 	.word	0x48000400
 8001548:	48000800 	.word	0x48000800
 800154c:	48000c00 	.word	0x48000c00
 8001550:	48001000 	.word	0x48001000
 8001554:	48001400 	.word	0x48001400
 8001558:	48001800 	.word	0x48001800
 800155c:	40010400 	.word	0x40010400

08001560 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	460b      	mov	r3, r1
 800156a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	695b      	ldr	r3, [r3, #20]
 8001570:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001572:	887a      	ldrh	r2, [r7, #2]
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	4013      	ands	r3, r2
 8001578:	041a      	lsls	r2, r3, #16
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	43d9      	mvns	r1, r3
 800157e:	887b      	ldrh	r3, [r7, #2]
 8001580:	400b      	ands	r3, r1
 8001582:	431a      	orrs	r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	619a      	str	r2, [r3, #24]
}
 8001588:	bf00      	nop
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr

08001594 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001594:	b480      	push	{r7}
 8001596:	b089      	sub	sp, #36	@ 0x24
 8001598:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
 800159e:	2300      	movs	r3, #0
 80015a0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015a2:	4b3e      	ldr	r3, [pc, #248]	@ (800169c <HAL_RCC_GetSysClockFreq+0x108>)
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	f003 030c 	and.w	r3, r3, #12
 80015aa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015ac:	4b3b      	ldr	r3, [pc, #236]	@ (800169c <HAL_RCC_GetSysClockFreq+0x108>)
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	f003 0303 	and.w	r3, r3, #3
 80015b4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d005      	beq.n	80015c8 <HAL_RCC_GetSysClockFreq+0x34>
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	2b0c      	cmp	r3, #12
 80015c0:	d121      	bne.n	8001606 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d11e      	bne.n	8001606 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80015c8:	4b34      	ldr	r3, [pc, #208]	@ (800169c <HAL_RCC_GetSysClockFreq+0x108>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f003 0308 	and.w	r3, r3, #8
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d107      	bne.n	80015e4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80015d4:	4b31      	ldr	r3, [pc, #196]	@ (800169c <HAL_RCC_GetSysClockFreq+0x108>)
 80015d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015da:	0a1b      	lsrs	r3, r3, #8
 80015dc:	f003 030f 	and.w	r3, r3, #15
 80015e0:	61fb      	str	r3, [r7, #28]
 80015e2:	e005      	b.n	80015f0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80015e4:	4b2d      	ldr	r3, [pc, #180]	@ (800169c <HAL_RCC_GetSysClockFreq+0x108>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	091b      	lsrs	r3, r3, #4
 80015ea:	f003 030f 	and.w	r3, r3, #15
 80015ee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80015f0:	4a2b      	ldr	r2, [pc, #172]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x10c>)
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015f8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d10d      	bne.n	800161c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001604:	e00a      	b.n	800161c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	2b04      	cmp	r3, #4
 800160a:	d102      	bne.n	8001612 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800160c:	4b25      	ldr	r3, [pc, #148]	@ (80016a4 <HAL_RCC_GetSysClockFreq+0x110>)
 800160e:	61bb      	str	r3, [r7, #24]
 8001610:	e004      	b.n	800161c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	2b08      	cmp	r3, #8
 8001616:	d101      	bne.n	800161c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001618:	4b23      	ldr	r3, [pc, #140]	@ (80016a8 <HAL_RCC_GetSysClockFreq+0x114>)
 800161a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	2b0c      	cmp	r3, #12
 8001620:	d134      	bne.n	800168c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001622:	4b1e      	ldr	r3, [pc, #120]	@ (800169c <HAL_RCC_GetSysClockFreq+0x108>)
 8001624:	68db      	ldr	r3, [r3, #12]
 8001626:	f003 0303 	and.w	r3, r3, #3
 800162a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	2b02      	cmp	r3, #2
 8001630:	d003      	beq.n	800163a <HAL_RCC_GetSysClockFreq+0xa6>
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	2b03      	cmp	r3, #3
 8001636:	d003      	beq.n	8001640 <HAL_RCC_GetSysClockFreq+0xac>
 8001638:	e005      	b.n	8001646 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800163a:	4b1a      	ldr	r3, [pc, #104]	@ (80016a4 <HAL_RCC_GetSysClockFreq+0x110>)
 800163c:	617b      	str	r3, [r7, #20]
      break;
 800163e:	e005      	b.n	800164c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001640:	4b19      	ldr	r3, [pc, #100]	@ (80016a8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001642:	617b      	str	r3, [r7, #20]
      break;
 8001644:	e002      	b.n	800164c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	617b      	str	r3, [r7, #20]
      break;
 800164a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800164c:	4b13      	ldr	r3, [pc, #76]	@ (800169c <HAL_RCC_GetSysClockFreq+0x108>)
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	091b      	lsrs	r3, r3, #4
 8001652:	f003 0307 	and.w	r3, r3, #7
 8001656:	3301      	adds	r3, #1
 8001658:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800165a:	4b10      	ldr	r3, [pc, #64]	@ (800169c <HAL_RCC_GetSysClockFreq+0x108>)
 800165c:	68db      	ldr	r3, [r3, #12]
 800165e:	0a1b      	lsrs	r3, r3, #8
 8001660:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001664:	697a      	ldr	r2, [r7, #20]
 8001666:	fb03 f202 	mul.w	r2, r3, r2
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001670:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001672:	4b0a      	ldr	r3, [pc, #40]	@ (800169c <HAL_RCC_GetSysClockFreq+0x108>)
 8001674:	68db      	ldr	r3, [r3, #12]
 8001676:	0e5b      	lsrs	r3, r3, #25
 8001678:	f003 0303 	and.w	r3, r3, #3
 800167c:	3301      	adds	r3, #1
 800167e:	005b      	lsls	r3, r3, #1
 8001680:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001682:	697a      	ldr	r2, [r7, #20]
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	fbb2 f3f3 	udiv	r3, r2, r3
 800168a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800168c:	69bb      	ldr	r3, [r7, #24]
}
 800168e:	4618      	mov	r0, r3
 8001690:	3724      	adds	r7, #36	@ 0x24
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	40021000 	.word	0x40021000
 80016a0:	080037bc 	.word	0x080037bc
 80016a4:	00f42400 	.word	0x00f42400
 80016a8:	007a1200 	.word	0x007a1200

080016ac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016b0:	4b03      	ldr	r3, [pc, #12]	@ (80016c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80016b2:	681b      	ldr	r3, [r3, #0]
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	20000018 	.word	0x20000018

080016c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80016c8:	f7ff fff0 	bl	80016ac <HAL_RCC_GetHCLKFreq>
 80016cc:	4602      	mov	r2, r0
 80016ce:	4b06      	ldr	r3, [pc, #24]	@ (80016e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	0a1b      	lsrs	r3, r3, #8
 80016d4:	f003 0307 	and.w	r3, r3, #7
 80016d8:	4904      	ldr	r1, [pc, #16]	@ (80016ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80016da:	5ccb      	ldrb	r3, [r1, r3]
 80016dc:	f003 031f 	and.w	r3, r3, #31
 80016e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40021000 	.word	0x40021000
 80016ec:	080037b4 	.word	0x080037b4

080016f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80016f4:	f7ff ffda 	bl	80016ac <HAL_RCC_GetHCLKFreq>
 80016f8:	4602      	mov	r2, r0
 80016fa:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <HAL_RCC_GetPCLK2Freq+0x24>)
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	0adb      	lsrs	r3, r3, #11
 8001700:	f003 0307 	and.w	r3, r3, #7
 8001704:	4904      	ldr	r1, [pc, #16]	@ (8001718 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001706:	5ccb      	ldrb	r3, [r1, r3]
 8001708:	f003 031f 	and.w	r3, r3, #31
 800170c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001710:	4618      	mov	r0, r3
 8001712:	bd80      	pop	{r7, pc}
 8001714:	40021000 	.word	0x40021000
 8001718:	080037b4 	.word	0x080037b4

0800171c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b086      	sub	sp, #24
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001724:	2300      	movs	r3, #0
 8001726:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001728:	2300      	movs	r3, #0
 800172a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001734:	2b00      	cmp	r3, #0
 8001736:	d041      	beq.n	80017bc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800173c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001740:	d02a      	beq.n	8001798 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001742:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001746:	d824      	bhi.n	8001792 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001748:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800174c:	d008      	beq.n	8001760 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800174e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001752:	d81e      	bhi.n	8001792 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001754:	2b00      	cmp	r3, #0
 8001756:	d00a      	beq.n	800176e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001758:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800175c:	d010      	beq.n	8001780 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800175e:	e018      	b.n	8001792 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001760:	4b86      	ldr	r3, [pc, #536]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	4a85      	ldr	r2, [pc, #532]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001766:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800176a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800176c:	e015      	b.n	800179a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	3304      	adds	r3, #4
 8001772:	2100      	movs	r1, #0
 8001774:	4618      	mov	r0, r3
 8001776:	f000 fabb 	bl	8001cf0 <RCCEx_PLLSAI1_Config>
 800177a:	4603      	mov	r3, r0
 800177c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800177e:	e00c      	b.n	800179a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	3320      	adds	r3, #32
 8001784:	2100      	movs	r1, #0
 8001786:	4618      	mov	r0, r3
 8001788:	f000 fba6 	bl	8001ed8 <RCCEx_PLLSAI2_Config>
 800178c:	4603      	mov	r3, r0
 800178e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001790:	e003      	b.n	800179a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	74fb      	strb	r3, [r7, #19]
      break;
 8001796:	e000      	b.n	800179a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001798:	bf00      	nop
    }

    if(ret == HAL_OK)
 800179a:	7cfb      	ldrb	r3, [r7, #19]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d10b      	bne.n	80017b8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80017a0:	4b76      	ldr	r3, [pc, #472]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80017a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017a6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80017ae:	4973      	ldr	r1, [pc, #460]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80017b0:	4313      	orrs	r3, r2
 80017b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80017b6:	e001      	b.n	80017bc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80017b8:	7cfb      	ldrb	r3, [r7, #19]
 80017ba:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d041      	beq.n	800184c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80017cc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80017d0:	d02a      	beq.n	8001828 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80017d2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80017d6:	d824      	bhi.n	8001822 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80017d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80017dc:	d008      	beq.n	80017f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80017de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80017e2:	d81e      	bhi.n	8001822 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d00a      	beq.n	80017fe <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80017e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017ec:	d010      	beq.n	8001810 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80017ee:	e018      	b.n	8001822 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80017f0:	4b62      	ldr	r3, [pc, #392]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	4a61      	ldr	r2, [pc, #388]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80017f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017fa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80017fc:	e015      	b.n	800182a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	3304      	adds	r3, #4
 8001802:	2100      	movs	r1, #0
 8001804:	4618      	mov	r0, r3
 8001806:	f000 fa73 	bl	8001cf0 <RCCEx_PLLSAI1_Config>
 800180a:	4603      	mov	r3, r0
 800180c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800180e:	e00c      	b.n	800182a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	3320      	adds	r3, #32
 8001814:	2100      	movs	r1, #0
 8001816:	4618      	mov	r0, r3
 8001818:	f000 fb5e 	bl	8001ed8 <RCCEx_PLLSAI2_Config>
 800181c:	4603      	mov	r3, r0
 800181e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001820:	e003      	b.n	800182a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	74fb      	strb	r3, [r7, #19]
      break;
 8001826:	e000      	b.n	800182a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8001828:	bf00      	nop
    }

    if(ret == HAL_OK)
 800182a:	7cfb      	ldrb	r3, [r7, #19]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d10b      	bne.n	8001848 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001830:	4b52      	ldr	r3, [pc, #328]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001832:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001836:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800183e:	494f      	ldr	r1, [pc, #316]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001840:	4313      	orrs	r3, r2
 8001842:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001846:	e001      	b.n	800184c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001848:	7cfb      	ldrb	r3, [r7, #19]
 800184a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001854:	2b00      	cmp	r3, #0
 8001856:	f000 80a0 	beq.w	800199a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800185a:	2300      	movs	r3, #0
 800185c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800185e:	4b47      	ldr	r3, [pc, #284]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001862:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d101      	bne.n	800186e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800186a:	2301      	movs	r3, #1
 800186c:	e000      	b.n	8001870 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800186e:	2300      	movs	r3, #0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d00d      	beq.n	8001890 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001874:	4b41      	ldr	r3, [pc, #260]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001878:	4a40      	ldr	r2, [pc, #256]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800187a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800187e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001880:	4b3e      	ldr	r3, [pc, #248]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001884:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001888:	60bb      	str	r3, [r7, #8]
 800188a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800188c:	2301      	movs	r3, #1
 800188e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001890:	4b3b      	ldr	r3, [pc, #236]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a3a      	ldr	r2, [pc, #232]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001896:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800189a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800189c:	f7ff f8fe 	bl	8000a9c <HAL_GetTick>
 80018a0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80018a2:	e009      	b.n	80018b8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018a4:	f7ff f8fa 	bl	8000a9c <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d902      	bls.n	80018b8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	74fb      	strb	r3, [r7, #19]
        break;
 80018b6:	e005      	b.n	80018c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80018b8:	4b31      	ldr	r3, [pc, #196]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d0ef      	beq.n	80018a4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80018c4:	7cfb      	ldrb	r3, [r7, #19]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d15c      	bne.n	8001984 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80018ca:	4b2c      	ldr	r3, [pc, #176]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80018cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80018d4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d01f      	beq.n	800191c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80018e2:	697a      	ldr	r2, [r7, #20]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d019      	beq.n	800191c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80018e8:	4b24      	ldr	r3, [pc, #144]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80018ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80018f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80018f4:	4b21      	ldr	r3, [pc, #132]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80018f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018fa:	4a20      	ldr	r2, [pc, #128]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80018fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001900:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001904:	4b1d      	ldr	r3, [pc, #116]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800190a:	4a1c      	ldr	r2, [pc, #112]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800190c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001910:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001914:	4a19      	ldr	r2, [pc, #100]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	f003 0301 	and.w	r3, r3, #1
 8001922:	2b00      	cmp	r3, #0
 8001924:	d016      	beq.n	8001954 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001926:	f7ff f8b9 	bl	8000a9c <HAL_GetTick>
 800192a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800192c:	e00b      	b.n	8001946 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800192e:	f7ff f8b5 	bl	8000a9c <HAL_GetTick>
 8001932:	4602      	mov	r2, r0
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	f241 3288 	movw	r2, #5000	@ 0x1388
 800193c:	4293      	cmp	r3, r2
 800193e:	d902      	bls.n	8001946 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8001940:	2303      	movs	r3, #3
 8001942:	74fb      	strb	r3, [r7, #19]
            break;
 8001944:	e006      	b.n	8001954 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001946:	4b0d      	ldr	r3, [pc, #52]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001948:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800194c:	f003 0302 	and.w	r3, r3, #2
 8001950:	2b00      	cmp	r3, #0
 8001952:	d0ec      	beq.n	800192e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8001954:	7cfb      	ldrb	r3, [r7, #19]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d10c      	bne.n	8001974 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800195a:	4b08      	ldr	r3, [pc, #32]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800195c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001960:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800196a:	4904      	ldr	r1, [pc, #16]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800196c:	4313      	orrs	r3, r2
 800196e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8001972:	e009      	b.n	8001988 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001974:	7cfb      	ldrb	r3, [r7, #19]
 8001976:	74bb      	strb	r3, [r7, #18]
 8001978:	e006      	b.n	8001988 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800197a:	bf00      	nop
 800197c:	40021000 	.word	0x40021000
 8001980:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001984:	7cfb      	ldrb	r3, [r7, #19]
 8001986:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001988:	7c7b      	ldrb	r3, [r7, #17]
 800198a:	2b01      	cmp	r3, #1
 800198c:	d105      	bne.n	800199a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800198e:	4b9e      	ldr	r3, [pc, #632]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001992:	4a9d      	ldr	r2, [pc, #628]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001994:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001998:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0301 	and.w	r3, r3, #1
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d00a      	beq.n	80019bc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80019a6:	4b98      	ldr	r3, [pc, #608]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80019a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019ac:	f023 0203 	bic.w	r2, r3, #3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019b4:	4994      	ldr	r1, [pc, #592]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80019b6:	4313      	orrs	r3, r2
 80019b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0302 	and.w	r3, r3, #2
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d00a      	beq.n	80019de <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80019c8:	4b8f      	ldr	r3, [pc, #572]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80019ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019ce:	f023 020c 	bic.w	r2, r3, #12
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019d6:	498c      	ldr	r1, [pc, #560]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80019d8:	4313      	orrs	r3, r2
 80019da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0304 	and.w	r3, r3, #4
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d00a      	beq.n	8001a00 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80019ea:	4b87      	ldr	r3, [pc, #540]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80019ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019f0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f8:	4983      	ldr	r1, [pc, #524]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80019fa:	4313      	orrs	r3, r2
 80019fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 0308 	and.w	r3, r3, #8
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d00a      	beq.n	8001a22 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001a0c:	4b7e      	ldr	r3, [pc, #504]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a12:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a1a:	497b      	ldr	r1, [pc, #492]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0310 	and.w	r3, r3, #16
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d00a      	beq.n	8001a44 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001a2e:	4b76      	ldr	r3, [pc, #472]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a3c:	4972      	ldr	r1, [pc, #456]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0320 	and.w	r3, r3, #32
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d00a      	beq.n	8001a66 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001a50:	4b6d      	ldr	r3, [pc, #436]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a56:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a5e:	496a      	ldr	r1, [pc, #424]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001a60:	4313      	orrs	r3, r2
 8001a62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d00a      	beq.n	8001a88 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001a72:	4b65      	ldr	r3, [pc, #404]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a78:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a80:	4961      	ldr	r1, [pc, #388]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001a82:	4313      	orrs	r3, r2
 8001a84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d00a      	beq.n	8001aaa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001a94:	4b5c      	ldr	r3, [pc, #368]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a9a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aa2:	4959      	ldr	r1, [pc, #356]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d00a      	beq.n	8001acc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001ab6:	4b54      	ldr	r3, [pc, #336]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001abc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ac4:	4950      	ldr	r1, [pc, #320]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d00a      	beq.n	8001aee <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001ad8:	4b4b      	ldr	r3, [pc, #300]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ade:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ae6:	4948      	ldr	r1, [pc, #288]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d00a      	beq.n	8001b10 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001afa:	4b43      	ldr	r3, [pc, #268]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b00:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b08:	493f      	ldr	r1, [pc, #252]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d028      	beq.n	8001b6e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001b1c:	4b3a      	ldr	r3, [pc, #232]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b22:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b2a:	4937      	ldr	r1, [pc, #220]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001b3a:	d106      	bne.n	8001b4a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001b3c:	4b32      	ldr	r3, [pc, #200]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	4a31      	ldr	r2, [pc, #196]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001b42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001b46:	60d3      	str	r3, [r2, #12]
 8001b48:	e011      	b.n	8001b6e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b4e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001b52:	d10c      	bne.n	8001b6e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	3304      	adds	r3, #4
 8001b58:	2101      	movs	r1, #1
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f000 f8c8 	bl	8001cf0 <RCCEx_PLLSAI1_Config>
 8001b60:	4603      	mov	r3, r0
 8001b62:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8001b64:	7cfb      	ldrb	r3, [r7, #19]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8001b6a:	7cfb      	ldrb	r3, [r7, #19]
 8001b6c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d028      	beq.n	8001bcc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001b7a:	4b23      	ldr	r3, [pc, #140]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b80:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b88:	491f      	ldr	r1, [pc, #124]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b94:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001b98:	d106      	bne.n	8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001b9a:	4b1b      	ldr	r3, [pc, #108]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001b9c:	68db      	ldr	r3, [r3, #12]
 8001b9e:	4a1a      	ldr	r2, [pc, #104]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001ba0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001ba4:	60d3      	str	r3, [r2, #12]
 8001ba6:	e011      	b.n	8001bcc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001bb0:	d10c      	bne.n	8001bcc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	3304      	adds	r3, #4
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f000 f899 	bl	8001cf0 <RCCEx_PLLSAI1_Config>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001bc2:	7cfb      	ldrb	r3, [r7, #19]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8001bc8:	7cfb      	ldrb	r3, [r7, #19]
 8001bca:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d02b      	beq.n	8001c30 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bde:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001be6:	4908      	ldr	r1, [pc, #32]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001be8:	4313      	orrs	r3, r2
 8001bea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bf2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001bf6:	d109      	bne.n	8001c0c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001bf8:	4b03      	ldr	r3, [pc, #12]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	4a02      	ldr	r2, [pc, #8]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001bfe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001c02:	60d3      	str	r3, [r2, #12]
 8001c04:	e014      	b.n	8001c30 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8001c06:	bf00      	nop
 8001c08:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c10:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001c14:	d10c      	bne.n	8001c30 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	3304      	adds	r3, #4
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f000 f867 	bl	8001cf0 <RCCEx_PLLSAI1_Config>
 8001c22:	4603      	mov	r3, r0
 8001c24:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001c26:	7cfb      	ldrb	r3, [r7, #19]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8001c2c:	7cfb      	ldrb	r3, [r7, #19]
 8001c2e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d02f      	beq.n	8001c9c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001c3c:	4b2b      	ldr	r3, [pc, #172]	@ (8001cec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8001c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c42:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001c4a:	4928      	ldr	r1, [pc, #160]	@ (8001cec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001c56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001c5a:	d10d      	bne.n	8001c78 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	3304      	adds	r3, #4
 8001c60:	2102      	movs	r1, #2
 8001c62:	4618      	mov	r0, r3
 8001c64:	f000 f844 	bl	8001cf0 <RCCEx_PLLSAI1_Config>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001c6c:	7cfb      	ldrb	r3, [r7, #19]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d014      	beq.n	8001c9c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8001c72:	7cfb      	ldrb	r3, [r7, #19]
 8001c74:	74bb      	strb	r3, [r7, #18]
 8001c76:	e011      	b.n	8001c9c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001c7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001c80:	d10c      	bne.n	8001c9c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	3320      	adds	r3, #32
 8001c86:	2102      	movs	r1, #2
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f000 f925 	bl	8001ed8 <RCCEx_PLLSAI2_Config>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001c92:	7cfb      	ldrb	r3, [r7, #19]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8001c98:	7cfb      	ldrb	r3, [r7, #19]
 8001c9a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d00a      	beq.n	8001cbe <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8001ca8:	4b10      	ldr	r3, [pc, #64]	@ (8001cec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8001caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cae:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001cb6:	490d      	ldr	r1, [pc, #52]	@ (8001cec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d00b      	beq.n	8001ce2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001cca:	4b08      	ldr	r3, [pc, #32]	@ (8001cec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8001ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cd0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cda:	4904      	ldr	r1, [pc, #16]	@ (8001cec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8001ce2:	7cbb      	ldrb	r3, [r7, #18]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3718      	adds	r7, #24
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40021000 	.word	0x40021000

08001cf0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001cfe:	4b75      	ldr	r3, [pc, #468]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	f003 0303 	and.w	r3, r3, #3
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d018      	beq.n	8001d3c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001d0a:	4b72      	ldr	r3, [pc, #456]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	f003 0203 	and.w	r2, r3, #3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d10d      	bne.n	8001d36 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
       ||
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d009      	beq.n	8001d36 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001d22:	4b6c      	ldr	r3, [pc, #432]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	091b      	lsrs	r3, r3, #4
 8001d28:	f003 0307 	and.w	r3, r3, #7
 8001d2c:	1c5a      	adds	r2, r3, #1
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
       ||
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d047      	beq.n	8001dc6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	73fb      	strb	r3, [r7, #15]
 8001d3a:	e044      	b.n	8001dc6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2b03      	cmp	r3, #3
 8001d42:	d018      	beq.n	8001d76 <RCCEx_PLLSAI1_Config+0x86>
 8001d44:	2b03      	cmp	r3, #3
 8001d46:	d825      	bhi.n	8001d94 <RCCEx_PLLSAI1_Config+0xa4>
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d002      	beq.n	8001d52 <RCCEx_PLLSAI1_Config+0x62>
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d009      	beq.n	8001d64 <RCCEx_PLLSAI1_Config+0x74>
 8001d50:	e020      	b.n	8001d94 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001d52:	4b60      	ldr	r3, [pc, #384]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0302 	and.w	r3, r3, #2
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d11d      	bne.n	8001d9a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d62:	e01a      	b.n	8001d9a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001d64:	4b5b      	ldr	r3, [pc, #364]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d116      	bne.n	8001d9e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d74:	e013      	b.n	8001d9e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001d76:	4b57      	ldr	r3, [pc, #348]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d10f      	bne.n	8001da2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001d82:	4b54      	ldr	r3, [pc, #336]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d109      	bne.n	8001da2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8001d92:	e006      	b.n	8001da2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	73fb      	strb	r3, [r7, #15]
      break;
 8001d98:	e004      	b.n	8001da4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8001d9a:	bf00      	nop
 8001d9c:	e002      	b.n	8001da4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8001d9e:	bf00      	nop
 8001da0:	e000      	b.n	8001da4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8001da2:	bf00      	nop
    }

    if(status == HAL_OK)
 8001da4:	7bfb      	ldrb	r3, [r7, #15]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d10d      	bne.n	8001dc6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001daa:	4b4a      	ldr	r3, [pc, #296]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6819      	ldr	r1, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	3b01      	subs	r3, #1
 8001dbc:	011b      	lsls	r3, r3, #4
 8001dbe:	430b      	orrs	r3, r1
 8001dc0:	4944      	ldr	r1, [pc, #272]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8001dc6:	7bfb      	ldrb	r3, [r7, #15]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d17d      	bne.n	8001ec8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8001dcc:	4b41      	ldr	r3, [pc, #260]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a40      	ldr	r2, [pc, #256]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001dd2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001dd6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001dd8:	f7fe fe60 	bl	8000a9c <HAL_GetTick>
 8001ddc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001dde:	e009      	b.n	8001df4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001de0:	f7fe fe5c 	bl	8000a9c <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d902      	bls.n	8001df4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	73fb      	strb	r3, [r7, #15]
        break;
 8001df2:	e005      	b.n	8001e00 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001df4:	4b37      	ldr	r3, [pc, #220]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d1ef      	bne.n	8001de0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8001e00:	7bfb      	ldrb	r3, [r7, #15]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d160      	bne.n	8001ec8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d111      	bne.n	8001e30 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001e0c:	4b31      	ldr	r3, [pc, #196]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001e0e:	691b      	ldr	r3, [r3, #16]
 8001e10:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8001e14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e18:	687a      	ldr	r2, [r7, #4]
 8001e1a:	6892      	ldr	r2, [r2, #8]
 8001e1c:	0211      	lsls	r1, r2, #8
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	68d2      	ldr	r2, [r2, #12]
 8001e22:	0912      	lsrs	r2, r2, #4
 8001e24:	0452      	lsls	r2, r2, #17
 8001e26:	430a      	orrs	r2, r1
 8001e28:	492a      	ldr	r1, [pc, #168]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	610b      	str	r3, [r1, #16]
 8001e2e:	e027      	b.n	8001e80 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d112      	bne.n	8001e5c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001e36:	4b27      	ldr	r3, [pc, #156]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001e38:	691b      	ldr	r3, [r3, #16]
 8001e3a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8001e3e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	6892      	ldr	r2, [r2, #8]
 8001e46:	0211      	lsls	r1, r2, #8
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	6912      	ldr	r2, [r2, #16]
 8001e4c:	0852      	lsrs	r2, r2, #1
 8001e4e:	3a01      	subs	r2, #1
 8001e50:	0552      	lsls	r2, r2, #21
 8001e52:	430a      	orrs	r2, r1
 8001e54:	491f      	ldr	r1, [pc, #124]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001e56:	4313      	orrs	r3, r2
 8001e58:	610b      	str	r3, [r1, #16]
 8001e5a:	e011      	b.n	8001e80 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001e5e:	691b      	ldr	r3, [r3, #16]
 8001e60:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8001e64:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	6892      	ldr	r2, [r2, #8]
 8001e6c:	0211      	lsls	r1, r2, #8
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	6952      	ldr	r2, [r2, #20]
 8001e72:	0852      	lsrs	r2, r2, #1
 8001e74:	3a01      	subs	r2, #1
 8001e76:	0652      	lsls	r2, r2, #25
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	4916      	ldr	r1, [pc, #88]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8001e80:	4b14      	ldr	r3, [pc, #80]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a13      	ldr	r2, [pc, #76]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001e86:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001e8a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e8c:	f7fe fe06 	bl	8000a9c <HAL_GetTick>
 8001e90:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001e92:	e009      	b.n	8001ea8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001e94:	f7fe fe02 	bl	8000a9c <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d902      	bls.n	8001ea8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	73fb      	strb	r3, [r7, #15]
          break;
 8001ea6:	e005      	b.n	8001eb4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001ea8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d0ef      	beq.n	8001e94 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8001eb4:	7bfb      	ldrb	r3, [r7, #15]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d106      	bne.n	8001ec8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8001eba:	4b06      	ldr	r3, [pc, #24]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001ebc:	691a      	ldr	r2, [r3, #16]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	4904      	ldr	r1, [pc, #16]	@ (8001ed4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8001ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40021000 	.word	0x40021000

08001ed8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001ee6:	4b6a      	ldr	r3, [pc, #424]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	f003 0303 	and.w	r3, r3, #3
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d018      	beq.n	8001f24 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8001ef2:	4b67      	ldr	r3, [pc, #412]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001ef4:	68db      	ldr	r3, [r3, #12]
 8001ef6:	f003 0203 	and.w	r2, r3, #3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d10d      	bne.n	8001f1e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
       ||
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d009      	beq.n	8001f1e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8001f0a:	4b61      	ldr	r3, [pc, #388]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001f0c:	68db      	ldr	r3, [r3, #12]
 8001f0e:	091b      	lsrs	r3, r3, #4
 8001f10:	f003 0307 	and.w	r3, r3, #7
 8001f14:	1c5a      	adds	r2, r3, #1
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	685b      	ldr	r3, [r3, #4]
       ||
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d047      	beq.n	8001fae <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	73fb      	strb	r3, [r7, #15]
 8001f22:	e044      	b.n	8001fae <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2b03      	cmp	r3, #3
 8001f2a:	d018      	beq.n	8001f5e <RCCEx_PLLSAI2_Config+0x86>
 8001f2c:	2b03      	cmp	r3, #3
 8001f2e:	d825      	bhi.n	8001f7c <RCCEx_PLLSAI2_Config+0xa4>
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d002      	beq.n	8001f3a <RCCEx_PLLSAI2_Config+0x62>
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d009      	beq.n	8001f4c <RCCEx_PLLSAI2_Config+0x74>
 8001f38:	e020      	b.n	8001f7c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001f3a:	4b55      	ldr	r3, [pc, #340]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d11d      	bne.n	8001f82 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f4a:	e01a      	b.n	8001f82 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001f4c:	4b50      	ldr	r3, [pc, #320]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d116      	bne.n	8001f86 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f5c:	e013      	b.n	8001f86 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001f5e:	4b4c      	ldr	r3, [pc, #304]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d10f      	bne.n	8001f8a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001f6a:	4b49      	ldr	r3, [pc, #292]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d109      	bne.n	8001f8a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8001f7a:	e006      	b.n	8001f8a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8001f80:	e004      	b.n	8001f8c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8001f82:	bf00      	nop
 8001f84:	e002      	b.n	8001f8c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8001f86:	bf00      	nop
 8001f88:	e000      	b.n	8001f8c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8001f8a:	bf00      	nop
    }

    if(status == HAL_OK)
 8001f8c:	7bfb      	ldrb	r3, [r7, #15]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d10d      	bne.n	8001fae <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001f92:	4b3f      	ldr	r3, [pc, #252]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001f94:	68db      	ldr	r3, [r3, #12]
 8001f96:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6819      	ldr	r1, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	011b      	lsls	r3, r3, #4
 8001fa6:	430b      	orrs	r3, r1
 8001fa8:	4939      	ldr	r1, [pc, #228]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001faa:	4313      	orrs	r3, r2
 8001fac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8001fae:	7bfb      	ldrb	r3, [r7, #15]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d167      	bne.n	8002084 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8001fb4:	4b36      	ldr	r3, [pc, #216]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a35      	ldr	r2, [pc, #212]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001fba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001fbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fc0:	f7fe fd6c 	bl	8000a9c <HAL_GetTick>
 8001fc4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8001fc6:	e009      	b.n	8001fdc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8001fc8:	f7fe fd68 	bl	8000a9c <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d902      	bls.n	8001fdc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	73fb      	strb	r3, [r7, #15]
        break;
 8001fda:	e005      	b.n	8001fe8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8001fdc:	4b2c      	ldr	r3, [pc, #176]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d1ef      	bne.n	8001fc8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8001fe8:	7bfb      	ldrb	r3, [r7, #15]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d14a      	bne.n	8002084 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d111      	bne.n	8002018 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8001ff4:	4b26      	ldr	r3, [pc, #152]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8001ff6:	695b      	ldr	r3, [r3, #20]
 8001ff8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8001ffc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	6892      	ldr	r2, [r2, #8]
 8002004:	0211      	lsls	r1, r2, #8
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	68d2      	ldr	r2, [r2, #12]
 800200a:	0912      	lsrs	r2, r2, #4
 800200c:	0452      	lsls	r2, r2, #17
 800200e:	430a      	orrs	r2, r1
 8002010:	491f      	ldr	r1, [pc, #124]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002012:	4313      	orrs	r3, r2
 8002014:	614b      	str	r3, [r1, #20]
 8002016:	e011      	b.n	800203c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002018:	4b1d      	ldr	r3, [pc, #116]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 800201a:	695b      	ldr	r3, [r3, #20]
 800201c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002020:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	6892      	ldr	r2, [r2, #8]
 8002028:	0211      	lsls	r1, r2, #8
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	6912      	ldr	r2, [r2, #16]
 800202e:	0852      	lsrs	r2, r2, #1
 8002030:	3a01      	subs	r2, #1
 8002032:	0652      	lsls	r2, r2, #25
 8002034:	430a      	orrs	r2, r1
 8002036:	4916      	ldr	r1, [pc, #88]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002038:	4313      	orrs	r3, r2
 800203a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800203c:	4b14      	ldr	r3, [pc, #80]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a13      	ldr	r2, [pc, #76]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002042:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002046:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002048:	f7fe fd28 	bl	8000a9c <HAL_GetTick>
 800204c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800204e:	e009      	b.n	8002064 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002050:	f7fe fd24 	bl	8000a9c <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	2b02      	cmp	r3, #2
 800205c:	d902      	bls.n	8002064 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	73fb      	strb	r3, [r7, #15]
          break;
 8002062:	e005      	b.n	8002070 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002064:	4b0a      	ldr	r3, [pc, #40]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d0ef      	beq.n	8002050 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002070:	7bfb      	ldrb	r3, [r7, #15]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d106      	bne.n	8002084 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002076:	4b06      	ldr	r3, [pc, #24]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002078:	695a      	ldr	r2, [r3, #20]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	695b      	ldr	r3, [r3, #20]
 800207e:	4904      	ldr	r1, [pc, #16]	@ (8002090 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002080:	4313      	orrs	r3, r2
 8002082:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002084:	7bfb      	ldrb	r3, [r7, #15]
}
 8002086:	4618      	mov	r0, r3
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40021000 	.word	0x40021000

08002094 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e040      	b.n	8002128 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d106      	bne.n	80020bc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f7fe fbc6 	bl	8000848 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2224      	movs	r2, #36	@ 0x24
 80020c0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f022 0201 	bic.w	r2, r2, #1
 80020d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d002      	beq.n	80020e0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 febc 	bl	8002e58 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f000 fc01 	bl	80028e8 <UART_SetConfig>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d101      	bne.n	80020f0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e01b      	b.n	8002128 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	685a      	ldr	r2, [r3, #4]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80020fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	689a      	ldr	r2, [r3, #8]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800210e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f042 0201 	orr.w	r2, r2, #1
 800211e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f000 ff3b 	bl	8002f9c <UART_CheckIdleState>
 8002126:	4603      	mov	r3, r0
}
 8002128:	4618      	mov	r0, r3
 800212a:	3708      	adds	r7, #8
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b08a      	sub	sp, #40	@ 0x28
 8002134:	af00      	add	r7, sp, #0
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	4613      	mov	r3, r2
 800213c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002142:	2b20      	cmp	r3, #32
 8002144:	d165      	bne.n	8002212 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d002      	beq.n	8002152 <HAL_UART_Transmit_DMA+0x22>
 800214c:	88fb      	ldrh	r3, [r7, #6]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d101      	bne.n	8002156 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e05e      	b.n	8002214 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	68ba      	ldr	r2, [r7, #8]
 800215a:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	88fa      	ldrh	r2, [r7, #6]
 8002160:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	88fa      	ldrh	r2, [r7, #6]
 8002168:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2200      	movs	r2, #0
 8002170:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2221      	movs	r2, #33	@ 0x21
 8002178:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800217e:	2b00      	cmp	r3, #0
 8002180:	d027      	beq.n	80021d2 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002186:	4a25      	ldr	r2, [pc, #148]	@ (800221c <HAL_UART_Transmit_DMA+0xec>)
 8002188:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800218e:	4a24      	ldr	r2, [pc, #144]	@ (8002220 <HAL_UART_Transmit_DMA+0xf0>)
 8002190:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002196:	4a23      	ldr	r2, [pc, #140]	@ (8002224 <HAL_UART_Transmit_DMA+0xf4>)
 8002198:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800219e:	2200      	movs	r2, #0
 80021a0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021aa:	4619      	mov	r1, r3
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	3328      	adds	r3, #40	@ 0x28
 80021b2:	461a      	mov	r2, r3
 80021b4:	88fb      	ldrh	r3, [r7, #6]
 80021b6:	f7fe fe6b 	bl	8000e90 <HAL_DMA_Start_IT>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d008      	beq.n	80021d2 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2210      	movs	r2, #16
 80021c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	2220      	movs	r2, #32
 80021cc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e020      	b.n	8002214 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2240      	movs	r2, #64	@ 0x40
 80021d8:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	3308      	adds	r3, #8
 80021e0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	e853 3f00 	ldrex	r3, [r3]
 80021e8:	613b      	str	r3, [r7, #16]
   return(result);
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	3308      	adds	r3, #8
 80021f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021fa:	623a      	str	r2, [r7, #32]
 80021fc:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021fe:	69f9      	ldr	r1, [r7, #28]
 8002200:	6a3a      	ldr	r2, [r7, #32]
 8002202:	e841 2300 	strex	r3, r2, [r1]
 8002206:	61bb      	str	r3, [r7, #24]
   return(result);
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d1e5      	bne.n	80021da <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800220e:	2300      	movs	r3, #0
 8002210:	e000      	b.n	8002214 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 8002212:	2302      	movs	r3, #2
  }
}
 8002214:	4618      	mov	r0, r3
 8002216:	3728      	adds	r7, #40	@ 0x28
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	08003411 	.word	0x08003411
 8002220:	080034ab 	.word	0x080034ab
 8002224:	08003631 	.word	0x08003631

08002228 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b08a      	sub	sp, #40	@ 0x28
 800222c:	af00      	add	r7, sp, #0
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	60b9      	str	r1, [r7, #8]
 8002232:	4613      	mov	r3, r2
 8002234:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800223c:	2b20      	cmp	r3, #32
 800223e:	d137      	bne.n	80022b0 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d002      	beq.n	800224c <HAL_UART_Receive_DMA+0x24>
 8002246:	88fb      	ldrh	r3, [r7, #6]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d101      	bne.n	8002250 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	e030      	b.n	80022b2 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2200      	movs	r2, #0
 8002254:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a18      	ldr	r2, [pc, #96]	@ (80022bc <HAL_UART_Receive_DMA+0x94>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d01f      	beq.n	80022a0 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d018      	beq.n	80022a0 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	e853 3f00 	ldrex	r3, [r3]
 800227a:	613b      	str	r3, [r7, #16]
   return(result);
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002282:	627b      	str	r3, [r7, #36]	@ 0x24
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	461a      	mov	r2, r3
 800228a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228c:	623b      	str	r3, [r7, #32]
 800228e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002290:	69f9      	ldr	r1, [r7, #28]
 8002292:	6a3a      	ldr	r2, [r7, #32]
 8002294:	e841 2300 	strex	r3, r2, [r1]
 8002298:	61bb      	str	r3, [r7, #24]
   return(result);
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d1e6      	bne.n	800226e <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80022a0:	88fb      	ldrh	r3, [r7, #6]
 80022a2:	461a      	mov	r2, r3
 80022a4:	68b9      	ldr	r1, [r7, #8]
 80022a6:	68f8      	ldr	r0, [r7, #12]
 80022a8:	f000 ff88 	bl	80031bc <UART_Start_Receive_DMA>
 80022ac:	4603      	mov	r3, r0
 80022ae:	e000      	b.n	80022b2 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80022b0:	2302      	movs	r3, #2
  }
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3728      	adds	r7, #40	@ 0x28
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	40008000 	.word	0x40008000

080022c0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b0ba      	sub	sp, #232	@ 0xe8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80022e6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80022ea:	f640 030f 	movw	r3, #2063	@ 0x80f
 80022ee:	4013      	ands	r3, r2
 80022f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80022f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d115      	bne.n	8002328 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80022fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002300:	f003 0320 	and.w	r3, r3, #32
 8002304:	2b00      	cmp	r3, #0
 8002306:	d00f      	beq.n	8002328 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002308:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800230c:	f003 0320 	and.w	r3, r3, #32
 8002310:	2b00      	cmp	r3, #0
 8002312:	d009      	beq.n	8002328 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002318:	2b00      	cmp	r3, #0
 800231a:	f000 82ae 	beq.w	800287a <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	4798      	blx	r3
      }
      return;
 8002326:	e2a8      	b.n	800287a <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8002328:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800232c:	2b00      	cmp	r3, #0
 800232e:	f000 8117 	beq.w	8002560 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002332:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	2b00      	cmp	r3, #0
 800233c:	d106      	bne.n	800234c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800233e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8002342:	4b85      	ldr	r3, [pc, #532]	@ (8002558 <HAL_UART_IRQHandler+0x298>)
 8002344:	4013      	ands	r3, r2
 8002346:	2b00      	cmp	r3, #0
 8002348:	f000 810a 	beq.w	8002560 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800234c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002350:	f003 0301 	and.w	r3, r3, #1
 8002354:	2b00      	cmp	r3, #0
 8002356:	d011      	beq.n	800237c <HAL_UART_IRQHandler+0xbc>
 8002358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800235c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002360:	2b00      	cmp	r3, #0
 8002362:	d00b      	beq.n	800237c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2201      	movs	r2, #1
 800236a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002372:	f043 0201 	orr.w	r2, r3, #1
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800237c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002380:	f003 0302 	and.w	r3, r3, #2
 8002384:	2b00      	cmp	r3, #0
 8002386:	d011      	beq.n	80023ac <HAL_UART_IRQHandler+0xec>
 8002388:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800238c:	f003 0301 	and.w	r3, r3, #1
 8002390:	2b00      	cmp	r3, #0
 8002392:	d00b      	beq.n	80023ac <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2202      	movs	r2, #2
 800239a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023a2:	f043 0204 	orr.w	r2, r3, #4
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80023ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80023b0:	f003 0304 	and.w	r3, r3, #4
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d011      	beq.n	80023dc <HAL_UART_IRQHandler+0x11c>
 80023b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d00b      	beq.n	80023dc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2204      	movs	r2, #4
 80023ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023d2:	f043 0202 	orr.w	r2, r3, #2
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80023dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80023e0:	f003 0308 	and.w	r3, r3, #8
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d017      	beq.n	8002418 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80023e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80023ec:	f003 0320 	and.w	r3, r3, #32
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d105      	bne.n	8002400 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80023f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80023f8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d00b      	beq.n	8002418 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2208      	movs	r2, #8
 8002406:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800240e:	f043 0208 	orr.w	r2, r3, #8
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800241c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002420:	2b00      	cmp	r3, #0
 8002422:	d012      	beq.n	800244a <HAL_UART_IRQHandler+0x18a>
 8002424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002428:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800242c:	2b00      	cmp	r3, #0
 800242e:	d00c      	beq.n	800244a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002438:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002440:	f043 0220 	orr.w	r2, r3, #32
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002450:	2b00      	cmp	r3, #0
 8002452:	f000 8214 	beq.w	800287e <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800245a:	f003 0320 	and.w	r3, r3, #32
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00d      	beq.n	800247e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002462:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002466:	f003 0320 	and.w	r3, r3, #32
 800246a:	2b00      	cmp	r3, #0
 800246c:	d007      	beq.n	800247e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002472:	2b00      	cmp	r3, #0
 8002474:	d003      	beq.n	800247e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002484:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002492:	2b40      	cmp	r3, #64	@ 0x40
 8002494:	d005      	beq.n	80024a2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002496:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800249a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d04f      	beq.n	8002542 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f000 ff50 	bl	8003348 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024b2:	2b40      	cmp	r3, #64	@ 0x40
 80024b4:	d141      	bne.n	800253a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	3308      	adds	r3, #8
 80024bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80024c4:	e853 3f00 	ldrex	r3, [r3]
 80024c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80024cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80024d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80024d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	3308      	adds	r3, #8
 80024de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80024e2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80024e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80024ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80024f2:	e841 2300 	strex	r3, r2, [r1]
 80024f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80024fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d1d9      	bne.n	80024b6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002506:	2b00      	cmp	r3, #0
 8002508:	d013      	beq.n	8002532 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800250e:	4a13      	ldr	r2, [pc, #76]	@ (800255c <HAL_UART_IRQHandler+0x29c>)
 8002510:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002516:	4618      	mov	r0, r3
 8002518:	f7fe fd58 	bl	8000fcc <HAL_DMA_Abort_IT>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d017      	beq.n	8002552 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800252c:	4610      	mov	r0, r2
 800252e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002530:	e00f      	b.n	8002552 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f000 f9c2 	bl	80028bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002538:	e00b      	b.n	8002552 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f000 f9be 	bl	80028bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002540:	e007      	b.n	8002552 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f000 f9ba 	bl	80028bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8002550:	e195      	b.n	800287e <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002552:	bf00      	nop
    return;
 8002554:	e193      	b.n	800287e <HAL_UART_IRQHandler+0x5be>
 8002556:	bf00      	nop
 8002558:	04000120 	.word	0x04000120
 800255c:	080036af 	.word	0x080036af

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002564:	2b01      	cmp	r3, #1
 8002566:	f040 814e 	bne.w	8002806 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800256a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800256e:	f003 0310 	and.w	r3, r3, #16
 8002572:	2b00      	cmp	r3, #0
 8002574:	f000 8147 	beq.w	8002806 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002578:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800257c:	f003 0310 	and.w	r3, r3, #16
 8002580:	2b00      	cmp	r3, #0
 8002582:	f000 8140 	beq.w	8002806 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2210      	movs	r2, #16
 800258c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002598:	2b40      	cmp	r3, #64	@ 0x40
 800259a:	f040 80b8 	bne.w	800270e <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80025aa:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	f000 8167 	beq.w	8002882 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80025ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80025be:	429a      	cmp	r2, r3
 80025c0:	f080 815f 	bcs.w	8002882 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80025ca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0320 	and.w	r3, r3, #32
 80025da:	2b00      	cmp	r3, #0
 80025dc:	f040 8086 	bne.w	80026ec <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80025ec:	e853 3f00 	ldrex	r3, [r3]
 80025f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80025f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80025f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	461a      	mov	r2, r3
 8002606:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800260a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800260e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002612:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002616:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800261a:	e841 2300 	strex	r3, r2, [r1]
 800261e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002622:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002626:	2b00      	cmp	r3, #0
 8002628:	d1da      	bne.n	80025e0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	3308      	adds	r3, #8
 8002630:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002632:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002634:	e853 3f00 	ldrex	r3, [r3]
 8002638:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800263a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800263c:	f023 0301 	bic.w	r3, r3, #1
 8002640:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	3308      	adds	r3, #8
 800264a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800264e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002652:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002654:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002656:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800265a:	e841 2300 	strex	r3, r2, [r1]
 800265e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002660:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002662:	2b00      	cmp	r3, #0
 8002664:	d1e1      	bne.n	800262a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	3308      	adds	r3, #8
 800266c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800266e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002670:	e853 3f00 	ldrex	r3, [r3]
 8002674:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002676:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002678:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800267c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	3308      	adds	r3, #8
 8002686:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800268a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800268c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800268e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002690:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002692:	e841 2300 	strex	r3, r2, [r1]
 8002696:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002698:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800269a:	2b00      	cmp	r3, #0
 800269c:	d1e3      	bne.n	8002666 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2220      	movs	r2, #32
 80026a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80026b4:	e853 3f00 	ldrex	r3, [r3]
 80026b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80026ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026bc:	f023 0310 	bic.w	r3, r3, #16
 80026c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	461a      	mov	r2, r3
 80026ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80026ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 80026d0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80026d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80026d6:	e841 2300 	strex	r3, r2, [r1]
 80026da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80026dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d1e4      	bne.n	80026ac <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7fe fc32 	bl	8000f50 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2202      	movs	r2, #2
 80026f0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80026fe:	b29b      	uxth	r3, r3
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	b29b      	uxth	r3, r3
 8002704:	4619      	mov	r1, r3
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f000 f8e2 	bl	80028d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800270c:	e0b9      	b.n	8002882 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800271a:	b29b      	uxth	r3, r3
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002728:	b29b      	uxth	r3, r3
 800272a:	2b00      	cmp	r3, #0
 800272c:	f000 80ab 	beq.w	8002886 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8002730:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002734:	2b00      	cmp	r3, #0
 8002736:	f000 80a6 	beq.w	8002886 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002742:	e853 3f00 	ldrex	r3, [r3]
 8002746:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800274a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800274e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	461a      	mov	r2, r3
 8002758:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800275c:	647b      	str	r3, [r7, #68]	@ 0x44
 800275e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002760:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002762:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002764:	e841 2300 	strex	r3, r2, [r1]
 8002768:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800276a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800276c:	2b00      	cmp	r3, #0
 800276e:	d1e4      	bne.n	800273a <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	3308      	adds	r3, #8
 8002776:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277a:	e853 3f00 	ldrex	r3, [r3]
 800277e:	623b      	str	r3, [r7, #32]
   return(result);
 8002780:	6a3b      	ldr	r3, [r7, #32]
 8002782:	f023 0301 	bic.w	r3, r3, #1
 8002786:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	3308      	adds	r3, #8
 8002790:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002794:	633a      	str	r2, [r7, #48]	@ 0x30
 8002796:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002798:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800279a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800279c:	e841 2300 	strex	r3, r2, [r1]
 80027a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80027a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d1e3      	bne.n	8002770 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2220      	movs	r2, #32
 80027ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	e853 3f00 	ldrex	r3, [r3]
 80027c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f023 0310 	bic.w	r3, r3, #16
 80027d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	461a      	mov	r2, r3
 80027da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80027de:	61fb      	str	r3, [r7, #28]
 80027e0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027e2:	69b9      	ldr	r1, [r7, #24]
 80027e4:	69fa      	ldr	r2, [r7, #28]
 80027e6:	e841 2300 	strex	r3, r2, [r1]
 80027ea:	617b      	str	r3, [r7, #20]
   return(result);
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1e4      	bne.n	80027bc <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2202      	movs	r2, #2
 80027f6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80027f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80027fc:	4619      	mov	r1, r3
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f000 f866 	bl	80028d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002804:	e03f      	b.n	8002886 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800280a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d00e      	beq.n	8002830 <HAL_UART_IRQHandler+0x570>
 8002812:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002816:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d008      	beq.n	8002830 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002826:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f000 ff80 	bl	800372e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800282e:	e02d      	b.n	800288c <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002830:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002834:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002838:	2b00      	cmp	r3, #0
 800283a:	d00e      	beq.n	800285a <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800283c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002840:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002844:	2b00      	cmp	r3, #0
 8002846:	d008      	beq.n	800285a <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800284c:	2b00      	cmp	r3, #0
 800284e:	d01c      	beq.n	800288a <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002854:	6878      	ldr	r0, [r7, #4]
 8002856:	4798      	blx	r3
    }
    return;
 8002858:	e017      	b.n	800288a <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800285a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800285e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002862:	2b00      	cmp	r3, #0
 8002864:	d012      	beq.n	800288c <HAL_UART_IRQHandler+0x5cc>
 8002866:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800286a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00c      	beq.n	800288c <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f000 ff31 	bl	80036da <UART_EndTransmit_IT>
    return;
 8002878:	e008      	b.n	800288c <HAL_UART_IRQHandler+0x5cc>
      return;
 800287a:	bf00      	nop
 800287c:	e006      	b.n	800288c <HAL_UART_IRQHandler+0x5cc>
    return;
 800287e:	bf00      	nop
 8002880:	e004      	b.n	800288c <HAL_UART_IRQHandler+0x5cc>
      return;
 8002882:	bf00      	nop
 8002884:	e002      	b.n	800288c <HAL_UART_IRQHandler+0x5cc>
      return;
 8002886:	bf00      	nop
 8002888:	e000      	b.n	800288c <HAL_UART_IRQHandler+0x5cc>
    return;
 800288a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800288c:	37e8      	adds	r7, #232	@ 0xe8
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop

08002894 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800289c:	bf00      	nop
 800289e:	370c      	adds	r7, #12
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80028b0:	bf00      	nop
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr

080028bc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80028c4:	bf00      	nop
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	460b      	mov	r3, r1
 80028da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80028dc:	bf00      	nop
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr

080028e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028ec:	b08a      	sub	sp, #40	@ 0x28
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80028f2:	2300      	movs	r3, #0
 80028f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	689a      	ldr	r2, [r3, #8]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	691b      	ldr	r3, [r3, #16]
 8002900:	431a      	orrs	r2, r3
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	431a      	orrs	r2, r3
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	69db      	ldr	r3, [r3, #28]
 800290c:	4313      	orrs	r3, r2
 800290e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	4ba4      	ldr	r3, [pc, #656]	@ (8002ba8 <UART_SetConfig+0x2c0>)
 8002918:	4013      	ands	r3, r2
 800291a:	68fa      	ldr	r2, [r7, #12]
 800291c:	6812      	ldr	r2, [r2, #0]
 800291e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002920:	430b      	orrs	r3, r1
 8002922:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	68da      	ldr	r2, [r3, #12]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	430a      	orrs	r2, r1
 8002938:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a99      	ldr	r2, [pc, #612]	@ (8002bac <UART_SetConfig+0x2c4>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d004      	beq.n	8002954 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6a1b      	ldr	r3, [r3, #32]
 800294e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002950:	4313      	orrs	r3, r2
 8002952:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002964:	430a      	orrs	r2, r1
 8002966:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a90      	ldr	r2, [pc, #576]	@ (8002bb0 <UART_SetConfig+0x2c8>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d126      	bne.n	80029c0 <UART_SetConfig+0xd8>
 8002972:	4b90      	ldr	r3, [pc, #576]	@ (8002bb4 <UART_SetConfig+0x2cc>)
 8002974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002978:	f003 0303 	and.w	r3, r3, #3
 800297c:	2b03      	cmp	r3, #3
 800297e:	d81b      	bhi.n	80029b8 <UART_SetConfig+0xd0>
 8002980:	a201      	add	r2, pc, #4	@ (adr r2, 8002988 <UART_SetConfig+0xa0>)
 8002982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002986:	bf00      	nop
 8002988:	08002999 	.word	0x08002999
 800298c:	080029a9 	.word	0x080029a9
 8002990:	080029a1 	.word	0x080029a1
 8002994:	080029b1 	.word	0x080029b1
 8002998:	2301      	movs	r3, #1
 800299a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800299e:	e116      	b.n	8002bce <UART_SetConfig+0x2e6>
 80029a0:	2302      	movs	r3, #2
 80029a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029a6:	e112      	b.n	8002bce <UART_SetConfig+0x2e6>
 80029a8:	2304      	movs	r3, #4
 80029aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029ae:	e10e      	b.n	8002bce <UART_SetConfig+0x2e6>
 80029b0:	2308      	movs	r3, #8
 80029b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029b6:	e10a      	b.n	8002bce <UART_SetConfig+0x2e6>
 80029b8:	2310      	movs	r3, #16
 80029ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029be:	e106      	b.n	8002bce <UART_SetConfig+0x2e6>
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a7c      	ldr	r2, [pc, #496]	@ (8002bb8 <UART_SetConfig+0x2d0>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d138      	bne.n	8002a3c <UART_SetConfig+0x154>
 80029ca:	4b7a      	ldr	r3, [pc, #488]	@ (8002bb4 <UART_SetConfig+0x2cc>)
 80029cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029d0:	f003 030c 	and.w	r3, r3, #12
 80029d4:	2b0c      	cmp	r3, #12
 80029d6:	d82d      	bhi.n	8002a34 <UART_SetConfig+0x14c>
 80029d8:	a201      	add	r2, pc, #4	@ (adr r2, 80029e0 <UART_SetConfig+0xf8>)
 80029da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029de:	bf00      	nop
 80029e0:	08002a15 	.word	0x08002a15
 80029e4:	08002a35 	.word	0x08002a35
 80029e8:	08002a35 	.word	0x08002a35
 80029ec:	08002a35 	.word	0x08002a35
 80029f0:	08002a25 	.word	0x08002a25
 80029f4:	08002a35 	.word	0x08002a35
 80029f8:	08002a35 	.word	0x08002a35
 80029fc:	08002a35 	.word	0x08002a35
 8002a00:	08002a1d 	.word	0x08002a1d
 8002a04:	08002a35 	.word	0x08002a35
 8002a08:	08002a35 	.word	0x08002a35
 8002a0c:	08002a35 	.word	0x08002a35
 8002a10:	08002a2d 	.word	0x08002a2d
 8002a14:	2300      	movs	r3, #0
 8002a16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a1a:	e0d8      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002a1c:	2302      	movs	r3, #2
 8002a1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a22:	e0d4      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002a24:	2304      	movs	r3, #4
 8002a26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a2a:	e0d0      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002a2c:	2308      	movs	r3, #8
 8002a2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a32:	e0cc      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002a34:	2310      	movs	r3, #16
 8002a36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a3a:	e0c8      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a5e      	ldr	r2, [pc, #376]	@ (8002bbc <UART_SetConfig+0x2d4>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d125      	bne.n	8002a92 <UART_SetConfig+0x1aa>
 8002a46:	4b5b      	ldr	r3, [pc, #364]	@ (8002bb4 <UART_SetConfig+0x2cc>)
 8002a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a4c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002a50:	2b30      	cmp	r3, #48	@ 0x30
 8002a52:	d016      	beq.n	8002a82 <UART_SetConfig+0x19a>
 8002a54:	2b30      	cmp	r3, #48	@ 0x30
 8002a56:	d818      	bhi.n	8002a8a <UART_SetConfig+0x1a2>
 8002a58:	2b20      	cmp	r3, #32
 8002a5a:	d00a      	beq.n	8002a72 <UART_SetConfig+0x18a>
 8002a5c:	2b20      	cmp	r3, #32
 8002a5e:	d814      	bhi.n	8002a8a <UART_SetConfig+0x1a2>
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d002      	beq.n	8002a6a <UART_SetConfig+0x182>
 8002a64:	2b10      	cmp	r3, #16
 8002a66:	d008      	beq.n	8002a7a <UART_SetConfig+0x192>
 8002a68:	e00f      	b.n	8002a8a <UART_SetConfig+0x1a2>
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a70:	e0ad      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002a72:	2302      	movs	r3, #2
 8002a74:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a78:	e0a9      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002a7a:	2304      	movs	r3, #4
 8002a7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a80:	e0a5      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002a82:	2308      	movs	r3, #8
 8002a84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a88:	e0a1      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002a8a:	2310      	movs	r3, #16
 8002a8c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a90:	e09d      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a4a      	ldr	r2, [pc, #296]	@ (8002bc0 <UART_SetConfig+0x2d8>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d125      	bne.n	8002ae8 <UART_SetConfig+0x200>
 8002a9c:	4b45      	ldr	r3, [pc, #276]	@ (8002bb4 <UART_SetConfig+0x2cc>)
 8002a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aa2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002aa6:	2bc0      	cmp	r3, #192	@ 0xc0
 8002aa8:	d016      	beq.n	8002ad8 <UART_SetConfig+0x1f0>
 8002aaa:	2bc0      	cmp	r3, #192	@ 0xc0
 8002aac:	d818      	bhi.n	8002ae0 <UART_SetConfig+0x1f8>
 8002aae:	2b80      	cmp	r3, #128	@ 0x80
 8002ab0:	d00a      	beq.n	8002ac8 <UART_SetConfig+0x1e0>
 8002ab2:	2b80      	cmp	r3, #128	@ 0x80
 8002ab4:	d814      	bhi.n	8002ae0 <UART_SetConfig+0x1f8>
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d002      	beq.n	8002ac0 <UART_SetConfig+0x1d8>
 8002aba:	2b40      	cmp	r3, #64	@ 0x40
 8002abc:	d008      	beq.n	8002ad0 <UART_SetConfig+0x1e8>
 8002abe:	e00f      	b.n	8002ae0 <UART_SetConfig+0x1f8>
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ac6:	e082      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002ac8:	2302      	movs	r3, #2
 8002aca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ace:	e07e      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002ad0:	2304      	movs	r3, #4
 8002ad2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ad6:	e07a      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002ad8:	2308      	movs	r3, #8
 8002ada:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ade:	e076      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002ae0:	2310      	movs	r3, #16
 8002ae2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ae6:	e072      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a35      	ldr	r2, [pc, #212]	@ (8002bc4 <UART_SetConfig+0x2dc>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d12a      	bne.n	8002b48 <UART_SetConfig+0x260>
 8002af2:	4b30      	ldr	r3, [pc, #192]	@ (8002bb4 <UART_SetConfig+0x2cc>)
 8002af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002af8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002afc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b00:	d01a      	beq.n	8002b38 <UART_SetConfig+0x250>
 8002b02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b06:	d81b      	bhi.n	8002b40 <UART_SetConfig+0x258>
 8002b08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b0c:	d00c      	beq.n	8002b28 <UART_SetConfig+0x240>
 8002b0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b12:	d815      	bhi.n	8002b40 <UART_SetConfig+0x258>
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d003      	beq.n	8002b20 <UART_SetConfig+0x238>
 8002b18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b1c:	d008      	beq.n	8002b30 <UART_SetConfig+0x248>
 8002b1e:	e00f      	b.n	8002b40 <UART_SetConfig+0x258>
 8002b20:	2300      	movs	r3, #0
 8002b22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b26:	e052      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002b28:	2302      	movs	r3, #2
 8002b2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b2e:	e04e      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002b30:	2304      	movs	r3, #4
 8002b32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b36:	e04a      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002b38:	2308      	movs	r3, #8
 8002b3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b3e:	e046      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002b40:	2310      	movs	r3, #16
 8002b42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b46:	e042      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a17      	ldr	r2, [pc, #92]	@ (8002bac <UART_SetConfig+0x2c4>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d13a      	bne.n	8002bc8 <UART_SetConfig+0x2e0>
 8002b52:	4b18      	ldr	r3, [pc, #96]	@ (8002bb4 <UART_SetConfig+0x2cc>)
 8002b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b58:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002b5c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002b60:	d01a      	beq.n	8002b98 <UART_SetConfig+0x2b0>
 8002b62:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002b66:	d81b      	bhi.n	8002ba0 <UART_SetConfig+0x2b8>
 8002b68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b6c:	d00c      	beq.n	8002b88 <UART_SetConfig+0x2a0>
 8002b6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b72:	d815      	bhi.n	8002ba0 <UART_SetConfig+0x2b8>
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d003      	beq.n	8002b80 <UART_SetConfig+0x298>
 8002b78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b7c:	d008      	beq.n	8002b90 <UART_SetConfig+0x2a8>
 8002b7e:	e00f      	b.n	8002ba0 <UART_SetConfig+0x2b8>
 8002b80:	2300      	movs	r3, #0
 8002b82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b86:	e022      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002b88:	2302      	movs	r3, #2
 8002b8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b8e:	e01e      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002b90:	2304      	movs	r3, #4
 8002b92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b96:	e01a      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002b98:	2308      	movs	r3, #8
 8002b9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b9e:	e016      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002ba0:	2310      	movs	r3, #16
 8002ba2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ba6:	e012      	b.n	8002bce <UART_SetConfig+0x2e6>
 8002ba8:	efff69f3 	.word	0xefff69f3
 8002bac:	40008000 	.word	0x40008000
 8002bb0:	40013800 	.word	0x40013800
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	40004400 	.word	0x40004400
 8002bbc:	40004800 	.word	0x40004800
 8002bc0:	40004c00 	.word	0x40004c00
 8002bc4:	40005000 	.word	0x40005000
 8002bc8:	2310      	movs	r3, #16
 8002bca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a9f      	ldr	r2, [pc, #636]	@ (8002e50 <UART_SetConfig+0x568>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d17a      	bne.n	8002cce <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002bd8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002bdc:	2b08      	cmp	r3, #8
 8002bde:	d824      	bhi.n	8002c2a <UART_SetConfig+0x342>
 8002be0:	a201      	add	r2, pc, #4	@ (adr r2, 8002be8 <UART_SetConfig+0x300>)
 8002be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be6:	bf00      	nop
 8002be8:	08002c0d 	.word	0x08002c0d
 8002bec:	08002c2b 	.word	0x08002c2b
 8002bf0:	08002c15 	.word	0x08002c15
 8002bf4:	08002c2b 	.word	0x08002c2b
 8002bf8:	08002c1b 	.word	0x08002c1b
 8002bfc:	08002c2b 	.word	0x08002c2b
 8002c00:	08002c2b 	.word	0x08002c2b
 8002c04:	08002c2b 	.word	0x08002c2b
 8002c08:	08002c23 	.word	0x08002c23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c0c:	f7fe fd5a 	bl	80016c4 <HAL_RCC_GetPCLK1Freq>
 8002c10:	61f8      	str	r0, [r7, #28]
        break;
 8002c12:	e010      	b.n	8002c36 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c14:	4b8f      	ldr	r3, [pc, #572]	@ (8002e54 <UART_SetConfig+0x56c>)
 8002c16:	61fb      	str	r3, [r7, #28]
        break;
 8002c18:	e00d      	b.n	8002c36 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c1a:	f7fe fcbb 	bl	8001594 <HAL_RCC_GetSysClockFreq>
 8002c1e:	61f8      	str	r0, [r7, #28]
        break;
 8002c20:	e009      	b.n	8002c36 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c26:	61fb      	str	r3, [r7, #28]
        break;
 8002c28:	e005      	b.n	8002c36 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002c34:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	f000 80fb 	beq.w	8002e34 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	685a      	ldr	r2, [r3, #4]
 8002c42:	4613      	mov	r3, r2
 8002c44:	005b      	lsls	r3, r3, #1
 8002c46:	4413      	add	r3, r2
 8002c48:	69fa      	ldr	r2, [r7, #28]
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d305      	bcc.n	8002c5a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002c54:	69fa      	ldr	r2, [r7, #28]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d903      	bls.n	8002c62 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002c60:	e0e8      	b.n	8002e34 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	2200      	movs	r2, #0
 8002c66:	461c      	mov	r4, r3
 8002c68:	4615      	mov	r5, r2
 8002c6a:	f04f 0200 	mov.w	r2, #0
 8002c6e:	f04f 0300 	mov.w	r3, #0
 8002c72:	022b      	lsls	r3, r5, #8
 8002c74:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002c78:	0222      	lsls	r2, r4, #8
 8002c7a:	68f9      	ldr	r1, [r7, #12]
 8002c7c:	6849      	ldr	r1, [r1, #4]
 8002c7e:	0849      	lsrs	r1, r1, #1
 8002c80:	2000      	movs	r0, #0
 8002c82:	4688      	mov	r8, r1
 8002c84:	4681      	mov	r9, r0
 8002c86:	eb12 0a08 	adds.w	sl, r2, r8
 8002c8a:	eb43 0b09 	adc.w	fp, r3, r9
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	603b      	str	r3, [r7, #0]
 8002c96:	607a      	str	r2, [r7, #4]
 8002c98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002c9c:	4650      	mov	r0, sl
 8002c9e:	4659      	mov	r1, fp
 8002ca0:	f7fd fa92 	bl	80001c8 <__aeabi_uldivmod>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	460b      	mov	r3, r1
 8002ca8:	4613      	mov	r3, r2
 8002caa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002cb2:	d308      	bcc.n	8002cc6 <UART_SetConfig+0x3de>
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002cba:	d204      	bcs.n	8002cc6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	60da      	str	r2, [r3, #12]
 8002cc4:	e0b6      	b.n	8002e34 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002ccc:	e0b2      	b.n	8002e34 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	69db      	ldr	r3, [r3, #28]
 8002cd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cd6:	d15e      	bne.n	8002d96 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8002cd8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002cdc:	2b08      	cmp	r3, #8
 8002cde:	d828      	bhi.n	8002d32 <UART_SetConfig+0x44a>
 8002ce0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ce8 <UART_SetConfig+0x400>)
 8002ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ce6:	bf00      	nop
 8002ce8:	08002d0d 	.word	0x08002d0d
 8002cec:	08002d15 	.word	0x08002d15
 8002cf0:	08002d1d 	.word	0x08002d1d
 8002cf4:	08002d33 	.word	0x08002d33
 8002cf8:	08002d23 	.word	0x08002d23
 8002cfc:	08002d33 	.word	0x08002d33
 8002d00:	08002d33 	.word	0x08002d33
 8002d04:	08002d33 	.word	0x08002d33
 8002d08:	08002d2b 	.word	0x08002d2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d0c:	f7fe fcda 	bl	80016c4 <HAL_RCC_GetPCLK1Freq>
 8002d10:	61f8      	str	r0, [r7, #28]
        break;
 8002d12:	e014      	b.n	8002d3e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d14:	f7fe fcec 	bl	80016f0 <HAL_RCC_GetPCLK2Freq>
 8002d18:	61f8      	str	r0, [r7, #28]
        break;
 8002d1a:	e010      	b.n	8002d3e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d1c:	4b4d      	ldr	r3, [pc, #308]	@ (8002e54 <UART_SetConfig+0x56c>)
 8002d1e:	61fb      	str	r3, [r7, #28]
        break;
 8002d20:	e00d      	b.n	8002d3e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d22:	f7fe fc37 	bl	8001594 <HAL_RCC_GetSysClockFreq>
 8002d26:	61f8      	str	r0, [r7, #28]
        break;
 8002d28:	e009      	b.n	8002d3e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d2e:	61fb      	str	r3, [r7, #28]
        break;
 8002d30:	e005      	b.n	8002d3e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8002d32:	2300      	movs	r3, #0
 8002d34:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002d3c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d077      	beq.n	8002e34 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	005a      	lsls	r2, r3, #1
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	085b      	lsrs	r3, r3, #1
 8002d4e:	441a      	add	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d58:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	2b0f      	cmp	r3, #15
 8002d5e:	d916      	bls.n	8002d8e <UART_SetConfig+0x4a6>
 8002d60:	69bb      	ldr	r3, [r7, #24]
 8002d62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d66:	d212      	bcs.n	8002d8e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d68:	69bb      	ldr	r3, [r7, #24]
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	f023 030f 	bic.w	r3, r3, #15
 8002d70:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	085b      	lsrs	r3, r3, #1
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	f003 0307 	and.w	r3, r3, #7
 8002d7c:	b29a      	uxth	r2, r3
 8002d7e:	8afb      	ldrh	r3, [r7, #22]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	8afa      	ldrh	r2, [r7, #22]
 8002d8a:	60da      	str	r2, [r3, #12]
 8002d8c:	e052      	b.n	8002e34 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002d94:	e04e      	b.n	8002e34 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002d96:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002d9a:	2b08      	cmp	r3, #8
 8002d9c:	d827      	bhi.n	8002dee <UART_SetConfig+0x506>
 8002d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8002da4 <UART_SetConfig+0x4bc>)
 8002da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002da4:	08002dc9 	.word	0x08002dc9
 8002da8:	08002dd1 	.word	0x08002dd1
 8002dac:	08002dd9 	.word	0x08002dd9
 8002db0:	08002def 	.word	0x08002def
 8002db4:	08002ddf 	.word	0x08002ddf
 8002db8:	08002def 	.word	0x08002def
 8002dbc:	08002def 	.word	0x08002def
 8002dc0:	08002def 	.word	0x08002def
 8002dc4:	08002de7 	.word	0x08002de7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002dc8:	f7fe fc7c 	bl	80016c4 <HAL_RCC_GetPCLK1Freq>
 8002dcc:	61f8      	str	r0, [r7, #28]
        break;
 8002dce:	e014      	b.n	8002dfa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002dd0:	f7fe fc8e 	bl	80016f0 <HAL_RCC_GetPCLK2Freq>
 8002dd4:	61f8      	str	r0, [r7, #28]
        break;
 8002dd6:	e010      	b.n	8002dfa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002dd8:	4b1e      	ldr	r3, [pc, #120]	@ (8002e54 <UART_SetConfig+0x56c>)
 8002dda:	61fb      	str	r3, [r7, #28]
        break;
 8002ddc:	e00d      	b.n	8002dfa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002dde:	f7fe fbd9 	bl	8001594 <HAL_RCC_GetSysClockFreq>
 8002de2:	61f8      	str	r0, [r7, #28]
        break;
 8002de4:	e009      	b.n	8002dfa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002de6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002dea:	61fb      	str	r3, [r7, #28]
        break;
 8002dec:	e005      	b.n	8002dfa <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8002dee:	2300      	movs	r3, #0
 8002df0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002df8:	bf00      	nop
    }

    if (pclk != 0U)
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d019      	beq.n	8002e34 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	085a      	lsrs	r2, r3, #1
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	441a      	add	r2, r3
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e12:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e14:	69bb      	ldr	r3, [r7, #24]
 8002e16:	2b0f      	cmp	r3, #15
 8002e18:	d909      	bls.n	8002e2e <UART_SetConfig+0x546>
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e20:	d205      	bcs.n	8002e2e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	b29a      	uxth	r2, r3
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	60da      	str	r2, [r3, #12]
 8002e2c:	e002      	b.n	8002e34 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2200      	movs	r2, #0
 8002e38:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002e40:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3728      	adds	r7, #40	@ 0x28
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e4e:	bf00      	nop
 8002e50:	40008000 	.word	0x40008000
 8002e54:	00f42400 	.word	0x00f42400

08002e58 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e64:	f003 0308 	and.w	r3, r3, #8
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d00a      	beq.n	8002e82 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d00a      	beq.n	8002ea4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea8:	f003 0302 	and.w	r3, r3, #2
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00a      	beq.n	8002ec6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	430a      	orrs	r2, r1
 8002ec4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eca:	f003 0304 	and.w	r3, r3, #4
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d00a      	beq.n	8002ee8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eec:	f003 0310 	and.w	r3, r3, #16
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d00a      	beq.n	8002f0a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	430a      	orrs	r2, r1
 8002f08:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f0e:	f003 0320 	and.w	r3, r3, #32
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d00a      	beq.n	8002f2c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d01a      	beq.n	8002f6e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	430a      	orrs	r2, r1
 8002f4c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f56:	d10a      	bne.n	8002f6e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d00a      	beq.n	8002f90 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	605a      	str	r2, [r3, #4]
  }
}
 8002f90:	bf00      	nop
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr

08002f9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b098      	sub	sp, #96	@ 0x60
 8002fa0:	af02      	add	r7, sp, #8
 8002fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002fac:	f7fd fd76 	bl	8000a9c <HAL_GetTick>
 8002fb0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0308 	and.w	r3, r3, #8
 8002fbc:	2b08      	cmp	r3, #8
 8002fbe:	d12e      	bne.n	800301e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fc0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002fc4:	9300      	str	r3, [sp, #0]
 8002fc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f000 f88c 	bl	80030ec <UART_WaitOnFlagUntilTimeout>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d021      	beq.n	800301e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fe2:	e853 3f00 	ldrex	r3, [r3]
 8002fe6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002fe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002fee:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ff8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ffa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ffc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002ffe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003000:	e841 2300 	strex	r3, r2, [r1]
 8003004:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003006:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003008:	2b00      	cmp	r3, #0
 800300a:	d1e6      	bne.n	8002fda <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2220      	movs	r2, #32
 8003010:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e062      	b.n	80030e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0304 	and.w	r3, r3, #4
 8003028:	2b04      	cmp	r3, #4
 800302a:	d149      	bne.n	80030c0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800302c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003030:	9300      	str	r3, [sp, #0]
 8003032:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003034:	2200      	movs	r2, #0
 8003036:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 f856 	bl	80030ec <UART_WaitOnFlagUntilTimeout>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d03c      	beq.n	80030c0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800304c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304e:	e853 3f00 	ldrex	r3, [r3]
 8003052:	623b      	str	r3, [r7, #32]
   return(result);
 8003054:	6a3b      	ldr	r3, [r7, #32]
 8003056:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800305a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	461a      	mov	r2, r3
 8003062:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003064:	633b      	str	r3, [r7, #48]	@ 0x30
 8003066:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003068:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800306a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800306c:	e841 2300 	strex	r3, r2, [r1]
 8003070:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003074:	2b00      	cmp	r3, #0
 8003076:	d1e6      	bne.n	8003046 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	3308      	adds	r3, #8
 800307e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	e853 3f00 	ldrex	r3, [r3]
 8003086:	60fb      	str	r3, [r7, #12]
   return(result);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f023 0301 	bic.w	r3, r3, #1
 800308e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	3308      	adds	r3, #8
 8003096:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003098:	61fa      	str	r2, [r7, #28]
 800309a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800309c:	69b9      	ldr	r1, [r7, #24]
 800309e:	69fa      	ldr	r2, [r7, #28]
 80030a0:	e841 2300 	strex	r3, r2, [r1]
 80030a4:	617b      	str	r3, [r7, #20]
   return(result);
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d1e5      	bne.n	8003078 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2220      	movs	r2, #32
 80030b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80030bc:	2303      	movs	r3, #3
 80030be:	e011      	b.n	80030e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2220      	movs	r2, #32
 80030c4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2220      	movs	r2, #32
 80030ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3758      	adds	r7, #88	@ 0x58
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}

080030ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	60b9      	str	r1, [r7, #8]
 80030f6:	603b      	str	r3, [r7, #0]
 80030f8:	4613      	mov	r3, r2
 80030fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030fc:	e049      	b.n	8003192 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030fe:	69bb      	ldr	r3, [r7, #24]
 8003100:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003104:	d045      	beq.n	8003192 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003106:	f7fd fcc9 	bl	8000a9c <HAL_GetTick>
 800310a:	4602      	mov	r2, r0
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	69ba      	ldr	r2, [r7, #24]
 8003112:	429a      	cmp	r2, r3
 8003114:	d302      	bcc.n	800311c <UART_WaitOnFlagUntilTimeout+0x30>
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d101      	bne.n	8003120 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800311c:	2303      	movs	r3, #3
 800311e:	e048      	b.n	80031b2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0304 	and.w	r3, r3, #4
 800312a:	2b00      	cmp	r3, #0
 800312c:	d031      	beq.n	8003192 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	69db      	ldr	r3, [r3, #28]
 8003134:	f003 0308 	and.w	r3, r3, #8
 8003138:	2b08      	cmp	r3, #8
 800313a:	d110      	bne.n	800315e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2208      	movs	r2, #8
 8003142:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003144:	68f8      	ldr	r0, [r7, #12]
 8003146:	f000 f8ff 	bl	8003348 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2208      	movs	r2, #8
 800314e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2200      	movs	r2, #0
 8003156:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e029      	b.n	80031b2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	69db      	ldr	r3, [r3, #28]
 8003164:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003168:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800316c:	d111      	bne.n	8003192 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003176:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f000 f8e5 	bl	8003348 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2220      	movs	r2, #32
 8003182:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e00f      	b.n	80031b2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	69da      	ldr	r2, [r3, #28]
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	4013      	ands	r3, r2
 800319c:	68ba      	ldr	r2, [r7, #8]
 800319e:	429a      	cmp	r2, r3
 80031a0:	bf0c      	ite	eq
 80031a2:	2301      	moveq	r3, #1
 80031a4:	2300      	movne	r3, #0
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	461a      	mov	r2, r3
 80031aa:	79fb      	ldrb	r3, [r7, #7]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d0a6      	beq.n	80030fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3710      	adds	r7, #16
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
	...

080031bc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b096      	sub	sp, #88	@ 0x58
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	60b9      	str	r1, [r7, #8]
 80031c6:	4613      	mov	r3, r2
 80031c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	68ba      	ldr	r2, [r7, #8]
 80031ce:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	88fa      	ldrh	r2, [r7, #6]
 80031d4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2200      	movs	r2, #0
 80031dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2222      	movs	r2, #34	@ 0x22
 80031e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d028      	beq.n	8003242 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031f4:	4a3e      	ldr	r2, [pc, #248]	@ (80032f0 <UART_Start_Receive_DMA+0x134>)
 80031f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031fc:	4a3d      	ldr	r2, [pc, #244]	@ (80032f4 <UART_Start_Receive_DMA+0x138>)
 80031fe:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003204:	4a3c      	ldr	r2, [pc, #240]	@ (80032f8 <UART_Start_Receive_DMA+0x13c>)
 8003206:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800320c:	2200      	movs	r2, #0
 800320e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	3324      	adds	r3, #36	@ 0x24
 800321a:	4619      	mov	r1, r3
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003220:	461a      	mov	r2, r3
 8003222:	88fb      	ldrh	r3, [r7, #6]
 8003224:	f7fd fe34 	bl	8000e90 <HAL_DMA_Start_IT>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d009      	beq.n	8003242 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2210      	movs	r2, #16
 8003232:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2220      	movs	r2, #32
 800323a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e051      	b.n	80032e6 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	691b      	ldr	r3, [r3, #16]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d018      	beq.n	800327c <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003252:	e853 3f00 	ldrex	r3, [r3]
 8003256:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800325a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800325e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	461a      	mov	r2, r3
 8003266:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003268:	64bb      	str	r3, [r7, #72]	@ 0x48
 800326a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800326c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800326e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003270:	e841 2300 	strex	r3, r2, [r1]
 8003274:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003276:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003278:	2b00      	cmp	r3, #0
 800327a:	d1e6      	bne.n	800324a <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	3308      	adds	r3, #8
 8003282:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003286:	e853 3f00 	ldrex	r3, [r3]
 800328a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800328c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328e:	f043 0301 	orr.w	r3, r3, #1
 8003292:	653b      	str	r3, [r7, #80]	@ 0x50
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	3308      	adds	r3, #8
 800329a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800329c:	637a      	str	r2, [r7, #52]	@ 0x34
 800329e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80032a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80032a4:	e841 2300 	strex	r3, r2, [r1]
 80032a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80032aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d1e5      	bne.n	800327c <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	3308      	adds	r3, #8
 80032b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	e853 3f00 	ldrex	r3, [r3]
 80032be:	613b      	str	r3, [r7, #16]
   return(result);
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	3308      	adds	r3, #8
 80032ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80032d0:	623a      	str	r2, [r7, #32]
 80032d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032d4:	69f9      	ldr	r1, [r7, #28]
 80032d6:	6a3a      	ldr	r2, [r7, #32]
 80032d8:	e841 2300 	strex	r3, r2, [r1]
 80032dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1e5      	bne.n	80032b0 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3758      	adds	r7, #88	@ 0x58
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	080034c7 	.word	0x080034c7
 80032f4:	080035f3 	.word	0x080035f3
 80032f8:	08003631 	.word	0x08003631

080032fc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b089      	sub	sp, #36	@ 0x24
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	e853 3f00 	ldrex	r3, [r3]
 8003310:	60bb      	str	r3, [r7, #8]
   return(result);
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003318:	61fb      	str	r3, [r7, #28]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	461a      	mov	r2, r3
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	61bb      	str	r3, [r7, #24]
 8003324:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003326:	6979      	ldr	r1, [r7, #20]
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	e841 2300 	strex	r3, r2, [r1]
 800332e:	613b      	str	r3, [r7, #16]
   return(result);
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d1e6      	bne.n	8003304 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2220      	movs	r2, #32
 800333a:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800333c:	bf00      	nop
 800333e:	3724      	adds	r7, #36	@ 0x24
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003348:	b480      	push	{r7}
 800334a:	b095      	sub	sp, #84	@ 0x54
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003358:	e853 3f00 	ldrex	r3, [r3]
 800335c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800335e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003360:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003364:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	461a      	mov	r2, r3
 800336c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800336e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003370:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003372:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003374:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003376:	e841 2300 	strex	r3, r2, [r1]
 800337a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800337c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800337e:	2b00      	cmp	r3, #0
 8003380:	d1e6      	bne.n	8003350 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	3308      	adds	r3, #8
 8003388:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800338a:	6a3b      	ldr	r3, [r7, #32]
 800338c:	e853 3f00 	ldrex	r3, [r3]
 8003390:	61fb      	str	r3, [r7, #28]
   return(result);
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	f023 0301 	bic.w	r3, r3, #1
 8003398:	64bb      	str	r3, [r7, #72]	@ 0x48
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	3308      	adds	r3, #8
 80033a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033aa:	e841 2300 	strex	r3, r2, [r1]
 80033ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80033b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d1e5      	bne.n	8003382 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d118      	bne.n	80033f0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	e853 3f00 	ldrex	r3, [r3]
 80033ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	f023 0310 	bic.w	r3, r3, #16
 80033d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	461a      	mov	r2, r3
 80033da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80033dc:	61bb      	str	r3, [r7, #24]
 80033de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033e0:	6979      	ldr	r1, [r7, #20]
 80033e2:	69ba      	ldr	r2, [r7, #24]
 80033e4:	e841 2300 	strex	r3, r2, [r1]
 80033e8:	613b      	str	r3, [r7, #16]
   return(result);
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1e6      	bne.n	80033be <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2220      	movs	r2, #32
 80033f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003404:	bf00      	nop
 8003406:	3754      	adds	r7, #84	@ 0x54
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr

08003410 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b090      	sub	sp, #64	@ 0x40
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800341c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0320 	and.w	r3, r3, #32
 8003428:	2b00      	cmp	r3, #0
 800342a:	d137      	bne.n	800349c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800342c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800342e:	2200      	movs	r2, #0
 8003430:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003434:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	3308      	adds	r3, #8
 800343a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800343c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343e:	e853 3f00 	ldrex	r3, [r3]
 8003442:	623b      	str	r3, [r7, #32]
   return(result);
 8003444:	6a3b      	ldr	r3, [r7, #32]
 8003446:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800344a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800344c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	3308      	adds	r3, #8
 8003452:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003454:	633a      	str	r2, [r7, #48]	@ 0x30
 8003456:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003458:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800345a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800345c:	e841 2300 	strex	r3, r2, [r1]
 8003460:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003464:	2b00      	cmp	r3, #0
 8003466:	d1e5      	bne.n	8003434 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003468:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	e853 3f00 	ldrex	r3, [r3]
 8003474:	60fb      	str	r3, [r7, #12]
   return(result);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800347c:	637b      	str	r3, [r7, #52]	@ 0x34
 800347e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	461a      	mov	r2, r3
 8003484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003486:	61fb      	str	r3, [r7, #28]
 8003488:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800348a:	69b9      	ldr	r1, [r7, #24]
 800348c:	69fa      	ldr	r2, [r7, #28]
 800348e:	e841 2300 	strex	r3, r2, [r1]
 8003492:	617b      	str	r3, [r7, #20]
   return(result);
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d1e6      	bne.n	8003468 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800349a:	e002      	b.n	80034a2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800349c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800349e:	f7fd f989 	bl	80007b4 <HAL_UART_TxCpltCallback>
}
 80034a2:	bf00      	nop
 80034a4:	3740      	adds	r7, #64	@ 0x40
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}

080034aa <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80034aa:	b580      	push	{r7, lr}
 80034ac:	b084      	sub	sp, #16
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80034b8:	68f8      	ldr	r0, [r7, #12]
 80034ba:	f7ff f9eb 	bl	8002894 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80034be:	bf00      	nop
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b09c      	sub	sp, #112	@ 0x70
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034d2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0320 	and.w	r3, r3, #32
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d171      	bne.n	80035c6 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80034e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034e4:	2200      	movs	r2, #0
 80034e6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80034ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80034f2:	e853 3f00 	ldrex	r3, [r3]
 80034f6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80034f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80034fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80034fe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003500:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	461a      	mov	r2, r3
 8003506:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003508:	65bb      	str	r3, [r7, #88]	@ 0x58
 800350a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800350c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800350e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003510:	e841 2300 	strex	r3, r2, [r1]
 8003514:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003516:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003518:	2b00      	cmp	r3, #0
 800351a:	d1e6      	bne.n	80034ea <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800351c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	3308      	adds	r3, #8
 8003522:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003526:	e853 3f00 	ldrex	r3, [r3]
 800352a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800352c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800352e:	f023 0301 	bic.w	r3, r3, #1
 8003532:	667b      	str	r3, [r7, #100]	@ 0x64
 8003534:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	3308      	adds	r3, #8
 800353a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800353c:	647a      	str	r2, [r7, #68]	@ 0x44
 800353e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003540:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003542:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003544:	e841 2300 	strex	r3, r2, [r1]
 8003548:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800354a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1e5      	bne.n	800351c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003550:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	3308      	adds	r3, #8
 8003556:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355a:	e853 3f00 	ldrex	r3, [r3]
 800355e:	623b      	str	r3, [r7, #32]
   return(result);
 8003560:	6a3b      	ldr	r3, [r7, #32]
 8003562:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003566:	663b      	str	r3, [r7, #96]	@ 0x60
 8003568:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	3308      	adds	r3, #8
 800356e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003570:	633a      	str	r2, [r7, #48]	@ 0x30
 8003572:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003574:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003576:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003578:	e841 2300 	strex	r3, r2, [r1]
 800357c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800357e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003580:	2b00      	cmp	r3, #0
 8003582:	d1e5      	bne.n	8003550 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003584:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003586:	2220      	movs	r2, #32
 8003588:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800358c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800358e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003590:	2b01      	cmp	r3, #1
 8003592:	d118      	bne.n	80035c6 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003594:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	e853 3f00 	ldrex	r3, [r3]
 80035a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f023 0310 	bic.w	r3, r3, #16
 80035a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80035aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	461a      	mov	r2, r3
 80035b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80035b2:	61fb      	str	r3, [r7, #28]
 80035b4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035b6:	69b9      	ldr	r1, [r7, #24]
 80035b8:	69fa      	ldr	r2, [r7, #28]
 80035ba:	e841 2300 	strex	r3, r2, [r1]
 80035be:	617b      	str	r3, [r7, #20]
   return(result);
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d1e6      	bne.n	8003594 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035c8:	2200      	movs	r2, #0
 80035ca:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d107      	bne.n	80035e4 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80035d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035d6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80035da:	4619      	mov	r1, r3
 80035dc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80035de:	f7ff f977 	bl	80028d0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80035e2:	e002      	b.n	80035ea <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80035e4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80035e6:	f7fd f8f2 	bl	80007ce <HAL_UART_RxCpltCallback>
}
 80035ea:	bf00      	nop
 80035ec:	3770      	adds	r7, #112	@ 0x70
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}

080035f2 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80035f2:	b580      	push	{r7, lr}
 80035f4:	b084      	sub	sp, #16
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035fe:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2201      	movs	r2, #1
 8003604:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800360a:	2b01      	cmp	r3, #1
 800360c:	d109      	bne.n	8003622 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003614:	085b      	lsrs	r3, r3, #1
 8003616:	b29b      	uxth	r3, r3
 8003618:	4619      	mov	r1, r3
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f7ff f958 	bl	80028d0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003620:	e002      	b.n	8003628 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8003622:	68f8      	ldr	r0, [r7, #12]
 8003624:	f7ff f940 	bl	80028a8 <HAL_UART_RxHalfCpltCallback>
}
 8003628:	bf00      	nop
 800362a:	3710      	adds	r7, #16
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}

08003630 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b086      	sub	sp, #24
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800363c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003642:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800364a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003656:	2b80      	cmp	r3, #128	@ 0x80
 8003658:	d109      	bne.n	800366e <UART_DMAError+0x3e>
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	2b21      	cmp	r3, #33	@ 0x21
 800365e:	d106      	bne.n	800366e <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	2200      	movs	r2, #0
 8003664:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8003668:	6978      	ldr	r0, [r7, #20]
 800366a:	f7ff fe47 	bl	80032fc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003678:	2b40      	cmp	r3, #64	@ 0x40
 800367a:	d109      	bne.n	8003690 <UART_DMAError+0x60>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2b22      	cmp	r3, #34	@ 0x22
 8003680:	d106      	bne.n	8003690 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	2200      	movs	r2, #0
 8003686:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800368a:	6978      	ldr	r0, [r7, #20]
 800368c:	f7ff fe5c 	bl	8003348 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003696:	f043 0210 	orr.w	r2, r3, #16
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80036a0:	6978      	ldr	r0, [r7, #20]
 80036a2:	f7ff f90b 	bl	80028bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80036a6:	bf00      	nop
 80036a8:	3718      	adds	r7, #24
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}

080036ae <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80036ae:	b580      	push	{r7, lr}
 80036b0:	b084      	sub	sp, #16
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2200      	movs	r2, #0
 80036c0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80036cc:	68f8      	ldr	r0, [r7, #12]
 80036ce:	f7ff f8f5 	bl	80028bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80036d2:	bf00      	nop
 80036d4:	3710      	adds	r7, #16
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}

080036da <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80036da:	b580      	push	{r7, lr}
 80036dc:	b088      	sub	sp, #32
 80036de:	af00      	add	r7, sp, #0
 80036e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	e853 3f00 	ldrex	r3, [r3]
 80036ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80036f6:	61fb      	str	r3, [r7, #28]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	461a      	mov	r2, r3
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	61bb      	str	r3, [r7, #24]
 8003702:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003704:	6979      	ldr	r1, [r7, #20]
 8003706:	69ba      	ldr	r2, [r7, #24]
 8003708:	e841 2300 	strex	r3, r2, [r1]
 800370c:	613b      	str	r3, [r7, #16]
   return(result);
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d1e6      	bne.n	80036e2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2220      	movs	r2, #32
 8003718:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f7fd f847 	bl	80007b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003726:	bf00      	nop
 8003728:	3720      	adds	r7, #32
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}

0800372e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800372e:	b480      	push	{r7}
 8003730:	b083      	sub	sp, #12
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003736:	bf00      	nop
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr

08003742 <memset>:
 8003742:	4402      	add	r2, r0
 8003744:	4603      	mov	r3, r0
 8003746:	4293      	cmp	r3, r2
 8003748:	d100      	bne.n	800374c <memset+0xa>
 800374a:	4770      	bx	lr
 800374c:	f803 1b01 	strb.w	r1, [r3], #1
 8003750:	e7f9      	b.n	8003746 <memset+0x4>
	...

08003754 <__libc_init_array>:
 8003754:	b570      	push	{r4, r5, r6, lr}
 8003756:	4d0d      	ldr	r5, [pc, #52]	@ (800378c <__libc_init_array+0x38>)
 8003758:	4c0d      	ldr	r4, [pc, #52]	@ (8003790 <__libc_init_array+0x3c>)
 800375a:	1b64      	subs	r4, r4, r5
 800375c:	10a4      	asrs	r4, r4, #2
 800375e:	2600      	movs	r6, #0
 8003760:	42a6      	cmp	r6, r4
 8003762:	d109      	bne.n	8003778 <__libc_init_array+0x24>
 8003764:	4d0b      	ldr	r5, [pc, #44]	@ (8003794 <__libc_init_array+0x40>)
 8003766:	4c0c      	ldr	r4, [pc, #48]	@ (8003798 <__libc_init_array+0x44>)
 8003768:	f000 f818 	bl	800379c <_init>
 800376c:	1b64      	subs	r4, r4, r5
 800376e:	10a4      	asrs	r4, r4, #2
 8003770:	2600      	movs	r6, #0
 8003772:	42a6      	cmp	r6, r4
 8003774:	d105      	bne.n	8003782 <__libc_init_array+0x2e>
 8003776:	bd70      	pop	{r4, r5, r6, pc}
 8003778:	f855 3b04 	ldr.w	r3, [r5], #4
 800377c:	4798      	blx	r3
 800377e:	3601      	adds	r6, #1
 8003780:	e7ee      	b.n	8003760 <__libc_init_array+0xc>
 8003782:	f855 3b04 	ldr.w	r3, [r5], #4
 8003786:	4798      	blx	r3
 8003788:	3601      	adds	r6, #1
 800378a:	e7f2      	b.n	8003772 <__libc_init_array+0x1e>
 800378c:	080037f4 	.word	0x080037f4
 8003790:	080037f4 	.word	0x080037f4
 8003794:	080037f4 	.word	0x080037f4
 8003798:	080037f8 	.word	0x080037f8

0800379c <_init>:
 800379c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800379e:	bf00      	nop
 80037a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037a2:	bc08      	pop	{r3}
 80037a4:	469e      	mov	lr, r3
 80037a6:	4770      	bx	lr

080037a8 <_fini>:
 80037a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037aa:	bf00      	nop
 80037ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037ae:	bc08      	pop	{r3}
 80037b0:	469e      	mov	lr, r3
 80037b2:	4770      	bx	lr
