# sky130-rtldesign
This github repository holds a report/summary of my experiences participating in the workshop "RTL design using Verilog with SKY130 Technology" under Kunal Ghosh.

## Table of Contents
* Day 1
  - Introduction to Iverilog
  - Using iverilog to generate VCDs
  - Introduction to Yosys

* Day 2
  - Understanding .lib file
  - Hierarchical and Flat synthesis
  - Optimization using Flip Flops

* Day 3
  - TBD

* Day 4
  - TBD

* Day 5
  - TBD

* References

## Day 1

## Day 2

## <ins> Day 3 </ins>

## Day 4

## Day 5

