# ============================================================
# RISC-V RV32IM_Zicsr + Pseudoinstructions + Aliases
# ============================================================

[jumps]

JAL     = 2
JALR    = 2

J       = 2     # jal x0, label
CALL    = 2     # jal ra, label
TAIL    = 2     # jal x0, label
RET     = 2     # jalr x0, ra, 0

JR      = 2     # jalr ra, label

ECALL   = 2
EBREAK  = 2

JAL_ALIAS = 2   # jal ra, label alias form

[conditions]

BEQ     = 1
BNE     = 1
BLT     = 1
BGE     = 1
BLTU    = 1
BGEU    = 1

# Conditional branches (aliases & extensions)
BEQZ    = 1     # beq rs1, x0, label
BNEZ    = 1     # bne rs1, x0, label
BGEZ    = 1     # bge rs1, x0, label
BLTZ    = 1     # blt rs1, x0, label
BLEZ    = 1     # bge x0, rs1, label
BGTZ    = 1     # blt x0, rs1, label

# Non-standard but common shorthand aliases:
BLE     = 1     # bge rs2, rs1, label  (pseudo)
BGT     = 1     # blt rs2, rs1, label  (pseudo)
BLEU    = 1     # bgeu rs2, rs1, label (unsigned pseudo)
BGTU    = 1     # bltu rs2, rs1, label (unsigned pseudo)

[arithmetic]

ADDI    = 1
SLTI    = 1
SLTIU   = 1
XORI    = 1
ORI     = 1
ANDI    = 1

SLLI    = 1
SRLI    = 1
SRAI    = 1

ADD     = 1
SUB     = 1
SLL     = 1
SLT     = 1
SLTU    = 1
XOR     = 1
SRL     = 1
SRA     = 1
OR      = 1
AND     = 1

LUI     = 1
AUIPC   = 1

SEQZ    = 1     # sltiu rd, rs1, 1
SNEZ    = 1     # sltu rd, x0, rs1
SLTZ    = 1     # slt rd, rs1, x0
SGTZ    = 1     # slt rd, x0, rs1

MV      = 1     # addi rd, rs1, 0
NEG     = 1     # sub rd, x0, rs1
NOT     = 1     # xori rd, rs1, -1
LI      = 1     # load immediate (LUI/ADDI combo)
LA      = 1     # load address (AUIPC/ADDI combo)
NOP     = 1     # addi x0, x0, 0

[muldiv]

MUL     = 3
MULH    = 3
MULHSU  = 3
MULHU   = 3
DIV     = 5
DIVU    = 5
REM     = 5
REMU    = 5

[memory]

LB      = 2
LH      = 2
LW      = 2
LBU     = 2
LHU     = 2

SB      = 2
SH      = 2
SW      = 2


FENCE   = 1
FENCE_I = 1

[special]

CSRRW   = 1
CSRRS   = 1
CSRRC   = 1
CSRRWI  = 1
CSRRSI  = 1
CSRRCI  = 1

CSRR    = 1     # csrrs rd, csr, x0
CSRW    = 1     # csrrw x0, csr, rs1
CSRWI   = 1     # csrrwi x0, csr, imm

RDINSTRET = 1   # csrrs xN, instret, x0
RDINSTRETH = 1  # csrrs xN, instreth, x0

RDCYCLE = 1   # csrrs xN, cycle, x0
RDCYCLEH = 1  # csrrs xN, cycleh, x0