#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Nov 17 16:12:08 2017
# Process ID: 10368
# Current directory: C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.runs/synth_1
# Command line: vivado.exe -log nexys4DDR.vds -mode batch -messageDb vivado.pb -notrace -source nexys4DDR.tcl
# Log file: C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.runs/synth_1/nexys4DDR.vds
# Journal file: C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source nexys4DDR.tcl -notrace
Command: synth_design -top nexys4DDR -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6412 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 314.641 ; gain = 108.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nexys4DDR' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:23]
	Parameter BAUD bound to: 50000 - type: integer 
	Parameter TXD_BAUD bound to: 50000 - type: integer 
	Parameter TXD_BAUD_2 bound to: 100000 - type: integer 
	Parameter UART_BAUD bound to: 9600 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 2 Reference Code-20170919/debounce.sv:19]
	Parameter DEBOUNCE_TIME_MS bound to: 5 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter WAIT_COUNT bound to: 500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 2 Reference Code-20170919/debounce.sv:19]
WARNING: [Synth 8-350] instance 'U_SEND_DEBOUNCE' of module 'debounce' requires 4 connections, but only 3 given [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:81]
WARNING: [Synth 8-350] instance 'U_UP_DEBOUNCE' of module 'debounce' requires 4 connections, but only 3 given [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:82]
WARNING: [Synth 8-350] instance 'U_DOWN_DEBOUNCE' of module 'debounce' requires 4 connections, but only 3 given [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:83]
WARNING: [Synth 8-350] instance 'U_LEFT_DEBOUNCE' of module 'debounce' requires 4 connections, but only 3 given [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:84]
WARNING: [Synth 8-350] instance 'U_RIGHT_DEBOUNCE' of module 'debounce' requires 4 connections, but only 3 given [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:85]
INFO: [Synth 8-638] synthesizing module 'receiver_top' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/new/receiver_top.sv:23]
	Parameter BAUD bound to: 9600 - type: integer 
	Parameter BAUD16 bound to: 153600 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkenb' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv:20]
	Parameter DIVFREQ bound to: 153600 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 651 - type: integer 
	Parameter DIVBITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkenb' (2#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv:20]
INFO: [Synth 8-638] synthesizing module 'receiver_fsm' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/new/receiver_fsm.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/new/receiver_fsm.sv:85]
INFO: [Synth 8-256] done synthesizing module 'receiver_fsm' (3#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/new/receiver_fsm.sv:23]
INFO: [Synth 8-256] done synthesizing module 'receiver_top' (4#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/new/receiver_top.sv:23]
INFO: [Synth 8-638] synthesizing module 'single_pulser' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 2 Reference Code-20170919/single_pulser.sv:21]
INFO: [Synth 8-256] done synthesizing module 'single_pulser' (5#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 2 Reference Code-20170919/single_pulser.sv:21]
INFO: [Synth 8-638] synthesizing module 'transmitter_module' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/transmitter_module.sv:23]
	Parameter BIT_RATE bound to: 50000 - type: integer 
	Parameter PREAMBLE_SIZE bound to: 2 - type: integer 
	Parameter DIFS bound to: 80 - type: integer 
	Parameter SLOT_TIME bound to: 8 - type: integer 
	Parameter ACK_TIMEOUT bound to: 256 - type: integer 
	Parameter SIFS bound to: 40 - type: integer 
	Parameter MAX_FRAMES bound to: 510 - type: integer 
INFO: [Synth 8-638] synthesizing module 'txd_fsm' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/txd_fsm.sv:23]
	Parameter W bound to: 10 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/txd_fsm.sv:73]
INFO: [Synth 8-256] done synthesizing module 'txd_fsm' (6#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/txd_fsm.sv:23]
INFO: [Synth 8-638] synthesizing module 'clkenb__parameterized0' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv:20]
	Parameter DIVFREQ bound to: 50000 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 2000 - type: integer 
	Parameter DIVBITS bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkenb__parameterized0' (6#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv:20]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.runs/synth_1/.Xil/Vivado-10368-ECE400-9SR2JH2/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (7#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.runs/synth_1/.Xil/Vivado-10368-ECE400-9SR2JH2/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'addrb' does not match port width (8) of module 'blk_mem_gen_0' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/transmitter_module.sv:135]
WARNING: [Synth 8-350] instance 'U_TXD_BRAM' of module 'blk_mem_gen_0' requires 11 connections, but only 10 given [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/transmitter_module.sv:134]
INFO: [Synth 8-638] synthesizing module 'rtl_transmitter' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/sources_1/new/rtl_transmitter.sv:23]
	Parameter BAUD bound to: 50000 - type: integer 
	Parameter BAUD2 bound to: 100000 - type: integer 
	Parameter WAIT_BITS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkenb__parameterized1' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv:20]
	Parameter DIVFREQ bound to: 50000 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 2000 - type: integer 
	Parameter DIVBITS bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkenb__parameterized1' (7#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv:20]
INFO: [Synth 8-638] synthesizing module 'bcdcounter_txd' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/new/bcdcounter_txd.sv:23]
	Parameter COUNT_CEILING bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcdcounter_txd' (8#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/new/bcdcounter_txd.sv:23]
WARNING: [Synth 8-350] instance 'U_BIT_COUNTER' of module 'bcdcounter_txd' requires 5 connections, but only 4 given [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/sources_1/new/rtl_transmitter.sv:54]
INFO: [Synth 8-638] synthesizing module 'clkenb__parameterized2' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv:20]
	Parameter DIVFREQ bound to: 100000 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkenb__parameterized2' (8#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv:20]
INFO: [Synth 8-638] synthesizing module 'bcdcounter_txd__parameterized0' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/new/bcdcounter_txd.sv:23]
	Parameter COUNT_CEILING bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcdcounter_txd__parameterized0' (8#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/new/bcdcounter_txd.sv:23]
WARNING: [Synth 8-350] instance 'U_2_BIT_COUNTER' of module 'bcdcounter_txd' requires 5 connections, but only 4 given [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/sources_1/new/rtl_transmitter.sv:75]
INFO: [Synth 8-638] synthesizing module 'bcdcounter_txd__parameterized1' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/new/bcdcounter_txd.sv:23]
	Parameter COUNT_CEILING bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcdcounter_txd__parameterized1' (8#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/new/bcdcounter_txd.sv:23]
WARNING: [Synth 8-350] instance 'U_WAIT_BIT_COUNTER' of module 'bcdcounter_txd' requires 5 connections, but only 4 given [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/sources_1/new/rtl_transmitter.sv:78]
INFO: [Synth 8-638] synthesizing module 'transmitter_fsm' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/sources_1/new/transmitter_fsm.sv:23]
	Parameter D bound to: 8 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter WAIT_BITS bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/sources_1/new/transmitter_fsm.sv:80]
INFO: [Synth 8-256] done synthesizing module 'transmitter_fsm' (9#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/sources_1/new/transmitter_fsm.sv:23]
INFO: [Synth 8-256] done synthesizing module 'rtl_transmitter' (10#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/sources_1/new/rtl_transmitter.sv:23]
INFO: [Synth 8-638] synthesizing module 'crc_generator' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/crc_generator.sv:23]
INFO: [Synth 8-638] synthesizing module 'bcdcounter' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 2 Reference Code-20170919/bcdcounter.sv:19]
	Parameter LAST_VAL bound to: 8 - type: integer 
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcdcounter' (11#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 2 Reference Code-20170919/bcdcounter.sv:19]
WARNING: [Synth 8-350] instance 'U_COUNT_BYTE' of module 'bcdcounter' requires 5 connections, but only 4 given [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/crc_generator.sv:47]
INFO: [Synth 8-256] done synthesizing module 'crc_generator' (12#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/crc_generator.sv:23]
INFO: [Synth 8-638] synthesizing module 'txd_write_fsm' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/txd_write_fsm.sv:23]
INFO: [Synth 8-256] done synthesizing module 'txd_write_fsm' (13#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/txd_write_fsm.sv:23]
INFO: [Synth 8-638] synthesizing module 'txd_transmit_fsm' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/txd_transmit_fsm.sv:23]
	Parameter PREAMBLE_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bcdcounter__parameterized0' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 2 Reference Code-20170919/bcdcounter.sv:19]
	Parameter LAST_VAL bound to: 2 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcdcounter__parameterized0' (13#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 2 Reference Code-20170919/bcdcounter.sv:19]
WARNING: [Synth 8-350] instance 'U_PRE_COUNTER' of module 'bcdcounter' requires 5 connections, but only 4 given [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/txd_transmit_fsm.sv:40]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/txd_transmit_fsm.sv:70]
INFO: [Synth 8-256] done synthesizing module 'txd_transmit_fsm' (14#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/txd_transmit_fsm.sv:23]
WARNING: [Synth 8-3848] Net start_man_txd in module/entity transmitter_module does not have driver. [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/transmitter_module.sv:41]
WARNING: [Synth 8-3848] Net start_transmitting in module/entity transmitter_module does not have driver. [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/transmitter_module.sv:46]
INFO: [Synth 8-256] done synthesizing module 'transmitter_module' (15#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/transmitter_module.sv:23]
INFO: [Synth 8-638] synthesizing module 'asynch_transmitter' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/new/asynch_transmitter.sv:23]
	Parameter BAUD bound to: 9600 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkenb__parameterized3' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv:20]
	Parameter DIVFREQ bound to: 9600 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 10416 - type: integer 
	Parameter DIVBITS bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkenb__parameterized3' (15#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv:20]
INFO: [Synth 8-638] synthesizing module 'bcdcounter_txd__parameterized2' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/new/bcdcounter_txd.sv:23]
	Parameter COUNT_CEILING bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcdcounter_txd__parameterized2' (15#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/new/bcdcounter_txd.sv:23]
WARNING: [Synth 8-350] instance 'U_BIT_COUNTER' of module 'bcdcounter_txd' requires 5 connections, but only 4 given [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/new/asynch_transmitter.sv:45]
INFO: [Synth 8-638] synthesizing module 'asynch_transmitter_fsm' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/new/asynch_transmitter_fsm.sv:23]
	Parameter D bound to: 8 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/new/asynch_transmitter_fsm.sv:52]
INFO: [Synth 8-256] done synthesizing module 'asynch_transmitter_fsm' (16#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/new/asynch_transmitter_fsm.sv:23]
INFO: [Synth 8-256] done synthesizing module 'asynch_transmitter' (17#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/new/asynch_transmitter.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'data' does not match port width (8) of module 'asynch_transmitter' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:115]
INFO: [Synth 8-638] synthesizing module 'config_mac_fsm' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/config_mac_fsm.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/config_mac_fsm.sv:62]
INFO: [Synth 8-256] done synthesizing module 'config_mac_fsm' (18#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/config_mac_fsm.sv:23]
INFO: [Synth 8-638] synthesizing module 'reg_param' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/lab01_7_segment/reg_param.sv:15]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_param' (19#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/lab01_7_segment/reg_param.sv:15]
WARNING: [Synth 8-689] width (1) of port connection 'd' does not match port width (8) of module 'reg_param' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:131]
INFO: [Synth 8-638] synthesizing module 'dispctl' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/lab01_7_segment/dispctl.sv:24]
INFO: [Synth 8-638] synthesizing module 'clkenb__parameterized4' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv:20]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 100000 - type: integer 
	Parameter DIVBITS bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkenb__parameterized4' (19#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv:20]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/new/counter.sv:16]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (20#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/new/counter.sv:16]
WARNING: [Synth 8-350] instance 'THR_B_COUNTER' of module 'counter' requires 5 connections, but only 4 given [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/lab01_7_segment/dispctl.sv:43]
INFO: [Synth 8-638] synthesizing module 'mux8_parm' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/lab01_7_segment/mux8_parm.sv:16]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/lab01_7_segment/mux8_parm.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mux8_parm' (21#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/lab01_7_segment/mux8_parm.sv:16]
INFO: [Synth 8-638] synthesizing module 'mux8_parm__parameterized0' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/lab01_7_segment/mux8_parm.sv:16]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/lab01_7_segment/mux8_parm.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mux8_parm__parameterized0' (21#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/lab01_7_segment/mux8_parm.sv:16]
INFO: [Synth 8-638] synthesizing module 'seven_seg' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/lab01_7_segment/seven_seg.sv:17]
	Parameter BLANK bound to: 7'b1111111 
	Parameter ZERO bound to: 7'b1000000 
	Parameter ONE bound to: 7'b1111001 
	Parameter TWO bound to: 7'b0100100 
	Parameter THREE bound to: 7'b0110000 
	Parameter FOUR bound to: 7'b0011001 
	Parameter FIVE bound to: 7'b0010010 
	Parameter SIX bound to: 7'b0000010 
	Parameter SEVEN bound to: 7'b1111000 
	Parameter EIGHT bound to: 7'b0000000 
	Parameter NINE bound to: 7'b0010000 
	Parameter A bound to: 7'b0001000 
	Parameter B bound to: 7'b0000011 
	Parameter C bound to: 7'b1000110 
	Parameter D bound to: 7'b0100001 
	Parameter E bound to: 7'b0000110 
	Parameter F bound to: 7'b0001110 
INFO: [Synth 8-226] default block is never used [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/lab01_7_segment/seven_seg.sv:42]
INFO: [Synth 8-256] done synthesizing module 'seven_seg' (22#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/lab01_7_segment/seven_seg.sv:17]
INFO: [Synth 8-638] synthesizing module 'decoder_3_8_en' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/lab01_7_segment/decoder_3_8_en.sv:17]
INFO: [Synth 8-256] done synthesizing module 'decoder_3_8_en' (23#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/lab01_7_segment/decoder_3_8_en.sv:17]
INFO: [Synth 8-256] done synthesizing module 'dispctl' (24#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/lab01_7_segment/dispctl.sv:24]
WARNING: [Synth 8-3848] Net cardet in module/entity nexys4DDR does not have driver. [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:60]
WARNING: [Synth 8-3848] Net write in module/entity nexys4DDR does not have driver. [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:60]
WARNING: [Synth 8-3848] Net error in module/entity nexys4DDR does not have driver. [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:60]
WARNING: [Synth 8-3848] Net SFD in module/entity nexys4DDR does not have driver. [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:48]
WARNING: [Synth 8-3848] Net empty in module/entity nexys4DDR does not have driver. [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:115]
WARNING: [Synth 8-3848] Net data_fifo in module/entity nexys4DDR does not have driver. [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:115]
WARNING: [Synth 8-3848] Net type_2_seen in module/entity nexys4DDR does not have driver. [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:62]
WARNING: [Synth 8-3848] Net ACK_SEEN in module/entity nexys4DDR does not have driver. [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:62]
WARNING: [Synth 8-3848] Net type_2_source in module/entity nexys4DDR does not have driver. [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:63]
WARNING: [Synth 8-3848] Net data_rxd in module/entity nexys4DDR does not have driver. [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:131]
INFO: [Synth 8-256] done synthesizing module 'nexys4DDR' (25#1) [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:23]
WARNING: [Synth 8-3917] design nexys4DDR has port CFGDAT driven by constant 1
WARNING: [Synth 8-3331] design txd_fsm has unconnected port ACK_TIME_DONE
WARNING: [Synth 8-3331] design transmitter_module has unconnected port type_2_seen
WARNING: [Synth 8-3331] design transmitter_module has unconnected port ACK_SEEN
WARNING: [Synth 8-3331] design transmitter_module has unconnected port type_2_source[7]
WARNING: [Synth 8-3331] design transmitter_module has unconnected port type_2_source[6]
WARNING: [Synth 8-3331] design transmitter_module has unconnected port type_2_source[5]
WARNING: [Synth 8-3331] design transmitter_module has unconnected port type_2_source[4]
WARNING: [Synth 8-3331] design transmitter_module has unconnected port type_2_source[3]
WARNING: [Synth 8-3331] design transmitter_module has unconnected port type_2_source[2]
WARNING: [Synth 8-3331] design transmitter_module has unconnected port type_2_source[1]
WARNING: [Synth 8-3331] design transmitter_module has unconnected port type_2_source[0]
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port ERROR
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SFD
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SW[7]
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SW[6]
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SW[5]
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SW[4]
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SW[3]
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SW[2]
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SW[1]
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 352.008 ; gain = 145.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U_MAN_TXD:send to constant 0 [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/transmitter_module.sv:140]
WARNING: [Synth 8-3295] tying undriven pin U_TRANSMIT_FSM:start_transmission to constant 0 [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/transmitter_module.sv:162]
WARNING: [Synth 8-3295] tying undriven pin U_TXD_MOD:cardet to constant 0 [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:97]
WARNING: [Synth 8-3295] tying undriven pin U_WRITE_PULSER:din to constant 0 [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:112]
WARNING: [Synth 8-3295] tying undriven pin U_ASYNCH_TX:data[0] to constant 0 [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:115]
WARNING: [Synth 8-3295] tying undriven pin U_D0:d[0] to constant 0 [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:131]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 352.008 ; gain = 145.582
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'U_TXD_MOD/U_TXD_BRAM' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/transmitter_module.sv:134]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.runs/synth_1/.Xil/Vivado-10368-ECE400-9SR2JH2/dcp/blk_mem_gen_0_in_context.xdc] for cell 'U_TXD_MOD/U_TXD_BRAM'
Finished Parsing XDC File [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.runs/synth_1/.Xil/Vivado-10368-ECE400-9SR2JH2/dcp/blk_mem_gen_0_in_context.xdc] for cell 'U_TXD_MOD/U_TXD_BRAM'
Parsing XDC File [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/constrs_1/imports/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/constrs_1/imports/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/constrs_1/imports/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexys4DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexys4DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 658.883 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U_TXD_MOD/U_TXD_BRAM' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "button_state_next" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "restart_16_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "restart_16_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_start_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_start_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'txd_fsm'
INFO: [Synth 8-5544] ROM "next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'txd_transmit_fsm'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pkt_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WATCHDOG_ERROR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'config_mac_fsm'
INFO: [Synth 8-5546] ROM "n_current_seg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_current_seg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "n_src_mac" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_src_mac" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "enb" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
             CARDET_WAIT |                              001 |                             0001
            NET_IDLE_CHK |                              010 |                             0100
               CONT_WIND |                              011 |                             0011
                TRANSMIT |                              100 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'txd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                PREAMBLE |                              001 |                             0001
                     SFD |                              010 |                             0010
                    DATA |                              011 |                             0011
                SEND_FCS |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'txd_transmit_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 INC_SEG |                              001 |                              010
                 DEC_SEG |                              010 |                              001
                 INC_DIG |                              011 |                              100
                 DEC_DIG |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'config_mac_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               27 Bit    Registers := 5     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input     27 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 12    
	   5 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 12    
	   7 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	   7 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 10    
	   9 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clkenb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module receiver_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
Module single_pulser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module txd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module clkenb__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clkenb__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bcdcounter_txd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clkenb__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bcdcounter_txd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bcdcounter_txd__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module transmitter_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 3     
Module bcdcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module crc_generator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module txd_write_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bcdcounter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module txd_transmit_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module transmitter_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module clkenb__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bcdcounter_txd__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module asynch_transmitter_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module config_mac_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 10    
	   5 Input      8 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module reg_param 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module clkenb__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module seven_seg 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module decoder_3_8_en 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "U_SRC_MAC_FSM/n_src_mac" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U_SRC_MAC_FSM/n_src_mac" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U_DISPCTL/U_ANODE_DISPLAY/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "U_SEND_DEBOUNCE/button_state_next" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U_UP_DEBOUNCE/button_state_next" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U_DOWN_DEBOUNCE/button_state_next" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U_LEFT_DEBOUNCE/button_state_next" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U_RIGHT_DEBOUNCE/button_state_next" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U_UART_RXD/U_BAUD_CLK/enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_TXD_MOD/U_BIT_PERIOD_CLK/enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_TXD_MOD/U_MAN_TXD/U_BAUD_RATE/enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_TXD_MOD/WATCHDOG_ERROR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_TXD_MOD/pkt_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_ASYNCH_TX/U_BAUD_RATE/enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_SRC_MAC_FSM/n_current_seg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_SRC_MAC_FSM/n_current_seg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_DISPCTL/U_CLKENB/enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "U_DISPCTL/U_DP_MUX/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design nexys4DDR has port DP driven by constant 1
WARNING: [Synth 8-3917] design nexys4DDR has port CFGDAT driven by constant 1
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port ERROR
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SFD
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SW[7]
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SW[6]
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SW[5]
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SW[4]
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SW[3]
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SW[2]
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SW[1]
WARNING: [Synth 8-3331] design nexys4DDR has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 658.883 ; gain = 452.457

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U_UART_RXD/U_FSM/start_state_reg[2]' (FDS) to 'U_UART_RXD/U_FSM/start_state_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_UART_RXD/U_FSM/start_state_reg[1] )
INFO: [Synth 8-3886] merging instance 'U_TXD_MOD/U_MAN_TXD/U_FSM/last_reg[3]' (FDE) to 'U_TXD_MOD/U_MAN_TXD/U_FSM/last_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_TXD_MOD/U_MAN_TXD/U_FSM/last_reg[1]' (FDE) to 'U_TXD_MOD/U_MAN_TXD/U_FSM/last_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_TXD_MOD/U_MAN_TXD/U_FSM/last_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_TXD_MOD/U_MAN_TXD/U_FSM/last_reg[2] )
INFO: [Synth 8-3886] merging instance 'U_SRC_MAC_FSM/current_seg_reg[0]' (FDRE) to 'U_SRC_MAC_FSM/current_seg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_SRC_MAC_FSM/current_seg_reg[1]' (FDRE) to 'U_SRC_MAC_FSM/current_seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_SRC_MAC_FSM/current_seg_reg[2]' (FDRE) to 'U_SRC_MAC_FSM/current_seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_SRC_MAC_FSM/current_seg_reg[3]' (FDRE) to 'U_SRC_MAC_FSM/current_seg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U_SRC_MAC_FSM/current_seg_reg[4]' (FDRE) to 'U_SRC_MAC_FSM/current_seg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_SRC_MAC_FSM/current_seg_reg[5] )
INFO: [Synth 8-3886] merging instance 'U_D0/q_reg[5]' (FDRE) to 'U_D0/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_D0/q_reg[1]' (FDRE) to 'U_D0/q_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_D0/q_reg[7]' (FDRE) to 'U_D0/q_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_D0/q_reg[3]' (FDRE) to 'U_D0/q_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_D0/q_reg[4]' (FDRE) to 'U_D0/q_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_D1/q_reg[2]' (FDRE) to 'U_D1/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_D0/q_reg[6]' (FDRE) to 'U_D0/q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_D0/q_reg[2] )
INFO: [Synth 8-3886] merging instance 'U_D2/q_reg[5]' (FDRE) to 'U_D2/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_D2/q_reg[2]' (FDRE) to 'U_D2/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_D1/q_reg[1]' (FDRE) to 'U_D2/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_D1/q_reg[3]' (FDRE) to 'U_D2/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_D1/q_reg[4]' (FDRE) to 'U_D2/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_D1/q_reg[5]' (FDRE) to 'U_D2/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_D1/q_reg[6]' (FDRE) to 'U_D2/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_D1/q_reg[7]' (FDRE) to 'U_D2/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_D0/q_reg[2]' (FDRE) to 'U_D2/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_D2/q_reg[1]' (FDRE) to 'U_D2/q_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_D2/q_reg[7]' (FDRE) to 'U_D2/q_reg[3]'
INFO: [Synth 8-3886] merging instance 'U_D2/q_reg[3]' (FDRE) to 'U_D2/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'U_D2/q_reg[4]' (FDRE) to 'U_D2/q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_D2/q_reg[6] )
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_TXD_FSM/reset_counters_reg) is unused and will be removed from module nexys4DDR.
CRITICAL WARNING: [Synth 8-3352] multi-driven net reset_counters_reg with 1st driver pin 'U_TXD_MOD/U_TXD_FSM/reset_counters_reg/Q' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/txd_fsm.sv:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net reset_counters_reg with 2nd driver pin 'GND' [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/txd_fsm.sv:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net reset_counters_reg is connected to constant driver, other driver is ignored [C:/Users/ahmadw/Desktop/Design/DigitalDesign/Project_WimpFi/Project_WimpFi.srcs/sources_1/new/txd_fsm.sv:53]
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/button_state_reg) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[26]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[25]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[24]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[23]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[22]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[21]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[20]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[19]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[18]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[17]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[16]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[15]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[14]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[13]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[12]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[11]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[10]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[9]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[8]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[7]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[6]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[5]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[4]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[3]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[2]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[1]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SEND_DEBOUNCE/count_reg_reg[0]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_UART_RXD/U_FSM/start_state_reg[2]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_UART_RXD/U_FSM/start_state_reg[1]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_FSM/last_reg[3]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_FSM/last_reg[2]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_FSM/last_reg[1]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_FSM/last_reg[0]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SRC_MAC_FSM/current_seg_reg[5]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SRC_MAC_FSM/current_seg_reg[4]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SRC_MAC_FSM/current_seg_reg[3]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SRC_MAC_FSM/current_seg_reg[2]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SRC_MAC_FSM/current_seg_reg[1]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_SRC_MAC_FSM/current_seg_reg[0]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D0/q_reg[7]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D0/q_reg[6]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D0/q_reg[5]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D0/q_reg[4]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D0/q_reg[3]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D0/q_reg[1]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D1/q_reg[2]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D2/q_reg[5]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D2/q_reg[2]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D2/q_reg[1]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D1/q_reg[1]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D1/q_reg[3]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D1/q_reg[4]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D1/q_reg[5]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D1/q_reg[6]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D1/q_reg[7]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D0/q_reg[2]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D2/q_reg[3]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D2/q_reg[7]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D2/q_reg[4]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_D2/q_reg[6]) is unused and will be removed from module nexys4DDR.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 658.883 ; gain = 452.457

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_FCS_FORMATION/x_reg[8]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_FCS_FORMATION/x_reg[7]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_FCS_FORMATION/x_reg[6]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_FCS_FORMATION/x_reg[5]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_FCS_FORMATION/x_reg[4]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_FCS_FORMATION/x_reg[3]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_FCS_FORMATION/x_reg[2]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_FCS_FORMATION/x_reg[1]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_TXD_FSM/network_was_busy_reg) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_RATE/q_reg[10]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_RATE/q_reg[9]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_RATE/q_reg[8]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_RATE/q_reg[7]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_RATE/q_reg[6]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_RATE/q_reg[5]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_RATE/q_reg[4]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_RATE/q_reg[3]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_RATE/q_reg[2]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_RATE/q_reg[1]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_RATE/q_reg[0]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_RATE/enb_reg) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_PULSE/dq1_reg) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_PULSE/dq2_reg) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg[9]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg[8]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg[7]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg[6]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg[5]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg[4]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg[3]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg[2]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg[1]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/q_reg[0]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_2_RATE/enb_reg) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_2_PULSE/dq1_reg) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_BAUD_2_PULSE/dq2_reg) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_FSM/state_reg[3]) is unused and will be removed from module nexys4DDR.
WARNING: [Synth 8-3332] Sequential element (U_TXD_MOD/U_MAN_TXD/U_FSM/state_reg[2]) is unused and will be removed from module nexys4DDR.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 658.883 ; gain = 452.457

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |    42|
|4     |LUT1          |   146|
|5     |LUT2          |    34|
|6     |LUT3          |    48|
|7     |LUT4          |   189|
|8     |LUT5          |    82|
|9     |LUT6          |    74|
|10    |FDRE          |   291|
|11    |FDSE          |    14|
|12    |IBUF          |     7|
|13    |OBUF          |    21|
|14    |OBUFT         |     4|
+------+--------------+------+

Report Instance Areas: 
+------+------------------------+-------------------------------+------+
|      |Instance                |Module                         |Cells |
+------+------------------------+-------------------------------+------+
|1     |top                     |                               |   969|
|2     |  U_ASYNCH_TX           |asynch_transmitter             |    68|
|3     |    U_BAUD_PULSE        |single_pulser_8                |     3|
|4     |    U_BAUD_RATE         |clkenb__parameterized3         |    50|
|5     |    U_BIT_COUNTER       |bcdcounter_txd__parameterized2 |    12|
|6     |    U_FSM               |asynch_transmitter_fsm         |     3|
|7     |  U_DISPCTL             |dispctl                        |    85|
|8     |    THR_B_COUNTER       |counter                        |    25|
|9     |    U_CLKENB            |clkenb__parameterized4         |    60|
|10    |  U_DOWN_DEBOUNCE       |debounce                       |    97|
|11    |  U_DOWN_PULSER         |single_pulser                  |     2|
|12    |  U_LEFT_DEBOUNCE       |debounce_0                     |    99|
|13    |  U_LEFT_PULSER         |single_pulser_1                |     4|
|14    |  U_RIGHT_DEBOUNCE      |debounce_2                     |    97|
|15    |  U_RIGHT_PULSER        |single_pulser_3                |     3|
|16    |  U_SRC_MAC_FSM         |config_mac_fsm                 |    45|
|17    |  U_TXD_MOD             |transmitter_module             |   256|
|18    |    U_BIT_PERIOD_CLK    |clkenb__parameterized0         |    32|
|19    |    U_BRAM_WRITING      |txd_write_fsm                  |    53|
|20    |    U_MAN_TXD_RDY_PULSE |single_pulser_7                |     2|
|21    |    U_TRANSMIT_FSM      |txd_transmit_fsm               |    48|
|22    |      U_PRE_COUNTER     |bcdcounter__parameterized0     |     7|
|23    |    U_TXD_FSM           |txd_fsm                        |    13|
|24    |  U_UART_RXD            |receiver_top                   |    77|
|25    |    U_BAUD_CLK          |clkenb                         |    27|
|26    |    U_FSM               |receiver_fsm                   |    50|
|27    |  U_UP_DEBOUNCE         |debounce_4                     |    97|
|28    |  U_UP_PULSER           |single_pulser_5                |     2|
|29    |  U_XWR_SINGLE_PULSE    |single_pulser_6                |     4|
+------+------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 658.883 ; gain = 452.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 154 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 658.883 ; gain = 107.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 658.883 ; gain = 452.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
187 Infos, 170 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 658.883 ; gain = 419.086
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 658.883 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 16:12:36 2017...
