--
--	Conversion of KitProg.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri Aug 28 18:33:29 2015
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
TERMINAL \USBFS:Net_1000\ : bit;
TERMINAL \USBFS:Net_597\ : bit;
SIGNAL Net_494 : bit;
SIGNAL \USBFS:Net_79\ : bit;
SIGNAL \USBFS:Net_81\ : bit;
SIGNAL \USBFS:ept_int_8\ : bit;
SIGNAL \USBFS:ept_int_7\ : bit;
SIGNAL \USBFS:ept_int_6\ : bit;
SIGNAL \USBFS:ept_int_5\ : bit;
SIGNAL \USBFS:ept_int_4\ : bit;
SIGNAL \USBFS:ept_int_3\ : bit;
SIGNAL \USBFS:ept_int_2\ : bit;
SIGNAL \USBFS:ept_int_1\ : bit;
SIGNAL \USBFS:ept_int_0\ : bit;
SIGNAL \USBFS:Net_95\ : bit;
SIGNAL \USBFS:dma_req_7\ : bit;
SIGNAL \USBFS:dma_req_6\ : bit;
SIGNAL \USBFS:dma_req_5\ : bit;
SIGNAL \USBFS:dma_req_4\ : bit;
SIGNAL \USBFS:dma_req_3\ : bit;
SIGNAL \USBFS:dma_req_2\ : bit;
SIGNAL \USBFS:dma_req_1\ : bit;
SIGNAL \USBFS:dma_req_0\ : bit;
SIGNAL \USBFS:Net_824\ : bit;
SIGNAL \USBFS:tmpOE__Dm_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL \USBFS:tmpFB_0__Dm_net_0\ : bit;
SIGNAL \USBFS:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBFS:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \USBFS:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBFS:tmpOE__VBUS_net_0\ : bit;
SIGNAL \USBFS:tmpFB_0__VBUS_net_0\ : bit;
SIGNAL \USBFS:tmpIO_0__VBUS_net_0\ : bit;
TERMINAL \USBFS:tmpSIOVREF__VBUS_net_0\ : bit;
SIGNAL \USBFS:tmpINTERRUPT_0__VBUS_net_0\ : bit;
SIGNAL \USBFS:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBFS:tmpFB_0__Dp_net_0\ : bit;
SIGNAL \USBFS:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBFS:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL \USBFS:Net_1010\ : bit;
SIGNAL tmpOE__Pin_StatusLED_net_0 : bit;
SIGNAL tmpFB_0__Pin_StatusLED_net_0 : bit;
SIGNAL tmpIO_0__Pin_StatusLED_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_StatusLED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_StatusLED_net_0 : bit;
SIGNAL tmpOE__SWDCLK_net_0 : bit;
SIGNAL tmpFB_0__SWDCLK_net_0 : bit;
SIGNAL Net_21 : bit;
TERMINAL tmpSIOVREF__SWDCLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SWDCLK_net_0 : bit;
SIGNAL tmpOE__SWDXRES_net_0 : bit;
SIGNAL tmpFB_0__SWDXRES_net_0 : bit;
SIGNAL tmpIO_0__SWDXRES_net_0 : bit;
TERMINAL tmpSIOVREF__SWDXRES_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SWDXRES_net_0 : bit;
SIGNAL tmpOE__SWDIO_net_0 : bit;
SIGNAL tmpFB_0__SWDIO_net_0 : bit;
SIGNAL Net_36 : bit;
TERMINAL tmpSIOVREF__SWDIO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SWDIO_net_0 : bit;
SIGNAL tmpOE__Pin_HWVersionA_net_0 : bit;
SIGNAL tmpFB_0__Pin_HWVersionA_net_0 : bit;
SIGNAL tmpIO_0__Pin_HWVersionA_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_HWVersionA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_HWVersionA_net_0 : bit;
SIGNAL \I2CHW:sda_x_wire\ : bit;
SIGNAL \I2CHW:Net_643_4\ : bit;
SIGNAL \I2CHW:Net_697\ : bit;
SIGNAL \I2CHW:Net_643_5\ : bit;
SIGNAL \I2CHW:udb_clk\ : bit;
SIGNAL \I2CHW:bI2C_UDB:op_clk\ : bit;
SIGNAL \I2CHW:bI2C_UDB:control_7\ : bit;
SIGNAL \I2CHW:bI2C_UDB:control_6\ : bit;
SIGNAL \I2CHW:bI2C_UDB:control_5\ : bit;
SIGNAL \I2CHW:bI2C_UDB:control_4\ : bit;
SIGNAL \I2CHW:bI2C_UDB:control_3\ : bit;
SIGNAL \I2CHW:bI2C_UDB:control_2\ : bit;
SIGNAL \I2CHW:bI2C_UDB:control_1\ : bit;
SIGNAL \I2CHW:bI2C_UDB:control_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:status_6\ : bit;
SIGNAL \I2CHW:bI2C_UDB:status_5\ : bit;
SIGNAL \I2CHW:bI2C_UDB:status_4\ : bit;
SIGNAL \I2CHW:bI2C_UDB:status_3\ : bit;
SIGNAL \I2CHW:bI2C_UDB:status_2\ : bit;
SIGNAL \I2CHW:bI2C_UDB:status_1\ : bit;
SIGNAL \I2CHW:bI2C_UDB:status_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:sts_irq\ : bit;
SIGNAL \I2CHW:bI2C_UDB:cs_addr_shifter_2\ : bit;
SIGNAL \I2CHW:bI2C_UDB:cs_addr_shifter_1\ : bit;
ATTRIBUTE soft of \I2CHW:bI2C_UDB:cs_addr_shifter_1\:SIGNAL IS '1';
SIGNAL \I2CHW:bI2C_UDB:cs_addr_shifter_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:sda_in_reg\ : bit;
SIGNAL \I2CHW:bI2C_UDB:Shifter:ce0\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:ce0\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:cl0\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:cl0\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:z0\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:z0\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:ff0\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:ff0\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:ce1\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:ce1\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:cl1\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:cl1\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:z1\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:z1\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:ff1\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:ff1\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:ov_msb\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:co_msb\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:cmsb\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:shift_data_out\ : bit;
SIGNAL \I2CHW:bI2C_UDB:Shifter:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:tx_reg_empty\ : bit;
SIGNAL \I2CHW:bI2C_UDB:address_match\ : bit;
SIGNAL \I2CHW:bI2C_UDB:Shifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:z0_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:z1_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:so_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Shifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Shifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:cs_addr_clkgen_2\ : bit;
SIGNAL \I2CHW:bI2C_UDB:cs_addr_clkgen_1\ : bit;
SIGNAL \I2CHW:bI2C_UDB:cs_addr_clkgen_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:ce0\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:ce0\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:cl0\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:cl0\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:clkgen_tc\ : bit;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:ff0\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:ff0\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:clkgen_ce1\ : bit;
SIGNAL \I2CHW:bI2C_UDB:clkgen_cl1\ : bit;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:z1\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:z1\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:ff1\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:ff1\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:ov_msb\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:co_msb\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:cmsb\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:so\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:so\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:z0_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:z1_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:so_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:ctrl_start_gen\ : bit;
SIGNAL \I2CHW:bI2C_UDB:ctrl_stop_gen\ : bit;
SIGNAL \I2CHW:bI2C_UDB:ctrl_restart_gen\ : bit;
SIGNAL \I2CHW:bI2C_UDB:ctrl_nack\ : bit;
SIGNAL \I2CHW:bI2C_UDB:ctrl_hw_addr_en\ : bit;
SIGNAL \I2CHW:bI2C_UDB:ctrl_transmit\ : bit;
SIGNAL \I2CHW:bI2C_UDB:ctrl_master_en\ : bit;
SIGNAL \I2CHW:bI2C_UDB:ctrl_slave_en\ : bit;
SIGNAL \I2CHW:bI2C_UDB:stop_detect\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_state_4\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_state_3\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_state_2\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_state_1\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_state_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_address_reg\ : bit;
SIGNAL \I2CHW:bI2C_UDB:master_mode_reg\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_lrb_reg\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_byte_complete_reg\ : bit;
SIGNAL \I2CHW:bI2C_UDB:scl_in_reg\ : bit;
SIGNAL \I2CHW:Net_1109_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:scl_in_last_reg\ : bit;
SIGNAL \I2CHW:bI2C_UDB:scl_in_last2_reg\ : bit;
SIGNAL \I2CHW:Net_1109_1\ : bit;
SIGNAL \I2CHW:bI2C_UDB:sda_in_last_reg\ : bit;
SIGNAL \I2CHW:bI2C_UDB:sda_in_last2_reg\ : bit;
SIGNAL \I2CHW:bI2C_UDB:sda_went_low\ : bit;
SIGNAL \I2CHW:bI2C_UDB:sda_went_high\ : bit;
SIGNAL \I2CHW:bI2C_UDB:scl_went_low\ : bit;
SIGNAL \I2CHW:bI2C_UDB:scl_went_high\ : bit;
SIGNAL \I2CHW:bI2C_UDB:start_detect\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_reset\ : bit;
SIGNAL \I2CHW:bI2C_UDB:clkgen_tc1_reg\ : bit;
SIGNAL \I2CHW:bI2C_UDB:bus_busy\ : bit;
SIGNAL \I2CHW:bI2C_UDB:lost_arb_reg\ : bit;
SIGNAL \I2CHW:bI2C_UDB:lost_arb2_reg\ : bit;
SIGNAL \I2CHW:bI2C_UDB:cnt_reset\ : bit;
ATTRIBUTE soft of \I2CHW:bI2C_UDB:cnt_reset\:SIGNAL IS '1';
SIGNAL \I2CHW:bI2C_UDB:clkgen_tc2_reg\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_load_dummy\ : bit;
SIGNAL \I2CHW:bI2C_UDB:contention\ : bit;
SIGNAL \I2CHW:bI2C_UDB:txdata\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \I2CHW:bI2C_UDB:contention1_reg\ : bit;
SIGNAL \I2CHW:bI2C_UDB:lost_arb\ : bit;
SIGNAL \I2CHW:bI2C_UDB:bus_busy_reg\ : bit;
SIGNAL \I2CHW:bI2C_UDB:rxdata\ : bit;
SIGNAL \I2CHW:bI2C_UDB:stalled\ : bit;
SIGNAL \I2CHW:bI2C_UDB:clk_eq_reg\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \I2CHW:Net_643_3\ : bit;
SIGNAL \I2CHW:bI2C_UDB:clkgen_en\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_shift_en\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:genblk6:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:eq\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:genblk6:MODULE_1:eq\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:genblk6:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:genblk6:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:genblk6:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:genblk6:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:genblk6:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:genblk6:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:genblk6:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:genblk6:MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \I2CHW:bI2C_UDB:genblk6:MODULE_2:neq\:SIGNAL IS 2;
SIGNAL \I2CHW:bI2C_UDB:m_scl_out_reg\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_sda_out_reg\ : bit;
SIGNAL \I2CHW:bI2C_UDB:slave_rst_reg\ : bit;
SIGNAL Net_361 : bit;
SIGNAL \I2CHW:bI2C_UDB:master_rst_reg\ : bit;
SIGNAL \I2CHW:scl_x_wire\ : bit;
SIGNAL \I2CHW:Net_969\ : bit;
SIGNAL \I2CHW:Net_968\ : bit;
SIGNAL Net_1677 : bit;
SIGNAL Net_823 : bit;
SIGNAL \I2CHW:bus_clk\ : bit;
SIGNAL \I2CHW:Net_973\ : bit;
SIGNAL Net_824 : bit;
SIGNAL \I2CHW:Net_974\ : bit;
SIGNAL Net_841 : bit;
SIGNAL Net_1703 : bit;
SIGNAL \I2CHW:timeout_clk\ : bit;
SIGNAL Net_825 : bit;
SIGNAL \I2CHW:Net_975\ : bit;
SIGNAL Net_834 : bit;
SIGNAL Net_835 : bit;
SIGNAL tmpOE__Pin_I2C_SCL_net_0 : bit;
SIGNAL tmpFB_0__Pin_I2C_SCL_net_0 : bit;
SIGNAL Net_810 : bit;
TERMINAL tmpSIOVREF__Pin_I2C_SCL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_I2C_SCL_net_0 : bit;
SIGNAL tmpOE__Pin_I2C_SDA_net_0 : bit;
SIGNAL tmpFB_0__Pin_I2C_SDA_net_0 : bit;
SIGNAL Net_811 : bit;
TERMINAL tmpSIOVREF__Pin_I2C_SDA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_I2C_SDA_net_0 : bit;
SIGNAL Net_812 : bit;
SIGNAL tmpOE__bufoe_4_net_0 : bit;
SIGNAL Net_813 : bit;
SIGNAL tmpOE__bufoe_3_net_0 : bit;
SIGNAL Net_486 : bit;
SIGNAL Net_487 : bit;
SIGNAL \UART_Bridge:Net_61\ : bit;
SIGNAL Net_485 : bit;
SIGNAL \UART_Bridge:BUART:clock_op\ : bit;
SIGNAL \UART_Bridge:BUART:reset_reg\ : bit;
SIGNAL Net_826 : bit;
SIGNAL \UART_Bridge:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_Bridge:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_Bridge:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_Bridge:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_Bridge:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_Bridge:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_Bridge:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_Bridge:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_Bridge:BUART:reset_reg_dp\ : bit;
SIGNAL \UART_Bridge:BUART:reset_sr\ : bit;
SIGNAL \UART_Bridge:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_451 : bit;
SIGNAL \UART_Bridge:BUART:txn\ : bit;
SIGNAL \UART_Bridge:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART_Bridge:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_Bridge:BUART:tx_state_1\ : bit;
SIGNAL \UART_Bridge:BUART:tx_state_0\ : bit;
SIGNAL \UART_Bridge:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:tx_shift_out\ : bit;
SIGNAL \UART_Bridge:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_Bridge:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:counter_load\ : bit;
SIGNAL \UART_Bridge:BUART:tx_state_2\ : bit;
SIGNAL \UART_Bridge:BUART:tx_bitclk\ : bit;
SIGNAL \UART_Bridge:BUART:counter_load_not\ : bit;
SIGNAL \UART_Bridge:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_Bridge:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_Bridge:BUART:sc_out_7\ : bit;
SIGNAL \UART_Bridge:BUART:sc_out_6\ : bit;
SIGNAL \UART_Bridge:BUART:sc_out_5\ : bit;
SIGNAL \UART_Bridge:BUART:sc_out_4\ : bit;
SIGNAL \UART_Bridge:BUART:sc_out_3\ : bit;
SIGNAL \UART_Bridge:BUART:sc_out_2\ : bit;
SIGNAL \UART_Bridge:BUART:sc_out_1\ : bit;
SIGNAL \UART_Bridge:BUART:sc_out_0\ : bit;
SIGNAL \UART_Bridge:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_Bridge:BUART:tx_status_6\ : bit;
SIGNAL \UART_Bridge:BUART:tx_status_5\ : bit;
SIGNAL \UART_Bridge:BUART:tx_status_4\ : bit;
SIGNAL \UART_Bridge:BUART:tx_status_0\ : bit;
SIGNAL \UART_Bridge:BUART:tx_status_1\ : bit;
SIGNAL \UART_Bridge:BUART:tx_status_2\ : bit;
SIGNAL \UART_Bridge:BUART:tx_status_3\ : bit;
SIGNAL Net_484 : bit;
SIGNAL \UART_Bridge:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_Bridge:BUART:tx_mark\ : bit;
SIGNAL \UART_Bridge:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_Bridge:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_Bridge:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_Bridge:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_Bridge:BUART:rx_state_1\ : bit;
SIGNAL \UART_Bridge:BUART:rx_state_0\ : bit;
SIGNAL \UART_Bridge:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_Bridge:BUART:rx_postpoll\ : bit;
SIGNAL \UART_Bridge:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:hd_shift_out\ : bit;
SIGNAL \UART_Bridge:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_Bridge:BUART:rx_fifofull\ : bit;
SIGNAL \UART_Bridge:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_Bridge:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:rx_counter_load\ : bit;
SIGNAL \UART_Bridge:BUART:rx_state_3\ : bit;
SIGNAL \UART_Bridge:BUART:rx_state_2\ : bit;
SIGNAL \UART_Bridge:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_Bridge:BUART:rx_count_2\ : bit;
SIGNAL \UART_Bridge:BUART:rx_count_1\ : bit;
SIGNAL \UART_Bridge:BUART:rx_count_0\ : bit;
SIGNAL \UART_Bridge:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_Bridge:BUART:rx_count_6\ : bit;
SIGNAL \UART_Bridge:BUART:rx_count_5\ : bit;
SIGNAL \UART_Bridge:BUART:rx_count_4\ : bit;
SIGNAL \UART_Bridge:BUART:rx_count_3\ : bit;
SIGNAL \UART_Bridge:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_Bridge:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_Bridge:BUART:rx_bitclk\ : bit;
SIGNAL \UART_Bridge:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_Bridge:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_Bridge:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_Bridge:BUART:pollingrange\ : bit;
SIGNAL \UART_Bridge:BUART:pollcount_1\ : bit;
SIGNAL Net_828 : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\ : bit;
SIGNAL \UART_Bridge:BUART:pollcount_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART_Bridge:BUART:rx_status_0\ : bit;
SIGNAL \UART_Bridge:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_Bridge:BUART:rx_status_1\ : bit;
SIGNAL \UART_Bridge:BUART:rx_status_2\ : bit;
SIGNAL \UART_Bridge:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_Bridge:BUART:rx_status_3\ : bit;
SIGNAL \UART_Bridge:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_Bridge:BUART:rx_status_4\ : bit;
SIGNAL \UART_Bridge:BUART:rx_status_5\ : bit;
SIGNAL \UART_Bridge:BUART:rx_status_6\ : bit;
SIGNAL \UART_Bridge:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_483 : bit;
SIGNAL \UART_Bridge:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_Bridge:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_Bridge:BUART:rx_break_status\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \UART_Bridge:BUART:rx_address_detected\ : bit;
SIGNAL \UART_Bridge:BUART:rx_last\ : bit;
SIGNAL \UART_Bridge:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newa_6\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newa_5\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newa_4\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newa_3\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newa_2\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_6\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_5\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_4\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_3\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_2\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:dataa_6\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:dataa_5\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:dataa_4\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:dataa_3\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:dataa_2\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:datab_6\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:datab_5\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:datab_4\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:datab_3\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:datab_2\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_6\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_6\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_5\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_5\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_4\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_4\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_3\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_3\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_2\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_2\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:eq\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:MODULE_7:eq\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \UART_Bridge:BUART:sRX:MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \UART_Bridge:BUART:sRX:MODULE_7:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Pin_UART_Tx_net_0 : bit;
SIGNAL tmpFB_0__Pin_UART_Tx_net_0 : bit;
SIGNAL tmpIO_0__Pin_UART_Tx_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_UART_Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_UART_Tx_net_0 : bit;
SIGNAL tmpOE__Pin_UART_Rx_net_0 : bit;
SIGNAL tmpIO_0__Pin_UART_Rx_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_UART_Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_UART_Rx_net_0 : bit;
SIGNAL tmpOE__Pin_SDAPullUp_Enable_net_0 : bit;
SIGNAL tmpFB_0__Pin_SDAPullUp_Enable_net_0 : bit;
SIGNAL tmpIO_0__Pin_SDAPullUp_Enable_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_SDAPullUp_Enable_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_SDAPullUp_Enable_net_0 : bit;
SIGNAL tmpOE__Pin_SCLPullUp_Enable_net_0 : bit;
SIGNAL tmpFB_0__Pin_SCLPullUp_Enable_net_0 : bit;
SIGNAL tmpIO_0__Pin_SCLPullUp_Enable_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_SCLPullUp_Enable_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_SCLPullUp_Enable_net_0 : bit;
SIGNAL tmpOE__Pin_HWVersionB_net_0 : bit;
SIGNAL tmpFB_0__Pin_HWVersionB_net_0 : bit;
SIGNAL tmpIO_0__Pin_HWVersionB_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_HWVersionB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_HWVersionB_net_0 : bit;
SIGNAL tmpOE__Pin_HWVersionC_net_0 : bit;
SIGNAL tmpFB_0__Pin_HWVersionC_net_0 : bit;
SIGNAL tmpIO_0__Pin_HWVersionC_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_HWVersionC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_HWVersionC_net_0 : bit;
SIGNAL tmpOE__Pin_HWVersionD_net_0 : bit;
SIGNAL tmpFB_0__Pin_HWVersionD_net_0 : bit;
SIGNAL tmpIO_0__Pin_HWVersionD_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_HWVersionD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_HWVersionD_net_0 : bit;
SIGNAL tmpOE__Pin_HWVersionE_net_0 : bit;
SIGNAL tmpFB_0__Pin_HWVersionE_net_0 : bit;
SIGNAL tmpIO_0__Pin_HWVersionE_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_HWVersionE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_HWVersionE_net_0 : bit;
SIGNAL tmpOE__Pin_HWVersionF_net_0 : bit;
SIGNAL tmpFB_0__Pin_HWVersionF_net_0 : bit;
SIGNAL tmpIO_0__Pin_HWVersionF_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_HWVersionF_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_HWVersionF_net_0 : bit;
SIGNAL Net_854 : bit;
SIGNAL Net_12 : bit;
SIGNAL Net_10 : bit;
SIGNAL \Timer_UsbSuspend:Net_260\ : bit;
SIGNAL \Timer_UsbSuspend:Net_266\ : bit;
SIGNAL \Timer_UsbSuspend:Net_51\ : bit;
SIGNAL \Timer_UsbSuspend:Net_261\ : bit;
SIGNAL \Timer_UsbSuspend:Net_57\ : bit;
SIGNAL Net_887 : bit;
SIGNAL \Timer_UsbSuspend:Net_102\ : bit;
SIGNAL \I2CHW:bI2C_UDB:sda_in_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_state_4\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_state_3\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_state_2\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_state_1\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_state_0\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_address_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:master_mode_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_lrb_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_byte_complete_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:scl_in_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:scl_in_last_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:scl_in_last2_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:sda_in_last_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:sda_in_last2_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:clkgen_tc1_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:lost_arb_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:lost_arb2_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:clkgen_tc2_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:contention1_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:bus_busy_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:clk_eq_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_scl_out_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:m_sda_out_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:slave_rst_reg\\D\ : bit;
SIGNAL \I2CHW:bI2C_UDB:master_rst_reg\\D\ : bit;
SIGNAL \UART_Bridge:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_Bridge:BUART:txn\\D\ : bit;
SIGNAL \UART_Bridge:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_Bridge:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_Bridge:BUART:tx_state_2\\D\ : bit;
SIGNAL \UART_Bridge:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_484D : bit;
SIGNAL \UART_Bridge:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_Bridge:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_Bridge:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_Bridge:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_Bridge:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_Bridge:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_Bridge:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_Bridge:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_Bridge:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_Bridge:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_Bridge:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_Bridge:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_Bridge:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_Bridge:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_Bridge:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_Bridge:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_Bridge:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_Bridge:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_Bridge:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_Bridge:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_Bridge:BUART:rx_last\\D\ : bit;
SIGNAL \UART_Bridge:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\I2CHW:bI2C_UDB:status_5\ <= ((not \I2CHW:bI2C_UDB:sda_in_last2_reg\ and \I2CHW:bI2C_UDB:scl_in_reg\ and \I2CHW:bI2C_UDB:scl_in_last_reg\ and \I2CHW:bI2C_UDB:scl_in_last2_reg\ and \I2CHW:bI2C_UDB:sda_in_last_reg\));

\I2CHW:bI2C_UDB:status_4\ <= (\I2CHW:bI2C_UDB:m_state_0\
	OR \I2CHW:bI2C_UDB:m_state_1\
	OR \I2CHW:bI2C_UDB:m_state_2\
	OR \I2CHW:bI2C_UDB:m_state_3\
	OR \I2CHW:bI2C_UDB:m_state_4\);

\I2CHW:bI2C_UDB:m_state_4\\D\ <= ((not \I2CHW:bI2C_UDB:control_6\ and not \I2CHW:bI2C_UDB:control_5\ and not \I2CHW:bI2C_UDB:control_2\ and not \I2CHW:bI2C_UDB:tx_reg_empty\ and not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_reset\ and not \I2CHW:bI2C_UDB:lost_arb_reg\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:tx_reg_empty\ and not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and not \I2CHW:bI2C_UDB:lost_arb_reg\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:lost_arb2_reg\)
	OR (not \I2CHW:bI2C_UDB:control_4\ and not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_4\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_4\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_4\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_4\)
	OR (not \I2CHW:bI2C_UDB:m_reset\ and not \I2CHW:bI2C_UDB:clkgen_tc1_reg\ and \I2CHW:bI2C_UDB:m_state_4\));

\I2CHW:bI2C_UDB:m_state_3\\D\ <= ((not \I2CHW:bI2C_UDB:control_6\ and not \I2CHW:bI2C_UDB:control_5\ and not \I2CHW:bI2C_UDB:tx_reg_empty\ and not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_reset\ and not \I2CHW:bI2C_UDB:lost_arb_reg\ and \I2CHW:bI2C_UDB:control_2\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:tx_reg_empty\ and not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and not \I2CHW:bI2C_UDB:lost_arb_reg\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_reset\ and not \I2CHW:bI2C_UDB:clkgen_tc1_reg\ and \I2CHW:bI2C_UDB:m_state_3\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_3\));

\I2CHW:bI2C_UDB:m_state_2\\D\ <= ((not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_reset\ and not \I2CHW:bI2C_UDB:lost_arb2_reg\ and \I2CHW:bI2C_UDB:control_4\ and \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_reset\ and not \I2CHW:bI2C_UDB:lost_arb_reg\ and \I2CHW:bI2C_UDB:control_5\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:m_state_0\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_reset\ and not \I2CHW:bI2C_UDB:lost_arb_reg\ and \I2CHW:bI2C_UDB:control_6\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:m_state_0\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:m_state_2\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:m_state_2\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:tx_reg_empty\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:m_state_1\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:m_state_2\)
	OR (not \I2CHW:bI2C_UDB:m_reset\ and not \I2CHW:bI2C_UDB:clkgen_tc1_reg\ and \I2CHW:bI2C_UDB:m_state_2\));

\I2CHW:bI2C_UDB:m_state_1\\D\ <= ((not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:m_state_1\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:tx_reg_empty\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:m_state_1\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:m_state_1\)
	OR (not \I2CHW:bI2C_UDB:m_reset\ and not \I2CHW:bI2C_UDB:clkgen_tc1_reg\ and \I2CHW:bI2C_UDB:m_state_1\));

\I2CHW:bI2C_UDB:m_state_0\\D\ <= ((not \I2CHW:bI2C_UDB:control_5\ and not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and not \I2CHW:bI2C_UDB:lost_arb2_reg\ and \I2CHW:bI2C_UDB:control_4\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:control_7\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:tx_reg_empty\ and not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_reset\ and not \I2CHW:bI2C_UDB:lost_arb_reg\ and \I2CHW:bI2C_UDB:control_6\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:m_state_0\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:tx_reg_empty\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:m_state_0\)
	OR (not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:m_state_0\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_0\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_reset\ and not \I2CHW:bI2C_UDB:clkgen_tc1_reg\ and \I2CHW:bI2C_UDB:m_state_0\));

\I2CHW:bI2C_UDB:clkgen_tc1_reg\\D\ <= (\I2CHW:bI2C_UDB:cnt_reset\
	OR \I2CHW:bI2C_UDB:m_reset\
	OR \I2CHW:bI2C_UDB:clkgen_tc\);

\I2CHW:bI2C_UDB:clkgen_tc2_reg\\D\ <= (\I2CHW:bI2C_UDB:clkgen_tc1_reg\
	OR \I2CHW:bI2C_UDB:m_reset\);

\I2CHW:bI2C_UDB:m_byte_complete_reg\\D\ <= ((not \I2CHW:bI2C_UDB:cs_addr_shifter_1\ and not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:m_state_1\)
	OR (not \I2CHW:bI2C_UDB:cs_addr_shifter_1\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:status_0\));

\I2CHW:bI2C_UDB:master_mode_reg\\D\ <= ((not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:m_state_0\)
	OR (not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:status_2\ and \I2CHW:bI2C_UDB:m_state_2\)
	OR (not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:status_2\ and \I2CHW:bI2C_UDB:m_state_0\)
	OR (not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:status_2\ and \I2CHW:bI2C_UDB:m_state_3\)
	OR (not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:status_2\ and \I2CHW:bI2C_UDB:m_state_4\)
	OR (not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:status_2\ and \I2CHW:bI2C_UDB:m_state_1\));

\I2CHW:bI2C_UDB:m_lrb_reg\\D\ <= ((not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\ and Net_1703)
	OR (not \I2CHW:bI2C_UDB:m_reset\ and not \I2CHW:bI2C_UDB:clkgen_tc1_reg\ and \I2CHW:bI2C_UDB:status_1\)
	OR (not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:status_1\)
	OR (not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:status_1\ and \I2CHW:bI2C_UDB:m_state_1\)
	OR (not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:status_1\ and \I2CHW:bI2C_UDB:m_state_2\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:status_1\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:status_1\));

\I2CHW:bI2C_UDB:contention1_reg\\D\ <= ((not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and not Net_835 and \I2CHW:bI2C_UDB:sda_in_reg\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:cnt_reset\)
	OR (not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and not Net_835 and \I2CHW:bI2C_UDB:sda_in_reg\ and \I2CHW:bI2C_UDB:clkgen_tc\ and \I2CHW:bI2C_UDB:m_state_3\)
	OR (not \I2CHW:bI2C_UDB:sda_in_reg\ and not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:cnt_reset\ and Net_835)
	OR (not \I2CHW:bI2C_UDB:sda_in_reg\ and not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:clkgen_tc\ and \I2CHW:bI2C_UDB:m_state_3\ and Net_835)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_reset\ and not Net_835 and \I2CHW:bI2C_UDB:sda_in_reg\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:cnt_reset\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_reset\ and not Net_835 and \I2CHW:bI2C_UDB:sda_in_reg\ and \I2CHW:bI2C_UDB:clkgen_tc\ and \I2CHW:bI2C_UDB:m_state_3\)
	OR (not \I2CHW:bI2C_UDB:sda_in_reg\ and not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:cnt_reset\ and Net_835)
	OR (not \I2CHW:bI2C_UDB:sda_in_reg\ and not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:clkgen_tc\ and \I2CHW:bI2C_UDB:m_state_3\ and Net_835));

\I2CHW:bI2C_UDB:lost_arb_reg\\D\ <= ((not \I2CHW:bI2C_UDB:cs_addr_shifter_1\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:lost_arb_reg\));

\I2CHW:bI2C_UDB:bus_busy_reg\\D\ <= ((not \I2CHW:bI2C_UDB:sda_in_last_reg\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:scl_in_reg\ and \I2CHW:bI2C_UDB:scl_in_last_reg\ and \I2CHW:bI2C_UDB:scl_in_last2_reg\ and \I2CHW:bI2C_UDB:sda_in_last2_reg\)
	OR (not \I2CHW:bI2C_UDB:scl_in_last2_reg\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:bus_busy_reg\)
	OR (not \I2CHW:bI2C_UDB:scl_in_last_reg\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:bus_busy_reg\)
	OR (not \I2CHW:bI2C_UDB:scl_in_reg\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:bus_busy_reg\)
	OR (not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:sda_in_last2_reg\ and \I2CHW:bI2C_UDB:bus_busy_reg\)
	OR (not \I2CHW:bI2C_UDB:sda_in_last_reg\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:bus_busy_reg\));

\I2CHW:bI2C_UDB:m_address_reg\\D\ <= ((not \I2CHW:bI2C_UDB:cs_addr_shifter_1\ and not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:m_state_0\)
	OR (not \I2CHW:bI2C_UDB:cs_addr_shifter_1\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:status_3\ and \I2CHW:bI2C_UDB:m_state_2\)
	OR (not \I2CHW:bI2C_UDB:cs_addr_shifter_1\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:status_3\ and \I2CHW:bI2C_UDB:m_state_3\)
	OR (not \I2CHW:bI2C_UDB:cs_addr_shifter_1\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:status_3\ and \I2CHW:bI2C_UDB:m_state_4\)
	OR (not \I2CHW:bI2C_UDB:cs_addr_shifter_1\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:status_3\ and \I2CHW:bI2C_UDB:m_state_0\)
	OR (not \I2CHW:bI2C_UDB:cs_addr_shifter_1\ and not \I2CHW:bI2C_UDB:m_reset\ and \I2CHW:bI2C_UDB:status_3\ and \I2CHW:bI2C_UDB:m_state_1\));

\I2CHW:bI2C_UDB:cnt_reset\ <= ((not \I2CHW:bI2C_UDB:scl_in_reg\ and not \I2CHW:bI2C_UDB:clkgen_tc1_reg\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:scl_in_last_reg\ and Net_834)
	OR (not \I2CHW:bI2C_UDB:scl_in_reg\ and not \I2CHW:bI2C_UDB:clkgen_tc1_reg\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:scl_in_last_reg\ and Net_834)
	OR (not \I2CHW:bI2C_UDB:scl_in_reg\ and not \I2CHW:bI2C_UDB:clkgen_tc1_reg\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:scl_in_last_reg\ and Net_834)
	OR (not \I2CHW:bI2C_UDB:scl_in_reg\ and not \I2CHW:bI2C_UDB:clkgen_tc1_reg\ and \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:scl_in_last_reg\ and Net_834));

\I2CHW:bI2C_UDB:cs_addr_clkgen_1\ <= (\I2CHW:bI2C_UDB:cnt_reset\
	OR \I2CHW:bI2C_UDB:clkgen_tc\);

\I2CHW:bI2C_UDB:cs_addr_clkgen_0\ <= ((\I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:clk_eq_reg\)
	OR (\I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:clk_eq_reg\)
	OR (\I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:clk_eq_reg\)
	OR (\I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:clk_eq_reg\)
	OR (\I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:clk_eq_reg\)
	OR (not \I2CHW:bI2C_UDB:tx_reg_empty\ and \I2CHW:bI2C_UDB:clk_eq_reg\));

\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ <= ((not Net_841 and not Net_834)
	OR (Net_841 and Net_834));

\I2CHW:bI2C_UDB:m_scl_out_reg\\D\ <= ((not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:cnt_reset\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:clkgen_tc1_reg\ and not \I2CHW:bI2C_UDB:cnt_reset\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_0\ and not \I2CHW:bI2C_UDB:cnt_reset\)
	OR (not \I2CHW:bI2C_UDB:cnt_reset\ and \I2CHW:bI2C_UDB:clkgen_cl1\ and \I2CHW:bI2C_UDB:m_state_3\)
	OR (not \I2CHW:bI2C_UDB:cnt_reset\ and \I2CHW:bI2C_UDB:clkgen_cl1\ and \I2CHW:bI2C_UDB:m_state_4\)
	OR (not \I2CHW:bI2C_UDB:m_state_1\ and not \I2CHW:bI2C_UDB:cnt_reset\ and \I2CHW:bI2C_UDB:clkgen_cl1\)
	OR (not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:cnt_reset\ and \I2CHW:bI2C_UDB:clkgen_cl1\)
	OR \I2CHW:bI2C_UDB:m_reset\);

\I2CHW:bI2C_UDB:m_sda_out_reg\\D\ <= ((not \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:shift_data_out\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_2\ and not \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2CHW:bI2C_UDB:clkgen_tc2_reg\ and Net_835)
	OR (\I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:lost_arb_reg\ and \I2CHW:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2CHW:bI2C_UDB:control_4\ and \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and not \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:clkgen_tc2_reg\)
	OR \I2CHW:bI2C_UDB:m_reset\);

\I2CHW:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2CHW:bI2C_UDB:tx_reg_empty\ and \I2CHW:bI2C_UDB:m_state_0\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:tx_reg_empty\ and \I2CHW:bI2C_UDB:m_state_1\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:tx_reg_empty\ and \I2CHW:bI2C_UDB:m_state_2\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:tx_reg_empty\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CHW:bI2C_UDB:tx_reg_empty\ and \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:clkgen_tc1_reg\));

\I2CHW:bI2C_UDB:cs_addr_shifter_0\ <= ((not \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:cnt_reset\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:cnt_reset\)
	OR (not \I2CHW:bI2C_UDB:m_state_3\ and \I2CHW:bI2C_UDB:clkgen_tc\ and \I2CHW:bI2C_UDB:m_state_4\)
	OR (not \I2CHW:bI2C_UDB:m_state_4\ and \I2CHW:bI2C_UDB:clkgen_tc\ and \I2CHW:bI2C_UDB:m_state_3\));

\I2CHW:bI2C_UDB:slave_rst_reg\\D\ <= ((not \I2CHW:bI2C_UDB:sda_in_last_reg\ and \I2CHW:bI2C_UDB:scl_in_reg\ and \I2CHW:bI2C_UDB:scl_in_last_reg\ and \I2CHW:bI2C_UDB:scl_in_last2_reg\ and \I2CHW:bI2C_UDB:sda_in_last2_reg\)
	OR not \I2CHW:bI2C_UDB:control_0\);

\I2CHW:bI2C_UDB:master_rst_reg\\D\ <= (not \I2CHW:bI2C_UDB:control_1\);

Net_451 <= (not \UART_Bridge:BUART:txn\);

\UART_Bridge:BUART:counter_load_not\ <= ((not \UART_Bridge:BUART:tx_bitclk\ and \UART_Bridge:BUART:tx_state_2\)
	OR \UART_Bridge:BUART:tx_state_0\
	OR \UART_Bridge:BUART:tx_state_1\);

\UART_Bridge:BUART:tx_bitclk_enable_pre\ <= (not \UART_Bridge:BUART:tx_bitclk_dp\);

\UART_Bridge:BUART:tx_status_0\ <= ((not \UART_Bridge:BUART:tx_state_1\ and not \UART_Bridge:BUART:tx_state_0\ and \UART_Bridge:BUART:tx_fifo_empty\ and \UART_Bridge:BUART:tx_state_2\ and \UART_Bridge:BUART:tx_bitclk\));

\UART_Bridge:BUART:tx_status_2\ <= (not \UART_Bridge:BUART:tx_fifo_notfull\);

\UART_Bridge:BUART:tx_mark\\D\ <= ((not \UART_Bridge:BUART:reset_reg\ and \UART_Bridge:BUART:tx_mark\));

\UART_Bridge:BUART:tx_state_2\\D\ <= ((not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_state_2\ and not \UART_Bridge:BUART:tx_counter_dp\ and \UART_Bridge:BUART:tx_state_1\ and \UART_Bridge:BUART:tx_bitclk\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_state_2\ and \UART_Bridge:BUART:tx_state_1\ and \UART_Bridge:BUART:tx_state_0\ and \UART_Bridge:BUART:tx_bitclk\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_state_1\ and \UART_Bridge:BUART:tx_state_0\ and \UART_Bridge:BUART:tx_state_2\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_state_0\ and \UART_Bridge:BUART:tx_state_1\ and \UART_Bridge:BUART:tx_state_2\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_bitclk\ and \UART_Bridge:BUART:tx_state_2\));

\UART_Bridge:BUART:tx_state_1\\D\ <= ((not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_state_1\ and not \UART_Bridge:BUART:tx_state_2\ and \UART_Bridge:BUART:tx_state_0\ and \UART_Bridge:BUART:tx_bitclk\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_state_0\ and \UART_Bridge:BUART:tx_state_1\ and \UART_Bridge:BUART:tx_counter_dp\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_state_0\ and \UART_Bridge:BUART:tx_state_1\ and \UART_Bridge:BUART:tx_state_2\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_bitclk\ and \UART_Bridge:BUART:tx_state_1\));

\UART_Bridge:BUART:tx_state_0\\D\ <= ((not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_state_1\ and not \UART_Bridge:BUART:tx_fifo_empty\ and not \UART_Bridge:BUART:tx_state_2\ and not \UART_Bridge:BUART:tx_bitclk\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_state_1\ and not \UART_Bridge:BUART:tx_state_0\ and not \UART_Bridge:BUART:tx_fifo_empty\ and \UART_Bridge:BUART:tx_bitclk\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_fifo_empty\ and \UART_Bridge:BUART:tx_state_0\ and \UART_Bridge:BUART:tx_state_2\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_state_1\ and \UART_Bridge:BUART:tx_state_0\ and \UART_Bridge:BUART:tx_state_2\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_bitclk\ and \UART_Bridge:BUART:tx_state_0\));

\UART_Bridge:BUART:txn\\D\ <= ((not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_state_0\ and not \UART_Bridge:BUART:tx_shift_out\ and not \UART_Bridge:BUART:tx_state_2\ and \UART_Bridge:BUART:tx_state_1\ and \UART_Bridge:BUART:tx_bitclk\ and \UART_Bridge:BUART:tx_counter_dp\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_state_1\ and not \UART_Bridge:BUART:tx_state_2\ and not \UART_Bridge:BUART:tx_bitclk\ and \UART_Bridge:BUART:tx_state_0\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_state_1\ and not \UART_Bridge:BUART:tx_shift_out\ and not \UART_Bridge:BUART:tx_state_2\ and \UART_Bridge:BUART:tx_state_0\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:tx_bitclk\ and \UART_Bridge:BUART:txn\ and \UART_Bridge:BUART:tx_state_1\)
	OR (not \UART_Bridge:BUART:reset_reg\ and \UART_Bridge:BUART:txn\ and \UART_Bridge:BUART:tx_state_2\));

\UART_Bridge:BUART:tx_parity_bit\\D\ <= ((not \UART_Bridge:BUART:tx_state_0\ and \UART_Bridge:BUART:txn\ and \UART_Bridge:BUART:tx_parity_bit\)
	OR (not \UART_Bridge:BUART:tx_state_1\ and not \UART_Bridge:BUART:tx_state_0\ and \UART_Bridge:BUART:tx_parity_bit\)
	OR \UART_Bridge:BUART:tx_parity_bit\);

\UART_Bridge:BUART:rx_counter_load\ <= ((not \UART_Bridge:BUART:rx_state_1\ and not \UART_Bridge:BUART:rx_state_0\ and not \UART_Bridge:BUART:rx_state_3\ and not \UART_Bridge:BUART:rx_state_2\));

\UART_Bridge:BUART:rx_bitclk_pre\ <= ((not \UART_Bridge:BUART:rx_count_2\ and not \UART_Bridge:BUART:rx_count_1\ and not \UART_Bridge:BUART:rx_count_0\));

\UART_Bridge:BUART:rx_state_stop1_reg\\D\ <= (not \UART_Bridge:BUART:rx_state_2\
	OR not \UART_Bridge:BUART:rx_state_3\
	OR \UART_Bridge:BUART:rx_state_0\
	OR \UART_Bridge:BUART:rx_state_1\);

\UART_Bridge:BUART:pollcount_1\\D\ <= ((not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_count_2\ and not \UART_Bridge:BUART:rx_count_1\ and not \UART_Bridge:BUART:pollcount_1\ and Net_828 and \UART_Bridge:BUART:pollcount_0\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_count_2\ and not \UART_Bridge:BUART:rx_count_1\ and not \UART_Bridge:BUART:pollcount_0\ and \UART_Bridge:BUART:pollcount_1\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_count_2\ and not \UART_Bridge:BUART:rx_count_1\ and not Net_828 and \UART_Bridge:BUART:pollcount_1\));

\UART_Bridge:BUART:pollcount_0\\D\ <= ((not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_count_2\ and not \UART_Bridge:BUART:rx_count_1\ and not \UART_Bridge:BUART:pollcount_0\ and Net_828)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_count_2\ and not \UART_Bridge:BUART:rx_count_1\ and not Net_828 and \UART_Bridge:BUART:pollcount_0\));

\UART_Bridge:BUART:rx_postpoll\ <= ((Net_828 and \UART_Bridge:BUART:pollcount_0\)
	OR \UART_Bridge:BUART:pollcount_1\);

\UART_Bridge:BUART:rx_status_4\ <= ((\UART_Bridge:BUART:rx_load_fifo\ and \UART_Bridge:BUART:rx_fifofull\));

\UART_Bridge:BUART:rx_status_5\ <= ((\UART_Bridge:BUART:rx_fifonotempty\ and \UART_Bridge:BUART:rx_state_stop1_reg\));

\UART_Bridge:BUART:rx_stop_bit_error\\D\ <= ((not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_state_1\ and not \UART_Bridge:BUART:rx_state_0\ and not \UART_Bridge:BUART:pollcount_1\ and not \UART_Bridge:BUART:pollcount_0\ and \UART_Bridge:BUART:rx_bitclk_enable\ and \UART_Bridge:BUART:rx_state_3\ and \UART_Bridge:BUART:rx_state_2\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_state_1\ and not \UART_Bridge:BUART:rx_state_0\ and not \UART_Bridge:BUART:pollcount_1\ and not Net_828 and \UART_Bridge:BUART:rx_bitclk_enable\ and \UART_Bridge:BUART:rx_state_3\ and \UART_Bridge:BUART:rx_state_2\));

\UART_Bridge:BUART:rx_load_fifo\\D\ <= ((not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_state_1\ and not \UART_Bridge:BUART:rx_state_0\ and not \UART_Bridge:BUART:rx_state_2\ and \UART_Bridge:BUART:rx_bitclk_enable\ and \UART_Bridge:BUART:rx_state_3\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_state_1\ and not \UART_Bridge:BUART:rx_state_3\ and not \UART_Bridge:BUART:rx_state_2\ and not \UART_Bridge:BUART:rx_count_6\ and not \UART_Bridge:BUART:rx_count_4\ and \UART_Bridge:BUART:rx_state_0\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_state_1\ and not \UART_Bridge:BUART:rx_state_3\ and not \UART_Bridge:BUART:rx_state_2\ and not \UART_Bridge:BUART:rx_count_6\ and not \UART_Bridge:BUART:rx_count_5\ and \UART_Bridge:BUART:rx_state_0\));

\UART_Bridge:BUART:rx_state_3\\D\ <= ((not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_state_1\ and not \UART_Bridge:BUART:rx_state_2\ and not \UART_Bridge:BUART:rx_count_6\ and not \UART_Bridge:BUART:rx_count_4\ and \UART_Bridge:BUART:rx_state_0\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_state_1\ and not \UART_Bridge:BUART:rx_state_2\ and not \UART_Bridge:BUART:rx_count_6\ and not \UART_Bridge:BUART:rx_count_5\ and \UART_Bridge:BUART:rx_state_0\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_bitclk_enable\ and \UART_Bridge:BUART:rx_state_3\)
	OR (not \UART_Bridge:BUART:reset_reg\ and \UART_Bridge:BUART:rx_state_1\ and \UART_Bridge:BUART:rx_state_3\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_state_2\ and \UART_Bridge:BUART:rx_state_3\)
	OR (not \UART_Bridge:BUART:reset_reg\ and \UART_Bridge:BUART:rx_state_0\ and \UART_Bridge:BUART:rx_state_3\));

\UART_Bridge:BUART:rx_state_2\\D\ <= ((not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_state_1\ and not \UART_Bridge:BUART:rx_state_0\ and not \UART_Bridge:BUART:rx_state_3\ and not \UART_Bridge:BUART:rx_state_2\ and not Net_828 and \UART_Bridge:BUART:rx_last\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_state_1\ and not \UART_Bridge:BUART:rx_state_0\ and not \UART_Bridge:BUART:rx_state_2\ and \UART_Bridge:BUART:rx_bitclk_enable\ and \UART_Bridge:BUART:rx_state_3\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_state_1\ and not \UART_Bridge:BUART:rx_state_3\ and not \UART_Bridge:BUART:rx_count_6\ and not \UART_Bridge:BUART:rx_count_4\ and \UART_Bridge:BUART:rx_state_0\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_state_1\ and not \UART_Bridge:BUART:rx_state_3\ and not \UART_Bridge:BUART:rx_count_6\ and not \UART_Bridge:BUART:rx_count_5\ and \UART_Bridge:BUART:rx_state_0\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_bitclk_enable\ and \UART_Bridge:BUART:rx_state_2\)
	OR (not \UART_Bridge:BUART:reset_reg\ and \UART_Bridge:BUART:rx_state_1\ and \UART_Bridge:BUART:rx_state_2\)
	OR (not \UART_Bridge:BUART:reset_reg\ and \UART_Bridge:BUART:rx_state_0\ and \UART_Bridge:BUART:rx_state_2\));

\UART_Bridge:BUART:rx_state_1\\D\ <= ((not \UART_Bridge:BUART:reset_reg\ and \UART_Bridge:BUART:rx_state_1\));

\UART_Bridge:BUART:rx_state_0\\D\ <= ((not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_state_1\ and not \UART_Bridge:BUART:rx_state_3\ and not \UART_Bridge:BUART:pollcount_1\ and not \UART_Bridge:BUART:pollcount_0\ and \UART_Bridge:BUART:rx_bitclk_enable\ and \UART_Bridge:BUART:rx_state_2\)
	OR (not \UART_Bridge:BUART:reset_reg\ and not \UART_Bridge:BUART:rx_state_1\ and not \UART_Bridge:BUART:rx_state_3\ and not \UART_Bridge:BUART:pollcount_1\ and not Net_828 and \UART_Bridge:BUART:rx_bitclk_enable\ and \UART_Bridge:BUART:rx_state_2\)
	OR (not \UART_Bridge:BUART:reset_reg\ and \UART_Bridge:BUART:rx_state_0\ and \UART_Bridge:BUART:rx_count_5\ and \UART_Bridge:BUART:rx_count_4\)
	OR (not \UART_Bridge:BUART:reset_reg\ and \UART_Bridge:BUART:rx_state_0\ and \UART_Bridge:BUART:rx_count_6\)
	OR (not \UART_Bridge:BUART:reset_reg\ and \UART_Bridge:BUART:rx_state_0\ and \UART_Bridge:BUART:rx_state_3\)
	OR (not \UART_Bridge:BUART:reset_reg\ and \UART_Bridge:BUART:rx_state_1\ and \UART_Bridge:BUART:rx_state_0\)
	OR (not \UART_Bridge:BUART:reset_reg\ and \UART_Bridge:BUART:rx_state_0\ and \UART_Bridge:BUART:rx_state_2\));

\UART_Bridge:BUART:rx_last\\D\ <= ((not \UART_Bridge:BUART:reset_reg\ and Net_828));

\UART_Bridge:BUART:rx_address_detected\\D\ <= ((not \UART_Bridge:BUART:reset_reg\ and \UART_Bridge:BUART:rx_address_detected\));

\USBFS:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBFS:Net_1000\,
		dm=>\USBFS:Net_597\,
		sof_int=>Net_494,
		arb_int=>\USBFS:Net_79\,
		usb_int=>\USBFS:Net_81\,
		ept_int=>(\USBFS:ept_int_8\, \USBFS:ept_int_7\, \USBFS:ept_int_6\, \USBFS:ept_int_5\,
			\USBFS:ept_int_4\, \USBFS:ept_int_3\, \USBFS:ept_int_2\, \USBFS:ept_int_1\,
			\USBFS:ept_int_0\),
		ord_int=>\USBFS:Net_95\,
		dma_req=>(\USBFS:dma_req_7\, \USBFS:dma_req_6\, \USBFS:dma_req_5\, \USBFS:dma_req_4\,
			\USBFS:dma_req_3\, \USBFS:dma_req_2\, \USBFS:dma_req_1\, \USBFS:dma_req_0\),
		dma_termin=>\USBFS:Net_824\);
\USBFS:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_494);
\USBFS:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_79\);
\USBFS:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_81\);
\USBFS:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ept_int_0\);
\USBFS:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ept_int_1\);
\USBFS:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ept_int_2\);
\USBFS:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ept_int_3\);
\USBFS:ep_4\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ept_int_4\);
\USBFS:ep_5\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ept_int_5\);
\USBFS:ep_6\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ept_int_6\);
\USBFS:ep_7\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ept_int_7\);
\USBFS:ord_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_95\);
\USBFS:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"04178340-576c-4793-a43a-70864084b290/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBFS:tmpFB_0__Dm_net_0\),
		analog=>\USBFS:Net_597\,
		io=>(\USBFS:tmpIO_0__Dm_net_0\),
		siovref=>(\USBFS:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBFS:tmpINTERRUPT_0__Dm_net_0\);
\USBFS:VBUS\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"04178340-576c-4793-a43a-70864084b290/605a40d2-572d-4c7a-818e-3bfd37f14d87",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBFS:tmpFB_0__VBUS_net_0\),
		analog=>(open),
		io=>(\USBFS:tmpIO_0__VBUS_net_0\),
		siovref=>(\USBFS:tmpSIOVREF__VBUS_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBFS:tmpINTERRUPT_0__VBUS_net_0\);
\USBFS:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"04178340-576c-4793-a43a-70864084b290/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBFS:tmpFB_0__Dp_net_0\),
		analog=>\USBFS:Net_1000\,
		io=>(\USBFS:tmpIO_0__Dp_net_0\),
		siovref=>(\USBFS:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBFS:Net_1010\);
\USBFS:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_1010\);
Pin_StatusLED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c81a3541-5637-440c-8381-a27fabe81291",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_StatusLED_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_StatusLED_net_0),
		siovref=>(tmpSIOVREF__Pin_StatusLED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_StatusLED_net_0);
SWDCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f220d0a4-d203-464d-bbc8-ed9536697662",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SWDCLK_net_0),
		analog=>(open),
		io=>Net_21,
		siovref=>(tmpSIOVREF__SWDCLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SWDCLK_net_0);
SWDXRES:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"06cc8de8-455e-4e03-a46e-e5591798b2f6",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SWDXRES_net_0),
		analog=>(open),
		io=>(tmpIO_0__SWDXRES_net_0),
		siovref=>(tmpSIOVREF__SWDXRES_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SWDXRES_net_0);
SWDIO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SWDIO_net_0),
		analog=>(open),
		io=>Net_36,
		siovref=>(tmpSIOVREF__SWDIO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SWDIO_net_0);
Pin_HWVersionA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4c15b41e-e284-4978-99e7-5aaee19bd0ce",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_HWVersionA_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_HWVersionA_net_0),
		siovref=>(tmpSIOVREF__Pin_HWVersionA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_HWVersionA_net_0);
\I2CHW:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\I2CHW:Net_697\);
\I2CHW:bI2C_UDB:ClkSync0\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1677,
		enable=>one,
		clock_out=>\I2CHW:bI2C_UDB:op_clk\);
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2CHW:bI2C_UDB:op_clk\,
		control=>(\I2CHW:bI2C_UDB:control_7\, \I2CHW:bI2C_UDB:control_6\, \I2CHW:bI2C_UDB:control_5\, \I2CHW:bI2C_UDB:control_4\,
			\I2CHW:bI2C_UDB:control_3\, \I2CHW:bI2C_UDB:control_2\, \I2CHW:bI2C_UDB:control_1\, \I2CHW:bI2C_UDB:control_0\));
\I2CHW:bI2C_UDB:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2CHW:bI2C_UDB:op_clk\,
		status=>(zero, \I2CHW:bI2C_UDB:status_5\, \I2CHW:bI2C_UDB:status_4\, \I2CHW:bI2C_UDB:status_3\,
			\I2CHW:bI2C_UDB:status_2\, \I2CHW:bI2C_UDB:status_1\, \I2CHW:bI2C_UDB:status_0\),
		interrupt=>\I2CHW:Net_697\);
\I2CHW:bI2C_UDB:Shifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
		d0_init=>"00000100",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2CHW:bI2C_UDB:cs_addr_shifter_1\, \I2CHW:bI2C_UDB:cs_addr_shifter_0\),
		route_si=>\I2CHW:bI2C_UDB:sda_in_reg\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\I2CHW:bI2C_UDB:shift_data_out\,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>\I2CHW:bI2C_UDB:tx_reg_empty\,
		ce0_reg=>\I2CHW:bI2C_UDB:address_match\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2CHW:bI2C_UDB:Master:ClkGen:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
		d0_init=>"00001111",
		d1_init=>"00001000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2CHW:bI2C_UDB:cs_addr_clkgen_1\, \I2CHW:bI2C_UDB:cs_addr_clkgen_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\I2CHW:bI2C_UDB:clkgen_tc\,
		ff0=>open,
		ce1=>\I2CHW:bI2C_UDB:clkgen_ce1\,
		cl1=>\I2CHW:bI2C_UDB:clkgen_cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Pin_I2C_SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3b527b48-89ec-45d8-b6ab-625e6fe6ff5b",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_I2C_SCL_net_0),
		analog=>(open),
		io=>Net_810,
		siovref=>(tmpSIOVREF__Pin_I2C_SCL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_I2C_SCL_net_0);
Pin_I2C_SDA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e1587825-5cbb-4938-88af-6e62ba8143ed",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_I2C_SDA_net_0),
		analog=>(open),
		io=>Net_811,
		siovref=>(tmpSIOVREF__Pin_I2C_SDA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_I2C_SDA_net_0);
bufoe_4:cy_bufoe
	PORT MAP(x=>Net_834,
		oe=>one,
		y=>Net_810,
		yfb=>Net_841);
bufoe_3:cy_bufoe
	PORT MAP(x=>Net_835,
		oe=>one,
		y=>Net_811,
		yfb=>Net_1703);
Clock_I2C:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3d22c3f5-8c2c-4834-855d-1b625e3bb350",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>4,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1677,
		dig_domain_out=>open);
\UART_Bridge:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_486);
\UART_Bridge:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_487);
\UART_Bridge:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_485,
		enable=>one,
		clock_out=>\UART_Bridge:BUART:clock_op\);
\UART_Bridge:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_Bridge:BUART:reset_reg\,
		clk=>\UART_Bridge:BUART:clock_op\,
		cs_addr=>(\UART_Bridge:BUART:tx_state_1\, \UART_Bridge:BUART:tx_state_0\, \UART_Bridge:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_Bridge:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_Bridge:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_Bridge:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_Bridge:BUART:reset_reg\,
		clk=>\UART_Bridge:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_Bridge:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\UART_Bridge:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\UART_Bridge:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_Bridge:BUART:sc_out_7\, \UART_Bridge:BUART:sc_out_6\, \UART_Bridge:BUART:sc_out_5\, \UART_Bridge:BUART:sc_out_4\,
			\UART_Bridge:BUART:sc_out_3\, \UART_Bridge:BUART:sc_out_2\, \UART_Bridge:BUART:sc_out_1\, \UART_Bridge:BUART:sc_out_0\));
\UART_Bridge:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_Bridge:BUART:reset_reg\,
		clock=>\UART_Bridge:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_Bridge:BUART:tx_fifo_notfull\,
			\UART_Bridge:BUART:tx_status_2\, \UART_Bridge:BUART:tx_fifo_empty\, \UART_Bridge:BUART:tx_status_0\),
		interrupt=>Net_486);
\UART_Bridge:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_Bridge:BUART:reset_reg\,
		clk=>\UART_Bridge:BUART:clock_op\,
		cs_addr=>(\UART_Bridge:BUART:rx_state_1\, \UART_Bridge:BUART:rx_state_0\, \UART_Bridge:BUART:rx_bitclk_enable\),
		route_si=>\UART_Bridge:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_Bridge:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_Bridge:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_Bridge:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_Bridge:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_Bridge:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_Bridge:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_Bridge:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_Bridge:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_Bridge:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_Bridge:BUART:clock_op\,
		reset=>\UART_Bridge:BUART:reset_reg\,
		load=>\UART_Bridge:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART_Bridge:BUART:rx_count_6\, \UART_Bridge:BUART:rx_count_5\, \UART_Bridge:BUART:rx_count_4\, \UART_Bridge:BUART:rx_count_3\,
			\UART_Bridge:BUART:rx_count_2\, \UART_Bridge:BUART:rx_count_1\, \UART_Bridge:BUART:rx_count_0\),
		tc=>\UART_Bridge:BUART:rx_count7_tc\);
\UART_Bridge:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_Bridge:BUART:reset_reg\,
		clock=>\UART_Bridge:BUART:clock_op\,
		status=>(zero, \UART_Bridge:BUART:rx_status_5\, \UART_Bridge:BUART:rx_status_4\, \UART_Bridge:BUART:rx_status_3\,
			\UART_Bridge:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_487);
Clock_UART:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"abbd93a1-839b-4b89-8f25-56aad45af838",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>312,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_485,
		dig_domain_out=>open);
Pin_UART_Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f2ce534e-be64-48a0-9042-7f4da5af0ebd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_451,
		fb=>(tmpFB_0__Pin_UART_Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_UART_Tx_net_0),
		siovref=>(tmpSIOVREF__Pin_UART_Tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_UART_Tx_net_0);
Pin_UART_Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d41c3e6-590c-456d-b5c5-35e0444f8e54",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_828,
		analog=>(open),
		io=>(tmpIO_0__Pin_UART_Rx_net_0),
		siovref=>(tmpSIOVREF__Pin_UART_Rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_UART_Rx_net_0);
Pin_SDAPullUp_Enable:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b925b855-c931-46d7-bd17-1f8255b5fdb6",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_SDAPullUp_Enable_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_SDAPullUp_Enable_net_0),
		siovref=>(tmpSIOVREF__Pin_SDAPullUp_Enable_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_SDAPullUp_Enable_net_0);
Pin_SCLPullUp_Enable:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3eef7359-8667-4f06-9038-c8332bd1e134",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_SCLPullUp_Enable_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_SCLPullUp_Enable_net_0),
		siovref=>(tmpSIOVREF__Pin_SCLPullUp_Enable_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_SCLPullUp_Enable_net_0);
Pin_HWVersionB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a15fa189-e1ae-49c3-89e2-a33a005a141b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_HWVersionB_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_HWVersionB_net_0),
		siovref=>(tmpSIOVREF__Pin_HWVersionB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_HWVersionB_net_0);
Pin_HWVersionC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"252d3078-6198-444d-b2d7-3efefc1cf3d3",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_HWVersionC_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_HWVersionC_net_0),
		siovref=>(tmpSIOVREF__Pin_HWVersionC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_HWVersionC_net_0);
Pin_HWVersionD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"586febef-90e0-4d62-8aec-6fe66076ac08",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_HWVersionD_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_HWVersionD_net_0),
		siovref=>(tmpSIOVREF__Pin_HWVersionD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_HWVersionD_net_0);
Pin_HWVersionE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9fda489e-bb7b-4ca9-b605-21e3f89d1b1a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_HWVersionE_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_HWVersionE_net_0),
		siovref=>(tmpSIOVREF__Pin_HWVersionE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_HWVersionE_net_0);
Pin_HWVersionF:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c5e91c44-a555-4265-99ee-82d300bc617a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_HWVersionF_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_HWVersionF_net_0),
		siovref=>(tmpSIOVREF__Pin_HWVersionF_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_HWVersionF_net_0);
isr_UsbSuspend:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_854);
Clock_UsbSuspend:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"20000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\Timer_UsbSuspend:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_10,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timer_UsbSuspend:Net_51\,
		compare=>\Timer_UsbSuspend:Net_261\,
		interrupt=>Net_854);
\I2CHW:bI2C_UDB:sda_in_reg\:cy_dff
	PORT MAP(d=>Net_1703,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:sda_in_reg\);
\I2CHW:bI2C_UDB:m_state_4\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:m_state_4\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:m_state_4\);
\I2CHW:bI2C_UDB:m_state_3\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:m_state_3\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:m_state_3\);
\I2CHW:bI2C_UDB:m_state_2\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:m_state_2\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:m_state_2\);
\I2CHW:bI2C_UDB:m_state_1\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:m_state_1\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:m_state_1\);
\I2CHW:bI2C_UDB:m_state_0\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:m_state_0\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:m_state_0\);
\I2CHW:bI2C_UDB:m_address_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:m_address_reg\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:status_3\);
\I2CHW:bI2C_UDB:master_mode_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:master_mode_reg\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:status_2\);
\I2CHW:bI2C_UDB:m_lrb_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:m_lrb_reg\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:status_1\);
\I2CHW:bI2C_UDB:m_byte_complete_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:m_byte_complete_reg\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:status_0\);
\I2CHW:bI2C_UDB:scl_in_reg\:cy_dff
	PORT MAP(d=>Net_841,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:scl_in_reg\);
\I2CHW:bI2C_UDB:scl_in_last_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:scl_in_reg\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:scl_in_last_reg\);
\I2CHW:bI2C_UDB:scl_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:scl_in_last_reg\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:scl_in_last2_reg\);
\I2CHW:bI2C_UDB:sda_in_last_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:sda_in_reg\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:sda_in_last_reg\);
\I2CHW:bI2C_UDB:sda_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:sda_in_last_reg\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:sda_in_last2_reg\);
\I2CHW:bI2C_UDB:clkgen_tc1_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:clkgen_tc1_reg\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:clkgen_tc1_reg\);
\I2CHW:bI2C_UDB:lost_arb_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:lost_arb_reg\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:lost_arb_reg\);
\I2CHW:bI2C_UDB:lost_arb2_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:lost_arb2_reg\);
\I2CHW:bI2C_UDB:clkgen_tc2_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:clkgen_tc2_reg\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:clkgen_tc2_reg\);
\I2CHW:bI2C_UDB:contention1_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:contention1_reg\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:contention1_reg\);
\I2CHW:bI2C_UDB:bus_busy_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:bus_busy_reg\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:bus_busy_reg\);
\I2CHW:bI2C_UDB:clk_eq_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:clk_eq_reg\);
\I2CHW:bI2C_UDB:m_scl_out_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:m_scl_out_reg\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>Net_834);
\I2CHW:bI2C_UDB:m_sda_out_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:m_sda_out_reg\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>Net_835);
\I2CHW:bI2C_UDB:slave_rst_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:slave_rst_reg\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:slave_rst_reg\);
\I2CHW:bI2C_UDB:master_rst_reg\:cy_dff
	PORT MAP(d=>\I2CHW:bI2C_UDB:master_rst_reg\\D\,
		clk=>\I2CHW:bI2C_UDB:op_clk\,
		q=>\I2CHW:bI2C_UDB:m_reset\);
\UART_Bridge:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:reset_reg\);
\UART_Bridge:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:txn\\D\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:txn\);
\UART_Bridge:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:tx_state_1\\D\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:tx_state_1\);
\UART_Bridge:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:tx_state_0\\D\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:tx_state_0\);
\UART_Bridge:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:tx_state_2\\D\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:tx_state_2\);
\UART_Bridge:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:tx_bitclk_enable_pre\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:tx_bitclk\);
Net_484:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>Net_484);
\UART_Bridge:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:tx_ctrl_mark_last\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:tx_ctrl_mark_last\);
\UART_Bridge:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:tx_mark\\D\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:tx_mark\);
\UART_Bridge:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:tx_parity_bit\\D\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:tx_parity_bit\);
\UART_Bridge:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:rx_state_1\\D\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:rx_state_1\);
\UART_Bridge:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:rx_state_0\\D\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:rx_state_0\);
\UART_Bridge:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:rx_load_fifo\\D\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:rx_load_fifo\);
\UART_Bridge:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:rx_state_3\\D\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:rx_state_3\);
\UART_Bridge:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:rx_state_2\\D\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:rx_state_2\);
\UART_Bridge:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:rx_bitclk_pre\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:rx_bitclk_enable\);
\UART_Bridge:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:rx_state_stop1_reg\);
\UART_Bridge:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:pollcount_1\\D\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:pollcount_1\);
\UART_Bridge:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:pollcount_0\\D\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:pollcount_0\);
\UART_Bridge:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:rx_markspace_status\);
\UART_Bridge:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:rx_status_2\);
\UART_Bridge:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:rx_status_3\);
\UART_Bridge:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:rx_addr_match_status\);
\UART_Bridge:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:rx_markspace_pre\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:rx_markspace_pre\);
\UART_Bridge:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:rx_parity_error_pre\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:rx_parity_error_pre\);
\UART_Bridge:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:rx_break_status\);
\UART_Bridge:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:rx_address_detected\\D\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:rx_address_detected\);
\UART_Bridge:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:rx_last\\D\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:rx_last\);
\UART_Bridge:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_Bridge:BUART:rx_parity_bit\,
		clk=>\UART_Bridge:BUART:clock_op\,
		q=>\UART_Bridge:BUART:rx_parity_bit\);

END R_T_L;
