verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../muxtest2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../muxtest2.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/a1d2/hdl/ClockDivider_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/a1d2/src/mux_0.v" \
"../../../bd/design_1/ipshared/a1d2/hdl/ClockDivider_v1_0.v" \
"../../../bd/design_1/ip/design_1_ClockDivider_0_1/sim/design_1_ClockDivider_0_1.v" \
"../../../bd/design_1/ipshared/0b6a/hdl/LVDS_Tx_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/0b6a/hdl/LVDS_Tx_v1_0.v" \
"../../../bd/design_1/ip/design_1_LVDS_Tx_0_0/sim/design_1_LVDS_Tx_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
