=======================================================
NOTE: net names followed by ' **' belong to nets that 
      exist in the user design (or are shadows of such
      nets). The other names belong to nets that exist
      in added (non-customer) logic during compilation.
=======================================================

----- Get critical path information from file PARTITIONS/1/tmp/et3compile.msg:

-------- Pre-Scheduling Critical Path(s) ---------

00 ET3CRIT* | 56(    2): ET00000000000003CF->qt_init_emul_cycle_r[62]
00 ET3CRIT* | 55(    6): ET0000000000000FF0->qt_init_emul_cycle_w[62]
00 ET3CRIT* | 54(    9): ET0000000000000042->QT@QM_CPM_CTRL.UU02.C61
00 ET3CRIT* | 53(   12): ET0000000000000042->QT@QM_CPM_CTRL.UU02.C59
00 ET3CRIT* | 52(   19): ET0000000000000080->QT@QM_CPM_CTRL.UU02.C57
00 ET3CRIT* | 51(   30): ET0000000000000080->QT@QM_CPM_CTRL.UU02.C54
00 ET3CRIT* | 50(   88): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C51
00 ET3CRIT* | 49(   12): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C50
00 ET3CRIT* | 48(   13): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C49
00 ET3CRIT* | 47(   17): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C48
00 ET3CRIT* | 46(   26): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C47
00 ET3CRIT* | 45(   43): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C46
00 ET3CRIT* | 44(   47): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C45
00 ET3CRIT* | 43(   49): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C44
00 ET3CRIT* | 42(   49): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C43
00 ET3CRIT* | 41(   58): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C42
00 ET3CRIT* | 40(  193): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C41
00 ET3CRIT* | 39(   60): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C40
00 ET3CRIT* | 38(  138): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C39
00 ET3CRIT* | 37(  147): ET0000000000000042->QT@QM_CPM_CTRL.UU02.C38
00 ET3CRIT* | 36(   94): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C36
00 ET3CRIT* | 35(   88): ET0000000000000042->QT@QM_CPM_CTRL.UU02.C35
00 ET3CRIT* | 34(  155): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C33
00 ET3CRIT* | 33(  136): ET0000000000000042->QT@QM_CPM_CTRL.UU02.C32
00 ET3CRIT* | 32(  134): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C30
00 ET3CRIT* | 31(  158): ET0000000000000042->QT@QM_CPM_CTRL.UU02.C29
00 ET3CRIT* | 30(  184): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C27
00 ET3CRIT* | 29(  232): ET0000000000000042->QT@QM_CPM_CTRL.UU02.C26
00 ET3CRIT* | 28(  184): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C24
00 ET3CRIT* | 27(  246): ET0000000000000042->QT@QM_CPM_CTRL.UU02.C23
00 ET3CRIT* | 26(  274): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C21
00 ET3CRIT* | 25(  341): ET0000000000000042->QT@QM_CPM_CTRL.UU02.C20
00 ET3CRIT* | 24(  673): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C18
00 ET3CRIT* | 23(  420): ET0000000000000042->QT@QM_CPM_CTRL.UU02.C17
00 ET3CRIT* | 22(  421): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C15
00 ET3CRIT* | 21( 1808): ET0000000000000042->QT@QM_CPM_CTRL.UU02.C14
00 ET3CRIT* | 20(  880): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C12
00 ET3CRIT* | 19( 1552): ET0000000000000042->QT@QM_CPM_CTRL.UU02.C11
00 ET3CRIT* | 18( 1733): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C9
00 ET3CRIT* | 17( 1533): ET0000000000000042->QT@QM_CPM_CTRL.UU02.C8
00 ET3CRIT* | 16( 2769): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C6
00 ET3CRIT* | 15( 2620): ET0000000000000042->QT@QM_CPM_CTRL.UU02.C5
00 ET3CRIT* | 14( 4259): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C3
00 ET3CRIT* | 13( 4715): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C2
00 ET3CRIT* | 12( 4755): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C1
00 ET3CRIT* | 11( 4182): ET0000000000000056->QT@QM_CPM_CTRL.UU02.C0
00 ET3CRIT* | 10( 4831): ET00000000000000F3->QT@QM_CPM_CTRL.ENA40
00 ET3CRIT* |  9( 3043): ET0000000000008AAA->QT@QM_CPM_CTRL.ENA40_P
00 ET3CRIT* |  8( 5156): ET0000000000000F00->QT@QM_CPM_CTRL.DO_RUN
00 ET3CRIT* |  7( 5081): ET0000000000007775->QT@QM_CPM_CTRL.GO_FURTHER_PP
00 ET3CRIT* |  6( 4763): ET0000000000000001->QT@QM_CPM_CTRL.UU05.UU0.EQU40$inv3107
00 ET3CRIT* |  5( 3656): ET0000000000000001->
00 ET3CRIT* |  4( 7503): ET0000000000008421->
00 ET3CRIT* |  3(17871): ET000000000000000F->qt_run_back_cpm_addrr[20]
00 ET3CRIT* |  2(23234): ET000000000000F00F->QT@QM_CPM_CTRL.UU27.RI
00 ET3CRIT* |  1(63190): FD01->_CVA_UA_CYCLE_COUNTER_RESET_READ_

----- Get critical path information from file tmp/et3compile.msg:

-------- Post-Scheduling Critical Path(s) ---------

00 ET5ANAL* | Post-scheduling critical path
00 ET5ANAL* | 
00 ET5ANAL* |   Location legend:  All values are in decimal.
00 ET5ANAL* |   [brd,chp,cls,ep]
00 ET5ANAL* |     |   |   |   |
00 ET5ANAL* |     |   |   |   +-- emulation processor index within the cluster
00 ET5ANAL* |     |   |   +------ processor cluster index within chip
00 ET5ANAL* |     |   +---------- chip index within board
00 ET5ANAL* |     +-------------- board index
00 ET5ANAL* | 
00 ET5ANAL* | 
00 ET5ANAL* | Critical paths by levels
00 ET5ANAL* | 
00 ET5ANAL* | Critical path  1                                      sinks
00 ET5ANAL* | Count  Location      Step  Jump  Level  Type    ID     ins:cr      Name
00 ET5ANAL* | --------------------------------------------------------------------------------------
00 ET5ANAL* | Breakpoint 68198 will add 101 steps after it is scheduled.
00 ET5ANAL* | Critical net starts from an actual critical location.
00 ET5ANAL* |    . [000,000,145,6]   57 +   0         NET      98230      0  ET6_SYNC.QTLA%break_0
00 ET5ANAL* |    1 [000,000,145,6]   57 +   0    102  XBOB     68198   2: 1  ET6_XBOB_141
00 ET5ANAL* |    . [000,000,145,0]   56 +   1         NET      98231      1  QTLA%break
00 ET5ANAL* |    2 [000,000,146,0]   55 +   1    108  LOGIC    82517   2: 2  
00 ET5ANAL* |    . [000,000,146,3]   54 +   1         NET      97781      1  _ET3_COMPILER_RESERVED_NAME_COMBINED_BREAK_
00 ET5ANAL* |    3 [000,000,146,3]   54 +   0    109  LOGIC    85486   1: 1  
00 ET5ANAL* |    . [000,000,146,2]   54 +   0         NET      98261      2  _ET3_COMPILER_RESERVED_NAME_SDL_BREAK_
00 ET5ANAL* |    4 [000,000,146,2]   54 +   0    110  LOGIC    82516   4: 1  
00 ET5ANAL* |    . [000,000,147,1]   46 +   8         NET      98451      2  QTLA%SDL.top.run_stop_ctl.sa_infini_break
00 ET5ANAL* |    5 [000,000,147,1]   46 +   0    112  LOGIC    82124   4: 3  
00 ET5ANAL* |    . [000,000,147,0]   46 +   0         NET      89056      1  QTLA%SDL.top.run_stop_ctl.n1432
00 ET5ANAL* |    6 [000,000,147,0]   46 +   0    113  LOGIC    82029   4: 2  
00 ET5ANAL* |    . [000,000,144,3]   44 +   2         NET      89736      1  QTLA%SDL.top.run_stop_ctl.n1433$inv5244
00 ET5ANAL* |    7 [000,000,144,3]   44 +   0    115  LOGIC    81244   3: 1  
00 ET5ANAL* |    . [000,000,144,2]   44 +   0         NET      89737      1  
00 ET5ANAL* |    8 [000,000,144,2]   44 +   0    116  LOGIC    81243   4: 1  
00 ET5ANAL* |    . [000,000,144,1]   44 +   0         NET      90029      1  QTLA%SDL.top.run_stop_ctl.n1455$inv5184
00 ET5ANAL* |    9 [000,000,144,1]   44 +   0    117  LOGIC    80965   4: 1  
00 ET5ANAL* |    . [000,000,144,0]   44 +   0         NET      90030      1  QTLA%SDL.top.run_stop_ctl.n1615$inv5183
00 ET5ANAL* |   10 [000,000,144,0]   44 +   0    118  LOGIC    80964   4: 2  
00 ET5ANAL* |    . [000,000,144,0]   43 +   1         NET      90032      1  
00 ET5ANAL* |   11 [000,000,158,4]   40 +   3    122  LOGIC    80963   4: 2  
00 ET5ANAL* |    . [000,000,158,4]   39 +   1         NET      90073      2  QTLA%SDL.top.run_stop_ctl.n1621
00 ET5ANAL* |   12 [000,000,158,4]   39 +   0    123  LOGIC    80923   4: 3  
00 ET5ANAL* |    . [000,000,158,0]   38 +   1         NET     118993     13  QTLA%cycle_num[51]
00 ET5ANAL* |   13 [000,000,144,0]   35 +   3    127  LOGIC    85538   1: 1  
00 ET5ANAL* |    . [000,000,144,0]   34 +   1         NET     100795     11  xc_top.simTime[51] **
00 ET5ANAL* |   14 [000,000,158,0]   31 +   3    131  LOGIC    80907   3: 3  
00 ET5ANAL* |    . [000,000,158,0]   30 +   1         NET      90090      1  xc_top.n3874 **
00 ET5ANAL* |   15 [000,000,075,1]   25 +   5    137  LOGIC    80906   3: 1  
00 ET5ANAL* |    . [000,000,075,0]   25 +   0         NET      90091      1  xc_top.n3875$inv5169 **
00 ET5ANAL* |   16 [000,000,075,0]   25 +   0    138  LOGIC    80905   4: 2  
00 ET5ANAL* |    . [000,000,075,0]   24 +   1         NET      90584      1  
00 ET5ANAL* |   17 [000,000,156,2]   19 +   5    144  LOGIC    79964   4: 4  
00 ET5ANAL* |    . [000,000,156,0]   19 +   0         NET     148613     64  xc_top.n3842 **
00 ET5ANAL* |   18 [000,000,156,0]   19 +   0    148  LOGIC    23875   4: 1  
00 ET5ANAL* |    . [000,000,156,0]   18 +   1         NET      98271    134  xc_top.oneStepPIi **
00 ET5ANAL* |   19 [000,000,074,2]   13 +   5    154  LOGIC    80643   3: 1  
00 ET5ANAL* |    . [000,000,074,1]   13 +   0         NET      90294      1  xc_top.oneStepPI **
00 ET5ANAL* |   20 [000,000,074,1]   13 +   0    155  LOGIC    85834   1: 1  
00 ET5ANAL* |    . [000,000,074,0]   13 +   0         NET     100626      2  UA@.xc_top.oneStepPI **
00 ET5ANAL* |   21 [000,000,074,0]   13 +   0    156  LOGIC    68107   3: 3  
00 ET5ANAL* |    . [000,000,074,0]   12 +   1         NET     100753    249  
00 ET5ANAL* |   22 [000,000,156,0]    7 +   5    162  LOGIC    80642   2: 1  
00 ET5ANAL* |    . [000,000,156,0]    0 +   7         NET     100533      2  _ET3_COMPILER_RESERVED_NAME_SLOW_MODE_ENABLE_
00 ET5ANAL* |   23 [000,000,156,0]    0 +   0    163  LOGIC    85444   1: 1  
00 ET5ANAL* |    . [000,000,156,0]    0 +   0         NET     131566      1  qt_slow_mode_flex_ena_inp
00 ET5ANAL* |   24 [000,000,156,0]    0 +   0    167  FD01     47434   4: 0  
00 ET5ANAL* | ======================================================================================
00 ET5ANAL* | 
00 ET5ANAL* | Critical paths by steps
00 ET5ANAL* | 
00 ET5ANAL* | Critical path  1                               sinks
00 ET5ANAL* | Count  Location      Step  Jump  Type    ID     ins:cr      Name
00 ET5ANAL* | --------------------------------------------------------------------------------------
00 ET5ANAL* | Breakpoint 68198 will add 101 steps after it is scheduled.
00 ET5ANAL* | Critical net starts from an actual critical location.
00 ET5ANAL* |    . [000,000,145,6]   57 +   0  NET      98230      0  ET6_SYNC.QTLA%break_0
00 ET5ANAL* |    1 [000,000,145,6]   57 +   0  XBOB     68198   2: 1  ET6_XBOB_141
00 ET5ANAL* |    . [000,000,145,0]   56 +   1  NET      98231      1  QTLA%break
00 ET5ANAL* |    2 [000,000,146,0]   55 +   1  LOGIC    82517   2: 2  
00 ET5ANAL* |    . [000,000,146,3]   54 +   1  NET      97781      1  _ET3_COMPILER_RESERVED_NAME_COMBINED_BREAK_
00 ET5ANAL* |    3 [000,000,146,3]   54 +   0  LOGIC    85486   1: 1  
00 ET5ANAL* |    . [000,000,146,2]   54 +   0  NET      98261      2  _ET3_COMPILER_RESERVED_NAME_SDL_BREAK_
00 ET5ANAL* |    4 [000,000,146,2]   54 +   0  LOGIC    82516   4: 4  
00 ET5ANAL* |    . [000,000,146,1]   54 +   0  NET      88592      1  
00 ET5ANAL* |    5 [000,000,146,1]   54 +   0  LOGIC    82515   4: 1  
00 ET5ANAL* |    . [000,000,146,0]   54 +   0  NET      88593      1  QTLA%SDL.top.run_stop_ctl.n806$inv5462
00 ET5ANAL* |    6 [000,000,146,0]   54 +   0  LOGIC    82514   4: 3  
00 ET5ANAL* |    . [000,000,146,2]   53 +   1  NET     118119     12  QTLA%SDL.top.run_stop_ctl.stop_request
00 ET5ANAL* |    7 [000,000,146,2]   53 +   0  LOGIC    82209   4: 3  
00 ET5ANAL* |    . [000,000,146,1]   53 +   0  NET     117154      3  QTLA%SDL.top.run_stop_ctl.stop_request_sum
00 ET5ANAL* |    8 [000,000,146,1]   53 +   0  LOGIC    82206   3: 2  
00 ET5ANAL* |    . [000,000,146,0]   53 +   0  NET      88772      2  QTLA%SDL.top.run_stop_ctl.stop_on_trigger
00 ET5ANAL* |    9 [000,000,146,0]   53 +   0  LOGIC    82203   3: 1  
00 ET5ANAL* |    . [000,000,146,0]   52 +   1  NET     118123     67  QTLA%SDL.top.run_stop_ctl.latched_trigger
00 ET5ANAL* |   10 [000,000,160,0]   49 +   3  LOGIC    82143   4: 4  
00 ET5ANAL* |    . [000,000,160,0]   48 +   1  NET      88891      1  QTLA%SDL.top.run_stop_ctl.n797
00 ET5ANAL* |   11 [000,000,146,2]   45 +   3  LOGIC    82142   4: 3  
00 ET5ANAL* |    . [000,000,146,1]   45 +   0  NET      96385      1  QTLA%SDL.top.trigger_sum
00 ET5ANAL* |   12 [000,000,146,1]   45 +   0  LOGIC    70166   4: 3  
00 ET5ANAL* |    . [000,000,146,0]   45 +   0  NET      96387      2  QTLA%SDL.top.tsm_0.lut_trigger
00 ET5ANAL* |   13 [000,000,146,0]   45 +   0  LOGIC    91163   1: 1  
00 ET5ANAL* |    . [000,000,146,0]   44 +   1  NET      62008      1  QTLA%SDL.top.tsm_0.main_instr.lut_data[1]
00 ET5ANAL* |   14 [000,000,000,0]   31 +  13  XMPRe   173916  18:17  ET5_V1_H1.QTLA%SDL.top.tsm_0.main_instr.tsm_lut_OPT
00 ET5ANAL* |    . [000,000,065,0]   30 +   1  NET      67029      7  QTLA%SDL.top.tsm_0.tc1
00 ET5ANAL* |   15 [000,000,089,1]   27 +   3  LOGIC   124001   4: 1  
00 ET5ANAL* |    . [000,000,089,0]   27 +   0  NET      45068      1  QTLA%SDL.top.tsm_0.main_instr.cnt1.U4.NET00$inv8908
00 ET5ANAL* |   16 [000,000,089,0]   27 +   0  LOGIC   123960   4: 2  
00 ET5ANAL* |    . [000,000,091,1]   25 +   2  NET      45083      1  QTLA%SDL.top.tsm_0.main_instr.cnt1.n71$inv8902
00 ET5ANAL* |   17 [000,000,091,1]   25 +   0  LOGIC   123945   4: 1  
00 ET5ANAL* |    . [000,000,091,0]   25 +   0  NET      45084      1  
00 ET5ANAL* |   18 [000,000,091,0]   25 +   0  LOGIC   123944   4: 3  
00 ET5ANAL* |    . [000,000,091,0]   24 +   1  NET      61838      2  QTLA%SDL.top.tsm_0.main_instr.cnt1.comp_val[17]
00 ET5ANAL* |   19 [000,000,000,0]    7 +  17  XMPRe   174128  18:14  ET5_V1_H1.QTLA%SDL.top.tsm_0.main_instr.cnt1.cnt_cmpval_OPT.Merger1
00 ET5ANAL* |    . [000,000,178,0]    6 +   1  NET      67200     75  QTLA%SDL.top.tsm_0.tsm_state[3]
00 ET5ANAL* |   20 [000,000,331,2]    0 +   6  FD01    105772   4: 0  
00 ET5ANAL* | --------------------------------------------------------------------------------------
00 ET5ANAL* | Maximum jump of 17 steps occurs at step 7
00 ET5ANAL* | 0 inter-chip hops, 0 steps inter-chip delay
00 ET5ANAL* | ======================================================================================
