// megafunction wizard: %RAM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: data_memory.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 18.1.0 Build 625 09/12/2018 SJ Lite Edition
// ************************************************************


//Copyright (C) 2018  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details.


//altsyncram BYTE_SIZE=8 CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone IV E" ENABLE_RUNTIME_MOD="YES" INIT_FILE="../../src/core/default_data.mif" INSTANCE_NAME="data" NUMWORDS_A=32768 OPERATION_MODE="SINGLE_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_REG_A="CLOCK0" POWER_UP_UNINITIALIZED="FALSE" read_during_write_mode_port_a="DONT_CARE" WIDTH_A=32 WIDTH_BYTEENA_A=4 WIDTHAD_A=15 address_a byteena_a clock0 data_a q_a wren_a
//VERSION_BEGIN 18.1 cbx_altera_syncram_nd_impl 2018:09:12:13:04:09:SJ cbx_altsyncram 2018:09:12:13:04:09:SJ cbx_cycloneii 2018:09:12:13:04:09:SJ cbx_lpm_add_sub 2018:09:12:13:04:09:SJ cbx_lpm_compare 2018:09:12:13:04:09:SJ cbx_lpm_decode 2018:09:12:13:04:09:SJ cbx_lpm_mux 2018:09:12:13:04:09:SJ cbx_mgl 2018:09:12:14:15:07:SJ cbx_nadder 2018:09:12:13:04:09:SJ cbx_stratix 2018:09:12:13:04:09:SJ cbx_stratixii 2018:09:12:13:04:09:SJ cbx_stratixiii 2018:09:12:13:04:09:SJ cbx_stratixv 2018:09:12:13:04:09:SJ cbx_util_mgl 2018:09:12:13:04:09:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//altsyncram ADDRESS_ACLR_B="NONE" ADDRESS_REG_B="CLOCK1" BYTE_SIZE=8 CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone IV E" ENABLE_RUNTIME_MOD="NO" INDATA_ACLR_B="NONE" INDATA_REG_B="CLOCK1" INIT_FILE="../../src/core/default_data.mif" NUMWORDS_A=32768 NUMWORDS_B=32768 OPERATION_MODE="BIDIR_DUAL_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_ACLR_B="NONE" OUTDATA_REG_A="CLOCK0" OUTDATA_REG_B="UNREGISTERED" RDCONTROL_REG_B="CLOCK1" read_during_write_mode_port_a="NEW_DATA_NO_NBE_READ" WIDTH_A=32 WIDTH_B=32 WIDTH_BYTEENA_A=4 WIDTHAD_A=15 WIDTHAD_B=15 WRCONTROL_ACLR_B="NONE" WRCONTROL_WRADDRESS_REG_B="CLOCK1" address_a address_b byteena_a clock0 clock1 data_a data_b q_a q_b wren_a wren_b
//VERSION_BEGIN 18.1 cbx_altera_syncram_nd_impl 2018:09:12:13:04:09:SJ cbx_altsyncram 2018:09:12:13:04:09:SJ cbx_cycloneii 2018:09:12:13:04:09:SJ cbx_lpm_add_sub 2018:09:12:13:04:09:SJ cbx_lpm_compare 2018:09:12:13:04:09:SJ cbx_lpm_decode 2018:09:12:13:04:09:SJ cbx_lpm_mux 2018:09:12:13:04:09:SJ cbx_mgl 2018:09:12:14:15:07:SJ cbx_nadder 2018:09:12:13:04:09:SJ cbx_stratix 2018:09:12:13:04:09:SJ cbx_stratixii 2018:09:12:13:04:09:SJ cbx_stratixiii 2018:09:12:13:04:09:SJ cbx_stratixv 2018:09:12:13:04:09:SJ cbx_util_mgl 2018:09:12:13:04:09:SJ  VERSION_END


//lpm_decode DEVICE_FAMILY="Cyclone IV E" LPM_DECODES=4 LPM_WIDTH=2 data enable eq
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:09:SJ cbx_lpm_add_sub 2018:09:12:13:04:09:SJ cbx_lpm_compare 2018:09:12:13:04:09:SJ cbx_lpm_decode 2018:09:12:13:04:09:SJ cbx_mgl 2018:09:12:14:15:07:SJ cbx_nadder 2018:09:12:13:04:09:SJ cbx_stratix 2018:09:12:13:04:09:SJ cbx_stratixii 2018:09:12:13:04:09:SJ  VERSION_END

//synthesis_resources = lut 4 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  data_memory_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [1:0]  data;
	input   enable;
	output   [3:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [1:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [1:0]  data_wire;
	wire  enable_wire;
	wire  [3:0]  eq_node;
	wire  [3:0]  eq_wire;
	wire  [2:0]  w_anode1889w;
	wire  [2:0]  w_anode1902w;
	wire  [2:0]  w_anode1910w;
	wire  [2:0]  w_anode1918w;

	assign
		data_wire = data,
		enable_wire = enable,
		eq = eq_node,
		eq_node = eq_wire[3:0],
		eq_wire = {w_anode1918w[2], w_anode1910w[2], w_anode1902w[2], w_anode1889w[2]},
		w_anode1889w = {(w_anode1889w[1] & (~ data_wire[1])), (w_anode1889w[0] & (~ data_wire[0])), enable_wire},
		w_anode1902w = {(w_anode1902w[1] & (~ data_wire[1])), (w_anode1902w[0] & data_wire[0]), enable_wire},
		w_anode1910w = {(w_anode1910w[1] & data_wire[1]), (w_anode1910w[0] & (~ data_wire[0])), enable_wire},
		w_anode1918w = {(w_anode1918w[1] & data_wire[1]), (w_anode1918w[0] & data_wire[0]), enable_wire};
endmodule //data_memory_decode


//lpm_decode DEVICE_FAMILY="Cyclone IV E" LPM_DECODES=4 LPM_WIDTH=2 data eq
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:09:SJ cbx_lpm_add_sub 2018:09:12:13:04:09:SJ cbx_lpm_compare 2018:09:12:13:04:09:SJ cbx_lpm_decode 2018:09:12:13:04:09:SJ cbx_mgl 2018:09:12:14:15:07:SJ cbx_nadder 2018:09:12:13:04:09:SJ cbx_stratix 2018:09:12:13:04:09:SJ cbx_stratixii 2018:09:12:13:04:09:SJ  VERSION_END

//synthesis_resources = lut 4 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  data_memory_decode1
	( 
	data,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [1:0]  data;
	output   [3:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [1:0]  data;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [1:0]  data_wire;
	wire  [3:0]  eq_node;
	wire  [3:0]  eq_wire;
	wire  [2:0]  w_anode1927w;
	wire  [2:0]  w_anode1941w;
	wire  [2:0]  w_anode1950w;
	wire  [2:0]  w_anode1959w;

	assign
		data_wire = data,
		eq = eq_node,
		eq_node = eq_wire[3:0],
		eq_wire = {w_anode1959w[2], w_anode1950w[2], w_anode1941w[2], w_anode1927w[2]},
		w_anode1927w = {(w_anode1927w[1] & (~ data_wire[1])), (w_anode1927w[0] & (~ data_wire[0])), 1'b1},
		w_anode1941w = {(w_anode1941w[1] & (~ data_wire[1])), (w_anode1941w[0] & data_wire[0]), 1'b1},
		w_anode1950w = {(w_anode1950w[1] & data_wire[1]), (w_anode1950w[0] & (~ data_wire[0])), 1'b1},
		w_anode1959w = {(w_anode1959w[1] & data_wire[1]), (w_anode1959w[0] & data_wire[0]), 1'b1};
endmodule //data_memory_decode1


//lpm_mux DEVICE_FAMILY="Cyclone IV E" LPM_SIZE=4 LPM_WIDTH=32 LPM_WIDTHS=2 data result sel
//VERSION_BEGIN 18.1 cbx_lpm_mux 2018:09:12:13:04:09:SJ cbx_mgl 2018:09:12:14:15:07:SJ  VERSION_END

//synthesis_resources = lut 64 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  data_memory_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [127:0]  data;
	output   [31:0]  result;
	input   [1:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [127:0]  data;
	tri0   [1:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [31:0]  result_node;
	wire  [1:0]  sel_node;
	wire  [3:0]  w_data1972w;
	wire  [3:0]  w_data2002w;
	wire  [3:0]  w_data2027w;
	wire  [3:0]  w_data2052w;
	wire  [3:0]  w_data2077w;
	wire  [3:0]  w_data2102w;
	wire  [3:0]  w_data2127w;
	wire  [3:0]  w_data2152w;
	wire  [3:0]  w_data2177w;
	wire  [3:0]  w_data2202w;
	wire  [3:0]  w_data2227w;
	wire  [3:0]  w_data2252w;
	wire  [3:0]  w_data2277w;
	wire  [3:0]  w_data2302w;
	wire  [3:0]  w_data2327w;
	wire  [3:0]  w_data2352w;
	wire  [3:0]  w_data2377w;
	wire  [3:0]  w_data2402w;
	wire  [3:0]  w_data2427w;
	wire  [3:0]  w_data2452w;
	wire  [3:0]  w_data2477w;
	wire  [3:0]  w_data2502w;
	wire  [3:0]  w_data2527w;
	wire  [3:0]  w_data2552w;
	wire  [3:0]  w_data2577w;
	wire  [3:0]  w_data2602w;
	wire  [3:0]  w_data2627w;
	wire  [3:0]  w_data2652w;
	wire  [3:0]  w_data2677w;
	wire  [3:0]  w_data2702w;
	wire  [3:0]  w_data2727w;
	wire  [3:0]  w_data2752w;

	assign
		result = result_node,
		result_node = {(((w_data2752w[1] & sel_node[0]) & (~ (((w_data2752w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2752w[2]))))) | ((((w_data2752w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2752w[2]))) & (w_data2752w[3] | (~ sel_node[0])))), (((w_data2727w[1] & sel_node[0]) & (~ (((w_data2727w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2727w[2]))))) | ((((w_data2727w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2727w[2]))) & (w_data2727w[3] | (~ sel_node[0])))), (((w_data2702w[1] & sel_node[0]) & (~ (((w_data2702w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2702w[2]))))) | ((((w_data2702w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2702w[2]))) & (w_data2702w[3] | (~ sel_node[0])))), (((w_data2677w[1] & sel_node[0]) & (~ (((w_data2677w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2677w[2]))))) | ((((w_data2677w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2677w[2]))) & (w_data2677w[3] | (~ sel_node[0])))), (((w_data2652w[1] & sel_node[0]) & (~ (((w_data2652w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2652w[2]))))) | ((((w_data2652w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2652w[2]))) & (w_data2652w[3] | (~ sel_node[0])))), (((w_data2627w[1] & sel_node[0]) & (~ (((w_data2627w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2627w[2]))))) | ((((w_data2627w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2627w[2]))) & (w_data2627w[3] | (~ sel_node[0])))), (((w_data2602w[1] & sel_node[0]) & (~ (((w_data2602w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2602w[2]))))) | ((((w_data2602w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2602w[2]))) & (w_data2602w[3]
 | (~ sel_node[0])))), (((w_data2577w[1] & sel_node[0]) & (~ (((w_data2577w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2577w[2]))))) | ((((w_data2577w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2577w[2]))) & (w_data2577w[3] | (~ sel_node[0])))), (((w_data2552w[1] & sel_node[0]) & (~ (((w_data2552w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2552w[2]))))) | ((((w_data2552w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2552w[2]))) & (w_data2552w[3] | (~ sel_node[0])))), (((w_data2527w[1] & sel_node[0]) & (~ (((w_data2527w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2527w[2]))))) | ((((w_data2527w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2527w[2]))) & (w_data2527w[3] | (~ sel_node[0])))), (((w_data2502w[1] & sel_node[0]) & (~ (((w_data2502w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2502w[2]))))) | ((((w_data2502w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2502w[2]))) & (w_data2502w[3] | (~ sel_node[0])))), (((w_data2477w[1] & sel_node[0]) & (~ (((w_data2477w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2477w[2]))))) | ((((w_data2477w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2477w[2]))) & (w_data2477w[3] | (~ sel_node[0])))), (((w_data2452w[1] & sel_node[0]) & (~ (((w_data2452w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2452w[2]))))) | ((((w_data2452w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2452w[2]))) & (w_data2452w[3] | (~ sel_node[0])))), (((w_data2427w[1] & sel_node[0]) & (~ (((w_data2427w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2427w[2]))))) | ((((w_data2427w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2427w[2]))) 
& (w_data2427w[3] | (~ sel_node[0])))), (((w_data2402w[1] & sel_node[0]) & (~ (((w_data2402w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2402w[2]))))) | ((((w_data2402w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2402w[2]))) & (w_data2402w[3] | (~ sel_node[0])))), (((w_data2377w[1] & sel_node[0]) & (~ (((w_data2377w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2377w[2]))))) | ((((w_data2377w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2377w[2]))) & (w_data2377w[3] | (~ sel_node[0])))), (((w_data2352w[1] & sel_node[0]) & (~ (((w_data2352w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2352w[2]))))) | ((((w_data2352w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2352w[2]))) & (w_data2352w[3] | (~ sel_node[0])))), (((w_data2327w[1] & sel_node[0]) & (~ (((w_data2327w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2327w[2]))))) | ((((w_data2327w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2327w[2]))) & (w_data2327w[3] | (~ sel_node[0])))), (((w_data2302w[1] & sel_node[0]) & (~ (((w_data2302w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2302w[2]))))) | ((((w_data2302w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2302w[2]))) & (w_data2302w[3] | (~ sel_node[0])))), (((w_data2277w[1] & sel_node[0]) & (~ (((w_data2277w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2277w[2]))))) | ((((w_data2277w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2277w[2]))) & (w_data2277w[3] | (~ sel_node[0])))), (((w_data2252w[1] & sel_node[0]) & (~ (((w_data2252w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2252w[2]))))) | ((((w_data2252w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2252w[2]
))) & (w_data2252w[3] | (~ sel_node[0])))), (((w_data2227w[1] & sel_node[0]) & (~ (((w_data2227w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2227w[2]))))) | ((((w_data2227w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2227w[2]))) & (w_data2227w[3] | (~ sel_node[0])))), (((w_data2202w[1] & sel_node[0]) & (~ (((w_data2202w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2202w[2]))))) | ((((w_data2202w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2202w[2]))) & (w_data2202w[3] | (~ sel_node[0])))), (((w_data2177w[1] & sel_node[0]) & (~ (((w_data2177w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2177w[2]))))) | ((((w_data2177w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2177w[2]))) & (w_data2177w[3] | (~ sel_node[0])))), (((w_data2152w[1] & sel_node[0]) & (~ (((w_data2152w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2152w[2]))))) | ((((w_data2152w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2152w[2]))) & (w_data2152w[3] | (~ sel_node[0])))), (((w_data2127w[1] & sel_node[0]) & (~ (((w_data2127w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2127w[2]))))) | ((((w_data2127w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2127w[2]))) & (w_data2127w[3] | (~ sel_node[0])))), (((w_data2102w[1] & sel_node[0]) & (~ (((w_data2102w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2102w[2]))))) | ((((w_data2102w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2102w[2]))) & (w_data2102w[3] | (~ sel_node[0])))), (((w_data2077w[1] & sel_node[0]) & (~ (((w_data2077w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2077w[2]))))) | ((((w_data2077w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0]
 | w_data2077w[2]))) & (w_data2077w[3] | (~ sel_node[0])))), (((w_data2052w[1] & sel_node[0]) & (~ (((w_data2052w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2052w[2]))))) | ((((w_data2052w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2052w[2]))) & (w_data2052w[3] | (~ sel_node[0])))), (((w_data2027w[1] & sel_node[0]) & (~ (((w_data2027w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2027w[2]))))) | ((((w_data2027w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2027w[2]))) & (w_data2027w[3] | (~ sel_node[0])))), (((w_data2002w[1] & sel_node[0]) & (~ (((w_data2002w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2002w[2]))))) | ((((w_data2002w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data2002w[2]))) & (w_data2002w[3] | (~ sel_node[0])))), (((w_data1972w[1] & sel_node[0]) & (~ (((w_data1972w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1972w[2]))))) | ((((w_data1972w[0] & (~ sel_node[1])) & (~ sel_node[0])) | (sel_node[1] & (sel_node[0] | w_data1972w[2]))) & (w_data1972w[3] | (~ sel_node[0]))))},
		sel_node = {sel[1:0]},
		w_data1972w = {data[96], data[64], data[32], data[0]},
		w_data2002w = {data[97], data[65], data[33], data[1]},
		w_data2027w = {data[98], data[66], data[34], data[2]},
		w_data2052w = {data[99], data[67], data[35], data[3]},
		w_data2077w = {data[100], data[68], data[36], data[4]},
		w_data2102w = {data[101], data[69], data[37], data[5]},
		w_data2127w = {data[102], data[70], data[38], data[6]},
		w_data2152w = {data[103], data[71], data[39], data[7]},
		w_data2177w = {data[104], data[72], data[40], data[8]},
		w_data2202w = {data[105], data[73], data[41], data[9]},
		w_data2227w = {data[106], data[74], data[42], data[10]},
		w_data2252w = {data[107], data[75], data[43], data[11]},
		w_data2277w = {data[108], data[76], data[44], data[12]},
		w_data2302w = {data[109], data[77], data[45], data[13]},
		w_data2327w = {data[110], data[78], data[46], data[14]},
		w_data2352w = {data[111], data[79], data[47], data[15]},
		w_data2377w = {data[112], data[80], data[48], data[16]},
		w_data2402w = {data[113], data[81], data[49], data[17]},
		w_data2427w = {data[114], data[82], data[50], data[18]},
		w_data2452w = {data[115], data[83], data[51], data[19]},
		w_data2477w = {data[116], data[84], data[52], data[20]},
		w_data2502w = {data[117], data[85], data[53], data[21]},
		w_data2527w = {data[118], data[86], data[54], data[22]},
		w_data2552w = {data[119], data[87], data[55], data[23]},
		w_data2577w = {data[120], data[88], data[56], data[24]},
		w_data2602w = {data[121], data[89], data[57], data[25]},
		w_data2627w = {data[122], data[90], data[58], data[26]},
		w_data2652w = {data[123], data[91], data[59], data[27]},
		w_data2677w = {data[124], data[92], data[60], data[28]},
		w_data2702w = {data[125], data[93], data[61], data[29]},
		w_data2727w = {data[126], data[94], data[62], data[30]},
		w_data2752w = {data[127], data[95], data[63], data[31]};
endmodule //data_memory_mux

//synthesis_resources = lut 144 M9K 128 reg 6 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  data_memory_altsyncram1
	( 
	address_a,
	address_b,
	byteena_a,
	clock0,
	clock1,
	data_a,
	data_b,
	q_a,
	q_b,
	wren_a,
	wren_b) /* synthesis synthesis_clearbox=1 */;
	input   [14:0]  address_a;
	input   [14:0]  address_b;
	input   [3:0]  byteena_a;
	input   clock0;
	input   clock1;
	input   [31:0]  data_a;
	input   [31:0]  data_b;
	output   [31:0]  q_a;
	output   [31:0]  q_b;
	input   wren_a;
	input   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   [14:0]  address_b;
	tri1   [3:0]  byteena_a;
	tri1   clock0;
	tri1   clock1;
	tri1   [31:0]  data_a;
	tri1   [31:0]  data_b;
	tri0   wren_a;
	tri0   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[1:0]	address_reg_a;
	reg	[1:0]	address_reg_b;
	reg	[1:0]	out_address_reg_a;
	wire  [3:0]   wire_decode4_eq;
	wire  [3:0]   wire_decode5_eq;
	wire  [3:0]   wire_rden_decode_a_eq;
	wire  [3:0]   wire_rden_decode_b_eq;
	wire  [31:0]   wire_mux6_result;
	wire  [31:0]   wire_mux7_result;
	wire  [0:0]   wire_ram_block3a_0portadataout;
	wire  [0:0]   wire_ram_block3a_1portadataout;
	wire  [0:0]   wire_ram_block3a_2portadataout;
	wire  [0:0]   wire_ram_block3a_3portadataout;
	wire  [0:0]   wire_ram_block3a_4portadataout;
	wire  [0:0]   wire_ram_block3a_5portadataout;
	wire  [0:0]   wire_ram_block3a_6portadataout;
	wire  [0:0]   wire_ram_block3a_7portadataout;
	wire  [0:0]   wire_ram_block3a_8portadataout;
	wire  [0:0]   wire_ram_block3a_9portadataout;
	wire  [0:0]   wire_ram_block3a_10portadataout;
	wire  [0:0]   wire_ram_block3a_11portadataout;
	wire  [0:0]   wire_ram_block3a_12portadataout;
	wire  [0:0]   wire_ram_block3a_13portadataout;
	wire  [0:0]   wire_ram_block3a_14portadataout;
	wire  [0:0]   wire_ram_block3a_15portadataout;
	wire  [0:0]   wire_ram_block3a_16portadataout;
	wire  [0:0]   wire_ram_block3a_17portadataout;
	wire  [0:0]   wire_ram_block3a_18portadataout;
	wire  [0:0]   wire_ram_block3a_19portadataout;
	wire  [0:0]   wire_ram_block3a_20portadataout;
	wire  [0:0]   wire_ram_block3a_21portadataout;
	wire  [0:0]   wire_ram_block3a_22portadataout;
	wire  [0:0]   wire_ram_block3a_23portadataout;
	wire  [0:0]   wire_ram_block3a_24portadataout;
	wire  [0:0]   wire_ram_block3a_25portadataout;
	wire  [0:0]   wire_ram_block3a_26portadataout;
	wire  [0:0]   wire_ram_block3a_27portadataout;
	wire  [0:0]   wire_ram_block3a_28portadataout;
	wire  [0:0]   wire_ram_block3a_29portadataout;
	wire  [0:0]   wire_ram_block3a_30portadataout;
	wire  [0:0]   wire_ram_block3a_31portadataout;
	wire  [0:0]   wire_ram_block3a_32portadataout;
	wire  [0:0]   wire_ram_block3a_33portadataout;
	wire  [0:0]   wire_ram_block3a_34portadataout;
	wire  [0:0]   wire_ram_block3a_35portadataout;
	wire  [0:0]   wire_ram_block3a_36portadataout;
	wire  [0:0]   wire_ram_block3a_37portadataout;
	wire  [0:0]   wire_ram_block3a_38portadataout;
	wire  [0:0]   wire_ram_block3a_39portadataout;
	wire  [0:0]   wire_ram_block3a_40portadataout;
	wire  [0:0]   wire_ram_block3a_41portadataout;
	wire  [0:0]   wire_ram_block3a_42portadataout;
	wire  [0:0]   wire_ram_block3a_43portadataout;
	wire  [0:0]   wire_ram_block3a_44portadataout;
	wire  [0:0]   wire_ram_block3a_45portadataout;
	wire  [0:0]   wire_ram_block3a_46portadataout;
	wire  [0:0]   wire_ram_block3a_47portadataout;
	wire  [0:0]   wire_ram_block3a_48portadataout;
	wire  [0:0]   wire_ram_block3a_49portadataout;
	wire  [0:0]   wire_ram_block3a_50portadataout;
	wire  [0:0]   wire_ram_block3a_51portadataout;
	wire  [0:0]   wire_ram_block3a_52portadataout;
	wire  [0:0]   wire_ram_block3a_53portadataout;
	wire  [0:0]   wire_ram_block3a_54portadataout;
	wire  [0:0]   wire_ram_block3a_55portadataout;
	wire  [0:0]   wire_ram_block3a_56portadataout;
	wire  [0:0]   wire_ram_block3a_57portadataout;
	wire  [0:0]   wire_ram_block3a_58portadataout;
	wire  [0:0]   wire_ram_block3a_59portadataout;
	wire  [0:0]   wire_ram_block3a_60portadataout;
	wire  [0:0]   wire_ram_block3a_61portadataout;
	wire  [0:0]   wire_ram_block3a_62portadataout;
	wire  [0:0]   wire_ram_block3a_63portadataout;
	wire  [0:0]   wire_ram_block3a_64portadataout;
	wire  [0:0]   wire_ram_block3a_65portadataout;
	wire  [0:0]   wire_ram_block3a_66portadataout;
	wire  [0:0]   wire_ram_block3a_67portadataout;
	wire  [0:0]   wire_ram_block3a_68portadataout;
	wire  [0:0]   wire_ram_block3a_69portadataout;
	wire  [0:0]   wire_ram_block3a_70portadataout;
	wire  [0:0]   wire_ram_block3a_71portadataout;
	wire  [0:0]   wire_ram_block3a_72portadataout;
	wire  [0:0]   wire_ram_block3a_73portadataout;
	wire  [0:0]   wire_ram_block3a_74portadataout;
	wire  [0:0]   wire_ram_block3a_75portadataout;
	wire  [0:0]   wire_ram_block3a_76portadataout;
	wire  [0:0]   wire_ram_block3a_77portadataout;
	wire  [0:0]   wire_ram_block3a_78portadataout;
	wire  [0:0]   wire_ram_block3a_79portadataout;
	wire  [0:0]   wire_ram_block3a_80portadataout;
	wire  [0:0]   wire_ram_block3a_81portadataout;
	wire  [0:0]   wire_ram_block3a_82portadataout;
	wire  [0:0]   wire_ram_block3a_83portadataout;
	wire  [0:0]   wire_ram_block3a_84portadataout;
	wire  [0:0]   wire_ram_block3a_85portadataout;
	wire  [0:0]   wire_ram_block3a_86portadataout;
	wire  [0:0]   wire_ram_block3a_87portadataout;
	wire  [0:0]   wire_ram_block3a_88portadataout;
	wire  [0:0]   wire_ram_block3a_89portadataout;
	wire  [0:0]   wire_ram_block3a_90portadataout;
	wire  [0:0]   wire_ram_block3a_91portadataout;
	wire  [0:0]   wire_ram_block3a_92portadataout;
	wire  [0:0]   wire_ram_block3a_93portadataout;
	wire  [0:0]   wire_ram_block3a_94portadataout;
	wire  [0:0]   wire_ram_block3a_95portadataout;
	wire  [0:0]   wire_ram_block3a_96portadataout;
	wire  [0:0]   wire_ram_block3a_97portadataout;
	wire  [0:0]   wire_ram_block3a_98portadataout;
	wire  [0:0]   wire_ram_block3a_99portadataout;
	wire  [0:0]   wire_ram_block3a_100portadataout;
	wire  [0:0]   wire_ram_block3a_101portadataout;
	wire  [0:0]   wire_ram_block3a_102portadataout;
	wire  [0:0]   wire_ram_block3a_103portadataout;
	wire  [0:0]   wire_ram_block3a_104portadataout;
	wire  [0:0]   wire_ram_block3a_105portadataout;
	wire  [0:0]   wire_ram_block3a_106portadataout;
	wire  [0:0]   wire_ram_block3a_107portadataout;
	wire  [0:0]   wire_ram_block3a_108portadataout;
	wire  [0:0]   wire_ram_block3a_109portadataout;
	wire  [0:0]   wire_ram_block3a_110portadataout;
	wire  [0:0]   wire_ram_block3a_111portadataout;
	wire  [0:0]   wire_ram_block3a_112portadataout;
	wire  [0:0]   wire_ram_block3a_113portadataout;
	wire  [0:0]   wire_ram_block3a_114portadataout;
	wire  [0:0]   wire_ram_block3a_115portadataout;
	wire  [0:0]   wire_ram_block3a_116portadataout;
	wire  [0:0]   wire_ram_block3a_117portadataout;
	wire  [0:0]   wire_ram_block3a_118portadataout;
	wire  [0:0]   wire_ram_block3a_119portadataout;
	wire  [0:0]   wire_ram_block3a_120portadataout;
	wire  [0:0]   wire_ram_block3a_121portadataout;
	wire  [0:0]   wire_ram_block3a_122portadataout;
	wire  [0:0]   wire_ram_block3a_123portadataout;
	wire  [0:0]   wire_ram_block3a_124portadataout;
	wire  [0:0]   wire_ram_block3a_125portadataout;
	wire  [0:0]   wire_ram_block3a_126portadataout;
	wire  [0:0]   wire_ram_block3a_127portadataout;
	wire  [0:0]   wire_ram_block3a_0portbdataout;
	wire  [0:0]   wire_ram_block3a_1portbdataout;
	wire  [0:0]   wire_ram_block3a_2portbdataout;
	wire  [0:0]   wire_ram_block3a_3portbdataout;
	wire  [0:0]   wire_ram_block3a_4portbdataout;
	wire  [0:0]   wire_ram_block3a_5portbdataout;
	wire  [0:0]   wire_ram_block3a_6portbdataout;
	wire  [0:0]   wire_ram_block3a_7portbdataout;
	wire  [0:0]   wire_ram_block3a_8portbdataout;
	wire  [0:0]   wire_ram_block3a_9portbdataout;
	wire  [0:0]   wire_ram_block3a_10portbdataout;
	wire  [0:0]   wire_ram_block3a_11portbdataout;
	wire  [0:0]   wire_ram_block3a_12portbdataout;
	wire  [0:0]   wire_ram_block3a_13portbdataout;
	wire  [0:0]   wire_ram_block3a_14portbdataout;
	wire  [0:0]   wire_ram_block3a_15portbdataout;
	wire  [0:0]   wire_ram_block3a_16portbdataout;
	wire  [0:0]   wire_ram_block3a_17portbdataout;
	wire  [0:0]   wire_ram_block3a_18portbdataout;
	wire  [0:0]   wire_ram_block3a_19portbdataout;
	wire  [0:0]   wire_ram_block3a_20portbdataout;
	wire  [0:0]   wire_ram_block3a_21portbdataout;
	wire  [0:0]   wire_ram_block3a_22portbdataout;
	wire  [0:0]   wire_ram_block3a_23portbdataout;
	wire  [0:0]   wire_ram_block3a_24portbdataout;
	wire  [0:0]   wire_ram_block3a_25portbdataout;
	wire  [0:0]   wire_ram_block3a_26portbdataout;
	wire  [0:0]   wire_ram_block3a_27portbdataout;
	wire  [0:0]   wire_ram_block3a_28portbdataout;
	wire  [0:0]   wire_ram_block3a_29portbdataout;
	wire  [0:0]   wire_ram_block3a_30portbdataout;
	wire  [0:0]   wire_ram_block3a_31portbdataout;
	wire  [0:0]   wire_ram_block3a_32portbdataout;
	wire  [0:0]   wire_ram_block3a_33portbdataout;
	wire  [0:0]   wire_ram_block3a_34portbdataout;
	wire  [0:0]   wire_ram_block3a_35portbdataout;
	wire  [0:0]   wire_ram_block3a_36portbdataout;
	wire  [0:0]   wire_ram_block3a_37portbdataout;
	wire  [0:0]   wire_ram_block3a_38portbdataout;
	wire  [0:0]   wire_ram_block3a_39portbdataout;
	wire  [0:0]   wire_ram_block3a_40portbdataout;
	wire  [0:0]   wire_ram_block3a_41portbdataout;
	wire  [0:0]   wire_ram_block3a_42portbdataout;
	wire  [0:0]   wire_ram_block3a_43portbdataout;
	wire  [0:0]   wire_ram_block3a_44portbdataout;
	wire  [0:0]   wire_ram_block3a_45portbdataout;
	wire  [0:0]   wire_ram_block3a_46portbdataout;
	wire  [0:0]   wire_ram_block3a_47portbdataout;
	wire  [0:0]   wire_ram_block3a_48portbdataout;
	wire  [0:0]   wire_ram_block3a_49portbdataout;
	wire  [0:0]   wire_ram_block3a_50portbdataout;
	wire  [0:0]   wire_ram_block3a_51portbdataout;
	wire  [0:0]   wire_ram_block3a_52portbdataout;
	wire  [0:0]   wire_ram_block3a_53portbdataout;
	wire  [0:0]   wire_ram_block3a_54portbdataout;
	wire  [0:0]   wire_ram_block3a_55portbdataout;
	wire  [0:0]   wire_ram_block3a_56portbdataout;
	wire  [0:0]   wire_ram_block3a_57portbdataout;
	wire  [0:0]   wire_ram_block3a_58portbdataout;
	wire  [0:0]   wire_ram_block3a_59portbdataout;
	wire  [0:0]   wire_ram_block3a_60portbdataout;
	wire  [0:0]   wire_ram_block3a_61portbdataout;
	wire  [0:0]   wire_ram_block3a_62portbdataout;
	wire  [0:0]   wire_ram_block3a_63portbdataout;
	wire  [0:0]   wire_ram_block3a_64portbdataout;
	wire  [0:0]   wire_ram_block3a_65portbdataout;
	wire  [0:0]   wire_ram_block3a_66portbdataout;
	wire  [0:0]   wire_ram_block3a_67portbdataout;
	wire  [0:0]   wire_ram_block3a_68portbdataout;
	wire  [0:0]   wire_ram_block3a_69portbdataout;
	wire  [0:0]   wire_ram_block3a_70portbdataout;
	wire  [0:0]   wire_ram_block3a_71portbdataout;
	wire  [0:0]   wire_ram_block3a_72portbdataout;
	wire  [0:0]   wire_ram_block3a_73portbdataout;
	wire  [0:0]   wire_ram_block3a_74portbdataout;
	wire  [0:0]   wire_ram_block3a_75portbdataout;
	wire  [0:0]   wire_ram_block3a_76portbdataout;
	wire  [0:0]   wire_ram_block3a_77portbdataout;
	wire  [0:0]   wire_ram_block3a_78portbdataout;
	wire  [0:0]   wire_ram_block3a_79portbdataout;
	wire  [0:0]   wire_ram_block3a_80portbdataout;
	wire  [0:0]   wire_ram_block3a_81portbdataout;
	wire  [0:0]   wire_ram_block3a_82portbdataout;
	wire  [0:0]   wire_ram_block3a_83portbdataout;
	wire  [0:0]   wire_ram_block3a_84portbdataout;
	wire  [0:0]   wire_ram_block3a_85portbdataout;
	wire  [0:0]   wire_ram_block3a_86portbdataout;
	wire  [0:0]   wire_ram_block3a_87portbdataout;
	wire  [0:0]   wire_ram_block3a_88portbdataout;
	wire  [0:0]   wire_ram_block3a_89portbdataout;
	wire  [0:0]   wire_ram_block3a_90portbdataout;
	wire  [0:0]   wire_ram_block3a_91portbdataout;
	wire  [0:0]   wire_ram_block3a_92portbdataout;
	wire  [0:0]   wire_ram_block3a_93portbdataout;
	wire  [0:0]   wire_ram_block3a_94portbdataout;
	wire  [0:0]   wire_ram_block3a_95portbdataout;
	wire  [0:0]   wire_ram_block3a_96portbdataout;
	wire  [0:0]   wire_ram_block3a_97portbdataout;
	wire  [0:0]   wire_ram_block3a_98portbdataout;
	wire  [0:0]   wire_ram_block3a_99portbdataout;
	wire  [0:0]   wire_ram_block3a_100portbdataout;
	wire  [0:0]   wire_ram_block3a_101portbdataout;
	wire  [0:0]   wire_ram_block3a_102portbdataout;
	wire  [0:0]   wire_ram_block3a_103portbdataout;
	wire  [0:0]   wire_ram_block3a_104portbdataout;
	wire  [0:0]   wire_ram_block3a_105portbdataout;
	wire  [0:0]   wire_ram_block3a_106portbdataout;
	wire  [0:0]   wire_ram_block3a_107portbdataout;
	wire  [0:0]   wire_ram_block3a_108portbdataout;
	wire  [0:0]   wire_ram_block3a_109portbdataout;
	wire  [0:0]   wire_ram_block3a_110portbdataout;
	wire  [0:0]   wire_ram_block3a_111portbdataout;
	wire  [0:0]   wire_ram_block3a_112portbdataout;
	wire  [0:0]   wire_ram_block3a_113portbdataout;
	wire  [0:0]   wire_ram_block3a_114portbdataout;
	wire  [0:0]   wire_ram_block3a_115portbdataout;
	wire  [0:0]   wire_ram_block3a_116portbdataout;
	wire  [0:0]   wire_ram_block3a_117portbdataout;
	wire  [0:0]   wire_ram_block3a_118portbdataout;
	wire  [0:0]   wire_ram_block3a_119portbdataout;
	wire  [0:0]   wire_ram_block3a_120portbdataout;
	wire  [0:0]   wire_ram_block3a_121portbdataout;
	wire  [0:0]   wire_ram_block3a_122portbdataout;
	wire  [0:0]   wire_ram_block3a_123portbdataout;
	wire  [0:0]   wire_ram_block3a_124portbdataout;
	wire  [0:0]   wire_ram_block3a_125portbdataout;
	wire  [0:0]   wire_ram_block3a_126portbdataout;
	wire  [0:0]   wire_ram_block3a_127portbdataout;
	wire  [1:0]  address_a_sel;
	wire  [14:0]  address_a_wire;
	wire  [1:0]  address_b_sel;
	wire  [14:0]  address_b_wire;
	wire  [1:0]  w_addr_val_b4w;
	wire  [1:0]  w_addr_val_b8w;
	wire  [1:0]  wren_decode_addr_sel_a;
	wire  [1:0]  wren_decode_addr_sel_b;

	// synopsys translate_off
	initial
		address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  address_reg_a <= address_a_sel;
	// synopsys translate_off
	initial
		address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		  address_reg_b <= address_b_sel;
	// synopsys translate_off
	initial
		out_address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  out_address_reg_a <= address_reg_a;
	data_memory_decode   decode4
	( 
	.data(address_a_wire[14:13]),
	.enable(wren_a),
	.eq(wire_decode4_eq));
	data_memory_decode   decode5
	( 
	.data(w_addr_val_b4w),
	.enable(wren_b),
	.eq(wire_decode5_eq));
	data_memory_decode1   rden_decode_a
	( 
	.data(wren_decode_addr_sel_a),
	.eq(wire_rden_decode_a_eq));
	data_memory_decode1   rden_decode_b
	( 
	.data(w_addr_val_b8w),
	.eq(wire_rden_decode_b_eq));
	data_memory_mux   mux6
	( 
	.data({wire_ram_block3a_127portadataout[0], wire_ram_block3a_126portadataout[0], wire_ram_block3a_125portadataout[0], wire_ram_block3a_124portadataout[0], wire_ram_block3a_123portadataout[0], wire_ram_block3a_122portadataout[0], wire_ram_block3a_121portadataout[0], wire_ram_block3a_120portadataout[0], wire_ram_block3a_119portadataout[0], wire_ram_block3a_118portadataout[0], wire_ram_block3a_117portadataout[0], wire_ram_block3a_116portadataout[0], wire_ram_block3a_115portadataout[0], wire_ram_block3a_114portadataout[0], wire_ram_block3a_113portadataout[0], wire_ram_block3a_112portadataout[0], wire_ram_block3a_111portadataout[0], wire_ram_block3a_110portadataout[0], wire_ram_block3a_109portadataout[0], wire_ram_block3a_108portadataout[0], wire_ram_block3a_107portadataout[0], wire_ram_block3a_106portadataout[0], wire_ram_block3a_105portadataout[0], wire_ram_block3a_104portadataout[0], wire_ram_block3a_103portadataout[0], wire_ram_block3a_102portadataout[0], wire_ram_block3a_101portadataout[0], wire_ram_block3a_100portadataout[0], wire_ram_block3a_99portadataout[0], wire_ram_block3a_98portadataout[0], wire_ram_block3a_97portadataout[0], wire_ram_block3a_96portadataout[0], wire_ram_block3a_95portadataout[0], wire_ram_block3a_94portadataout[0], wire_ram_block3a_93portadataout[0], wire_ram_block3a_92portadataout[0], wire_ram_block3a_91portadataout[0], wire_ram_block3a_90portadataout[0], wire_ram_block3a_89portadataout[0], wire_ram_block3a_88portadataout[0], wire_ram_block3a_87portadataout[0], wire_ram_block3a_86portadataout[0], wire_ram_block3a_85portadataout[0], wire_ram_block3a_84portadataout[0], wire_ram_block3a_83portadataout[0], wire_ram_block3a_82portadataout[0], wire_ram_block3a_81portadataout[0], wire_ram_block3a_80portadataout[0], wire_ram_block3a_79portadataout[0], wire_ram_block3a_78portadataout[0], wire_ram_block3a_77portadataout[0], wire_ram_block3a_76portadataout[0], wire_ram_block3a_75portadataout[0], wire_ram_block3a_74portadataout[0], wire_ram_block3a_73portadataout[0], wire_ram_block3a_72portadataout[0]
, wire_ram_block3a_71portadataout[0], wire_ram_block3a_70portadataout[0], wire_ram_block3a_69portadataout[0], wire_ram_block3a_68portadataout[0], wire_ram_block3a_67portadataout[0], wire_ram_block3a_66portadataout[0], wire_ram_block3a_65portadataout[0], wire_ram_block3a_64portadataout[0], wire_ram_block3a_63portadataout[0], wire_ram_block3a_62portadataout[0], wire_ram_block3a_61portadataout[0], wire_ram_block3a_60portadataout[0], wire_ram_block3a_59portadataout[0], wire_ram_block3a_58portadataout[0], wire_ram_block3a_57portadataout[0], wire_ram_block3a_56portadataout[0], wire_ram_block3a_55portadataout[0], wire_ram_block3a_54portadataout[0], wire_ram_block3a_53portadataout[0], wire_ram_block3a_52portadataout[0], wire_ram_block3a_51portadataout[0], wire_ram_block3a_50portadataout[0], wire_ram_block3a_49portadataout[0], wire_ram_block3a_48portadataout[0], wire_ram_block3a_47portadataout[0], wire_ram_block3a_46portadataout[0], wire_ram_block3a_45portadataout[0], wire_ram_block3a_44portadataout[0], wire_ram_block3a_43portadataout[0], wire_ram_block3a_42portadataout[0], wire_ram_block3a_41portadataout[0], wire_ram_block3a_40portadataout[0], wire_ram_block3a_39portadataout[0], wire_ram_block3a_38portadataout[0], wire_ram_block3a_37portadataout[0], wire_ram_block3a_36portadataout[0], wire_ram_block3a_35portadataout[0], wire_ram_block3a_34portadataout[0], wire_ram_block3a_33portadataout[0], wire_ram_block3a_32portadataout[0], wire_ram_block3a_31portadataout[0], wire_ram_block3a_30portadataout[0], wire_ram_block3a_29portadataout[0], wire_ram_block3a_28portadataout[0], wire_ram_block3a_27portadataout[0], wire_ram_block3a_26portadataout[0], wire_ram_block3a_25portadataout[0], wire_ram_block3a_24portadataout[0], wire_ram_block3a_23portadataout[0], wire_ram_block3a_22portadataout[0], wire_ram_block3a_21portadataout[0], wire_ram_block3a_20portadataout[0], wire_ram_block3a_19portadataout[0], wire_ram_block3a_18portadataout[0], wire_ram_block3a_17portadataout[0], wire_ram_block3a_16portadataout[0], wire_ram_block3a_15portadataout[0]
, wire_ram_block3a_14portadataout[0], wire_ram_block3a_13portadataout[0], wire_ram_block3a_12portadataout[0], wire_ram_block3a_11portadataout[0], wire_ram_block3a_10portadataout[0], wire_ram_block3a_9portadataout[0], wire_ram_block3a_8portadataout[0], wire_ram_block3a_7portadataout[0], wire_ram_block3a_6portadataout[0], wire_ram_block3a_5portadataout[0], wire_ram_block3a_4portadataout[0], wire_ram_block3a_3portadataout[0], wire_ram_block3a_2portadataout[0], wire_ram_block3a_1portadataout[0], wire_ram_block3a_0portadataout[0]}),
	.result(wire_mux6_result),
	.sel(out_address_reg_a));
	data_memory_mux   mux7
	( 
	.data({wire_ram_block3a_127portbdataout[0], wire_ram_block3a_126portbdataout[0], wire_ram_block3a_125portbdataout[0], wire_ram_block3a_124portbdataout[0], wire_ram_block3a_123portbdataout[0], wire_ram_block3a_122portbdataout[0], wire_ram_block3a_121portbdataout[0], wire_ram_block3a_120portbdataout[0], wire_ram_block3a_119portbdataout[0], wire_ram_block3a_118portbdataout[0], wire_ram_block3a_117portbdataout[0], wire_ram_block3a_116portbdataout[0], wire_ram_block3a_115portbdataout[0], wire_ram_block3a_114portbdataout[0], wire_ram_block3a_113portbdataout[0], wire_ram_block3a_112portbdataout[0], wire_ram_block3a_111portbdataout[0], wire_ram_block3a_110portbdataout[0], wire_ram_block3a_109portbdataout[0], wire_ram_block3a_108portbdataout[0], wire_ram_block3a_107portbdataout[0], wire_ram_block3a_106portbdataout[0], wire_ram_block3a_105portbdataout[0], wire_ram_block3a_104portbdataout[0], wire_ram_block3a_103portbdataout[0], wire_ram_block3a_102portbdataout[0], wire_ram_block3a_101portbdataout[0], wire_ram_block3a_100portbdataout[0], wire_ram_block3a_99portbdataout[0], wire_ram_block3a_98portbdataout[0], wire_ram_block3a_97portbdataout[0], wire_ram_block3a_96portbdataout[0], wire_ram_block3a_95portbdataout[0], wire_ram_block3a_94portbdataout[0], wire_ram_block3a_93portbdataout[0], wire_ram_block3a_92portbdataout[0], wire_ram_block3a_91portbdataout[0], wire_ram_block3a_90portbdataout[0], wire_ram_block3a_89portbdataout[0], wire_ram_block3a_88portbdataout[0], wire_ram_block3a_87portbdataout[0], wire_ram_block3a_86portbdataout[0], wire_ram_block3a_85portbdataout[0], wire_ram_block3a_84portbdataout[0], wire_ram_block3a_83portbdataout[0], wire_ram_block3a_82portbdataout[0], wire_ram_block3a_81portbdataout[0], wire_ram_block3a_80portbdataout[0], wire_ram_block3a_79portbdataout[0], wire_ram_block3a_78portbdataout[0], wire_ram_block3a_77portbdataout[0], wire_ram_block3a_76portbdataout[0], wire_ram_block3a_75portbdataout[0], wire_ram_block3a_74portbdataout[0], wire_ram_block3a_73portbdataout[0], wire_ram_block3a_72portbdataout[0]
, wire_ram_block3a_71portbdataout[0], wire_ram_block3a_70portbdataout[0], wire_ram_block3a_69portbdataout[0], wire_ram_block3a_68portbdataout[0], wire_ram_block3a_67portbdataout[0], wire_ram_block3a_66portbdataout[0], wire_ram_block3a_65portbdataout[0], wire_ram_block3a_64portbdataout[0], wire_ram_block3a_63portbdataout[0], wire_ram_block3a_62portbdataout[0], wire_ram_block3a_61portbdataout[0], wire_ram_block3a_60portbdataout[0], wire_ram_block3a_59portbdataout[0], wire_ram_block3a_58portbdataout[0], wire_ram_block3a_57portbdataout[0], wire_ram_block3a_56portbdataout[0], wire_ram_block3a_55portbdataout[0], wire_ram_block3a_54portbdataout[0], wire_ram_block3a_53portbdataout[0], wire_ram_block3a_52portbdataout[0], wire_ram_block3a_51portbdataout[0], wire_ram_block3a_50portbdataout[0], wire_ram_block3a_49portbdataout[0], wire_ram_block3a_48portbdataout[0], wire_ram_block3a_47portbdataout[0], wire_ram_block3a_46portbdataout[0], wire_ram_block3a_45portbdataout[0], wire_ram_block3a_44portbdataout[0], wire_ram_block3a_43portbdataout[0], wire_ram_block3a_42portbdataout[0], wire_ram_block3a_41portbdataout[0], wire_ram_block3a_40portbdataout[0], wire_ram_block3a_39portbdataout[0], wire_ram_block3a_38portbdataout[0], wire_ram_block3a_37portbdataout[0], wire_ram_block3a_36portbdataout[0], wire_ram_block3a_35portbdataout[0], wire_ram_block3a_34portbdataout[0], wire_ram_block3a_33portbdataout[0], wire_ram_block3a_32portbdataout[0], wire_ram_block3a_31portbdataout[0], wire_ram_block3a_30portbdataout[0], wire_ram_block3a_29portbdataout[0], wire_ram_block3a_28portbdataout[0], wire_ram_block3a_27portbdataout[0], wire_ram_block3a_26portbdataout[0], wire_ram_block3a_25portbdataout[0], wire_ram_block3a_24portbdataout[0], wire_ram_block3a_23portbdataout[0], wire_ram_block3a_22portbdataout[0], wire_ram_block3a_21portbdataout[0], wire_ram_block3a_20portbdataout[0], wire_ram_block3a_19portbdataout[0], wire_ram_block3a_18portbdataout[0], wire_ram_block3a_17portbdataout[0], wire_ram_block3a_16portbdataout[0], wire_ram_block3a_15portbdataout[0]
, wire_ram_block3a_14portbdataout[0], wire_ram_block3a_13portbdataout[0], wire_ram_block3a_12portbdataout[0], wire_ram_block3a_11portbdataout[0], wire_ram_block3a_10portbdataout[0], wire_ram_block3a_9portbdataout[0], wire_ram_block3a_8portbdataout[0], wire_ram_block3a_7portbdataout[0], wire_ram_block3a_6portbdataout[0], wire_ram_block3a_5portbdataout[0], wire_ram_block3a_4portbdataout[0], wire_ram_block3a_3portbdataout[0], wire_ram_block3a_2portbdataout[0], wire_ram_block3a_1portbdataout[0], wire_ram_block3a_0portbdataout[0]}),
	.result(wire_mux7_result),
	.sel(address_reg_b));
	cycloneive_ram_block   ram_block3a_0
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block3a_0portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block3a_0portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_0.clk0_core_clock_enable = "ena0",
		ram_block3a_0.clk0_input_clock_enable = "none",
		ram_block3a_0.clk0_output_clock_enable = "none",
		ram_block3a_0.clk1_core_clock_enable = "ena1",
		ram_block3a_0.clk1_input_clock_enable = "none",
		ram_block3a_0.connectivity_checking = "OFF",
		ram_block3a_0.init_file = "../../src/core/default_data.mif",
		ram_block3a_0.init_file_layout = "port_a",
		ram_block3a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_0.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B86400000000000000000000000000000000000352880080AA2800C000000002000000000000000000000000000000000000000DCC1,
		ram_block3a_0.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_0.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_0.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_0.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_0.operation_mode = "bidir_dual_port",
		ram_block3a_0.port_a_address_width = 13,
		ram_block3a_0.port_a_byte_enable_mask_width = 1,
		ram_block3a_0.port_a_byte_size = 1,
		ram_block3a_0.port_a_data_out_clear = "none",
		ram_block3a_0.port_a_data_out_clock = "clock0",
		ram_block3a_0.port_a_data_width = 1,
		ram_block3a_0.port_a_first_address = 0,
		ram_block3a_0.port_a_first_bit_number = 0,
		ram_block3a_0.port_a_last_address = 8191,
		ram_block3a_0.port_a_logical_ram_depth = 32768,
		ram_block3a_0.port_a_logical_ram_width = 32,
		ram_block3a_0.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_0.port_b_address_clock = "clock1",
		ram_block3a_0.port_b_address_width = 13,
		ram_block3a_0.port_b_data_in_clock = "clock1",
		ram_block3a_0.port_b_data_out_clear = "none",
		ram_block3a_0.port_b_data_width = 1,
		ram_block3a_0.port_b_first_address = 0,
		ram_block3a_0.port_b_first_bit_number = 0,
		ram_block3a_0.port_b_last_address = 8191,
		ram_block3a_0.port_b_logical_ram_depth = 32768,
		ram_block3a_0.port_b_logical_ram_width = 32,
		ram_block3a_0.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_0.port_b_read_enable_clock = "clock1",
		ram_block3a_0.port_b_write_enable_clock = "clock1",
		ram_block3a_0.ram_block_type = "AUTO",
		ram_block3a_0.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_1
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block3a_1portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block3a_1portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_1.clk0_core_clock_enable = "ena0",
		ram_block3a_1.clk0_input_clock_enable = "none",
		ram_block3a_1.clk0_output_clock_enable = "none",
		ram_block3a_1.clk1_core_clock_enable = "ena1",
		ram_block3a_1.clk1_input_clock_enable = "none",
		ram_block3a_1.connectivity_checking = "OFF",
		ram_block3a_1.init_file = "../../src/core/default_data.mif",
		ram_block3a_1.init_file_layout = "port_a",
		ram_block3a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_1.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000148A40000000000000000000000000000000000076D900A80A20000800020000000000000001000030000000200000010000820055DA,
		ram_block3a_1.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_1.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_1.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_1.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_1.operation_mode = "bidir_dual_port",
		ram_block3a_1.port_a_address_width = 13,
		ram_block3a_1.port_a_byte_enable_mask_width = 1,
		ram_block3a_1.port_a_byte_size = 1,
		ram_block3a_1.port_a_data_out_clear = "none",
		ram_block3a_1.port_a_data_out_clock = "clock0",
		ram_block3a_1.port_a_data_width = 1,
		ram_block3a_1.port_a_first_address = 0,
		ram_block3a_1.port_a_first_bit_number = 1,
		ram_block3a_1.port_a_last_address = 8191,
		ram_block3a_1.port_a_logical_ram_depth = 32768,
		ram_block3a_1.port_a_logical_ram_width = 32,
		ram_block3a_1.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_1.port_b_address_clock = "clock1",
		ram_block3a_1.port_b_address_width = 13,
		ram_block3a_1.port_b_data_in_clock = "clock1",
		ram_block3a_1.port_b_data_out_clear = "none",
		ram_block3a_1.port_b_data_width = 1,
		ram_block3a_1.port_b_first_address = 0,
		ram_block3a_1.port_b_first_bit_number = 1,
		ram_block3a_1.port_b_last_address = 8191,
		ram_block3a_1.port_b_logical_ram_depth = 32768,
		ram_block3a_1.port_b_logical_ram_width = 32,
		ram_block3a_1.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_1.port_b_read_enable_clock = "clock1",
		ram_block3a_1.port_b_write_enable_clock = "clock1",
		ram_block3a_1.ram_block_type = "AUTO",
		ram_block3a_1.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_2
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block3a_2portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block3a_2portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_2.clk0_core_clock_enable = "ena0",
		ram_block3a_2.clk0_input_clock_enable = "none",
		ram_block3a_2.clk0_output_clock_enable = "none",
		ram_block3a_2.clk1_core_clock_enable = "ena1",
		ram_block3a_2.clk1_input_clock_enable = "none",
		ram_block3a_2.connectivity_checking = "OFF",
		ram_block3a_2.init_file = "../../src/core/default_data.mif",
		ram_block3a_2.init_file_layout = "port_a",
		ram_block3a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_2.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140F10000000000000000000000000000000000031B0002802AA000A8120800A800A20A000567622C14E58A82429B2080080AA0058A1,
		ram_block3a_2.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_2.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_2.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_2.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_2.operation_mode = "bidir_dual_port",
		ram_block3a_2.port_a_address_width = 13,
		ram_block3a_2.port_a_byte_enable_mask_width = 1,
		ram_block3a_2.port_a_byte_size = 1,
		ram_block3a_2.port_a_data_out_clear = "none",
		ram_block3a_2.port_a_data_out_clock = "clock0",
		ram_block3a_2.port_a_data_width = 1,
		ram_block3a_2.port_a_first_address = 0,
		ram_block3a_2.port_a_first_bit_number = 2,
		ram_block3a_2.port_a_last_address = 8191,
		ram_block3a_2.port_a_logical_ram_depth = 32768,
		ram_block3a_2.port_a_logical_ram_width = 32,
		ram_block3a_2.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_2.port_b_address_clock = "clock1",
		ram_block3a_2.port_b_address_width = 13,
		ram_block3a_2.port_b_data_in_clock = "clock1",
		ram_block3a_2.port_b_data_out_clear = "none",
		ram_block3a_2.port_b_data_width = 1,
		ram_block3a_2.port_b_first_address = 0,
		ram_block3a_2.port_b_first_bit_number = 2,
		ram_block3a_2.port_b_last_address = 8191,
		ram_block3a_2.port_b_logical_ram_depth = 32768,
		ram_block3a_2.port_b_logical_ram_width = 32,
		ram_block3a_2.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_2.port_b_read_enable_clock = "clock1",
		ram_block3a_2.port_b_write_enable_clock = "clock1",
		ram_block3a_2.ram_block_type = "AUTO",
		ram_block3a_2.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_3
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block3a_3portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block3a_3portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_3.clk0_core_clock_enable = "ena0",
		ram_block3a_3.clk0_input_clock_enable = "none",
		ram_block3a_3.clk0_output_clock_enable = "none",
		ram_block3a_3.clk1_core_clock_enable = "ena1",
		ram_block3a_3.clk1_input_clock_enable = "none",
		ram_block3a_3.connectivity_checking = "OFF",
		ram_block3a_3.init_file = "../../src/core/default_data.mif",
		ram_block3a_3.init_file_layout = "port_a",
		ram_block3a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_3.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F8E2000000000000000000000000000000000003F8500800A00002BA18022202C006C003948855582D1555DA2955D4408246340D882,
		ram_block3a_3.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_3.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_3.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_3.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_3.operation_mode = "bidir_dual_port",
		ram_block3a_3.port_a_address_width = 13,
		ram_block3a_3.port_a_byte_enable_mask_width = 1,
		ram_block3a_3.port_a_byte_size = 1,
		ram_block3a_3.port_a_data_out_clear = "none",
		ram_block3a_3.port_a_data_out_clock = "clock0",
		ram_block3a_3.port_a_data_width = 1,
		ram_block3a_3.port_a_first_address = 0,
		ram_block3a_3.port_a_first_bit_number = 3,
		ram_block3a_3.port_a_last_address = 8191,
		ram_block3a_3.port_a_logical_ram_depth = 32768,
		ram_block3a_3.port_a_logical_ram_width = 32,
		ram_block3a_3.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_3.port_b_address_clock = "clock1",
		ram_block3a_3.port_b_address_width = 13,
		ram_block3a_3.port_b_data_in_clock = "clock1",
		ram_block3a_3.port_b_data_out_clear = "none",
		ram_block3a_3.port_b_data_width = 1,
		ram_block3a_3.port_b_first_address = 0,
		ram_block3a_3.port_b_first_bit_number = 3,
		ram_block3a_3.port_b_last_address = 8191,
		ram_block3a_3.port_b_logical_ram_depth = 32768,
		ram_block3a_3.port_b_logical_ram_width = 32,
		ram_block3a_3.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_3.port_b_read_enable_clock = "clock1",
		ram_block3a_3.port_b_write_enable_clock = "clock1",
		ram_block3a_3.ram_block_type = "AUTO",
		ram_block3a_3.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_4
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block3a_4portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block3a_4portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_4.clk0_core_clock_enable = "ena0",
		ram_block3a_4.clk0_input_clock_enable = "none",
		ram_block3a_4.clk0_output_clock_enable = "none",
		ram_block3a_4.clk1_core_clock_enable = "ena1",
		ram_block3a_4.clk1_input_clock_enable = "none",
		ram_block3a_4.connectivity_checking = "OFF",
		ram_block3a_4.init_file = "../../src/core/default_data.mif",
		ram_block3a_4.init_file_layout = "port_a",
		ram_block3a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_4.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000260380000000000000000000000000000000000309500380888000B1E0A0A0006A0600451620DD50071555F2A9555F40BC14E300500,
		ram_block3a_4.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_4.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_4.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_4.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_4.operation_mode = "bidir_dual_port",
		ram_block3a_4.port_a_address_width = 13,
		ram_block3a_4.port_a_byte_enable_mask_width = 1,
		ram_block3a_4.port_a_byte_size = 1,
		ram_block3a_4.port_a_data_out_clear = "none",
		ram_block3a_4.port_a_data_out_clock = "clock0",
		ram_block3a_4.port_a_data_width = 1,
		ram_block3a_4.port_a_first_address = 0,
		ram_block3a_4.port_a_first_bit_number = 4,
		ram_block3a_4.port_a_last_address = 8191,
		ram_block3a_4.port_a_logical_ram_depth = 32768,
		ram_block3a_4.port_a_logical_ram_width = 32,
		ram_block3a_4.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_4.port_b_address_clock = "clock1",
		ram_block3a_4.port_b_address_width = 13,
		ram_block3a_4.port_b_data_in_clock = "clock1",
		ram_block3a_4.port_b_data_out_clear = "none",
		ram_block3a_4.port_b_data_width = 1,
		ram_block3a_4.port_b_first_address = 0,
		ram_block3a_4.port_b_first_bit_number = 4,
		ram_block3a_4.port_b_last_address = 8191,
		ram_block3a_4.port_b_logical_ram_depth = 32768,
		ram_block3a_4.port_b_logical_ram_width = 32,
		ram_block3a_4.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_4.port_b_read_enable_clock = "clock1",
		ram_block3a_4.port_b_write_enable_clock = "clock1",
		ram_block3a_4.ram_block_type = "AUTO",
		ram_block3a_4.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_5
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block3a_5portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block3a_5portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_5.clk0_core_clock_enable = "ena0",
		ram_block3a_5.clk0_input_clock_enable = "none",
		ram_block3a_5.clk0_output_clock_enable = "none",
		ram_block3a_5.clk1_core_clock_enable = "ena1",
		ram_block3a_5.clk1_input_clock_enable = "none",
		ram_block3a_5.connectivity_checking = "OFF",
		ram_block3a_5.init_file = "../../src/core/default_data.mif",
		ram_block3a_5.init_file_layout = "port_a",
		ram_block3a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_5.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FEFB800000000000000000000000000000000005A2880B80AAA80EA102000888300A2C013C8855D0C1155556017514600182340FFE0,
		ram_block3a_5.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_5.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_5.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_5.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_5.operation_mode = "bidir_dual_port",
		ram_block3a_5.port_a_address_width = 13,
		ram_block3a_5.port_a_byte_enable_mask_width = 1,
		ram_block3a_5.port_a_byte_size = 1,
		ram_block3a_5.port_a_data_out_clear = "none",
		ram_block3a_5.port_a_data_out_clock = "clock0",
		ram_block3a_5.port_a_data_width = 1,
		ram_block3a_5.port_a_first_address = 0,
		ram_block3a_5.port_a_first_bit_number = 5,
		ram_block3a_5.port_a_last_address = 8191,
		ram_block3a_5.port_a_logical_ram_depth = 32768,
		ram_block3a_5.port_a_logical_ram_width = 32,
		ram_block3a_5.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_5.port_b_address_clock = "clock1",
		ram_block3a_5.port_b_address_width = 13,
		ram_block3a_5.port_b_data_in_clock = "clock1",
		ram_block3a_5.port_b_data_out_clear = "none",
		ram_block3a_5.port_b_data_width = 1,
		ram_block3a_5.port_b_first_address = 0,
		ram_block3a_5.port_b_first_bit_number = 5,
		ram_block3a_5.port_b_last_address = 8191,
		ram_block3a_5.port_b_logical_ram_depth = 32768,
		ram_block3a_5.port_b_logical_ram_width = 32,
		ram_block3a_5.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_5.port_b_read_enable_clock = "clock1",
		ram_block3a_5.port_b_write_enable_clock = "clock1",
		ram_block3a_5.ram_block_type = "AUTO",
		ram_block3a_5.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_6
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block3a_6portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block3a_6portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_6.clk0_core_clock_enable = "ena0",
		ram_block3a_6.clk0_input_clock_enable = "none",
		ram_block3a_6.clk0_output_clock_enable = "none",
		ram_block3a_6.clk1_core_clock_enable = "ena1",
		ram_block3a_6.clk1_input_clock_enable = "none",
		ram_block3a_6.connectivity_checking = "OFF",
		ram_block3a_6.init_file = "../../src/core/default_data.mif",
		ram_block3a_6.init_file_layout = "port_a",
		ram_block3a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_6.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0B40000000000000000000000000000000000025D7000002AA80080000A022200E2820005674E2C38EFEE8200990080080820051E0,
		ram_block3a_6.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_6.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_6.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_6.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_6.operation_mode = "bidir_dual_port",
		ram_block3a_6.port_a_address_width = 13,
		ram_block3a_6.port_a_byte_enable_mask_width = 1,
		ram_block3a_6.port_a_byte_size = 1,
		ram_block3a_6.port_a_data_out_clear = "none",
		ram_block3a_6.port_a_data_out_clock = "clock0",
		ram_block3a_6.port_a_data_width = 1,
		ram_block3a_6.port_a_first_address = 0,
		ram_block3a_6.port_a_first_bit_number = 6,
		ram_block3a_6.port_a_last_address = 8191,
		ram_block3a_6.port_a_logical_ram_depth = 32768,
		ram_block3a_6.port_a_logical_ram_width = 32,
		ram_block3a_6.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_6.port_b_address_clock = "clock1",
		ram_block3a_6.port_b_address_width = 13,
		ram_block3a_6.port_b_data_in_clock = "clock1",
		ram_block3a_6.port_b_data_out_clear = "none",
		ram_block3a_6.port_b_data_width = 1,
		ram_block3a_6.port_b_first_address = 0,
		ram_block3a_6.port_b_first_bit_number = 6,
		ram_block3a_6.port_b_last_address = 8191,
		ram_block3a_6.port_b_logical_ram_depth = 32768,
		ram_block3a_6.port_b_logical_ram_width = 32,
		ram_block3a_6.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_6.port_b_read_enable_clock = "clock1",
		ram_block3a_6.port_b_write_enable_clock = "clock1",
		ram_block3a_6.ram_block_type = "AUTO",
		ram_block3a_6.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_7
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block3a_7portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block3a_7portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_7.clk0_core_clock_enable = "ena0",
		ram_block3a_7.clk0_input_clock_enable = "none",
		ram_block3a_7.clk0_output_clock_enable = "none",
		ram_block3a_7.clk1_core_clock_enable = "ena1",
		ram_block3a_7.clk1_input_clock_enable = "none",
		ram_block3a_7.connectivity_checking = "OFF",
		ram_block3a_7.init_file = "../../src/core/default_data.mif",
		ram_block3a_7.init_file_layout = "port_a",
		ram_block3a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_7.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0002000000000000040100003000000020000000000002000000,
		ram_block3a_7.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_7.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_7.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_7.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_7.operation_mode = "bidir_dual_port",
		ram_block3a_7.port_a_address_width = 13,
		ram_block3a_7.port_a_byte_enable_mask_width = 1,
		ram_block3a_7.port_a_byte_size = 1,
		ram_block3a_7.port_a_data_out_clear = "none",
		ram_block3a_7.port_a_data_out_clock = "clock0",
		ram_block3a_7.port_a_data_width = 1,
		ram_block3a_7.port_a_first_address = 0,
		ram_block3a_7.port_a_first_bit_number = 7,
		ram_block3a_7.port_a_last_address = 8191,
		ram_block3a_7.port_a_logical_ram_depth = 32768,
		ram_block3a_7.port_a_logical_ram_width = 32,
		ram_block3a_7.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_7.port_b_address_clock = "clock1",
		ram_block3a_7.port_b_address_width = 13,
		ram_block3a_7.port_b_data_in_clock = "clock1",
		ram_block3a_7.port_b_data_out_clear = "none",
		ram_block3a_7.port_b_data_width = 1,
		ram_block3a_7.port_b_first_address = 0,
		ram_block3a_7.port_b_first_bit_number = 7,
		ram_block3a_7.port_b_last_address = 8191,
		ram_block3a_7.port_b_logical_ram_depth = 32768,
		ram_block3a_7.port_b_logical_ram_width = 32,
		ram_block3a_7.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_7.port_b_read_enable_clock = "clock1",
		ram_block3a_7.port_b_write_enable_clock = "clock1",
		ram_block3a_7.ram_block_type = "AUTO",
		ram_block3a_7.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_8
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block3a_8portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block3a_8portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_8.clk0_core_clock_enable = "ena0",
		ram_block3a_8.clk0_input_clock_enable = "none",
		ram_block3a_8.clk0_output_clock_enable = "none",
		ram_block3a_8.clk1_core_clock_enable = "ena1",
		ram_block3a_8.clk1_input_clock_enable = "none",
		ram_block3a_8.connectivity_checking = "OFF",
		ram_block3a_8.init_file = "../../src/core/default_data.mif",
		ram_block3a_8.init_file_layout = "port_a",
		ram_block3a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_8.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001089380000000000000000000000000000000001040100C4A0A1A0000000000020000000000000000000000000000000000000006160,
		ram_block3a_8.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_8.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_8.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_8.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_8.operation_mode = "bidir_dual_port",
		ram_block3a_8.port_a_address_width = 13,
		ram_block3a_8.port_a_byte_enable_mask_width = 1,
		ram_block3a_8.port_a_byte_size = 1,
		ram_block3a_8.port_a_data_out_clear = "none",
		ram_block3a_8.port_a_data_out_clock = "clock0",
		ram_block3a_8.port_a_data_width = 1,
		ram_block3a_8.port_a_first_address = 0,
		ram_block3a_8.port_a_first_bit_number = 8,
		ram_block3a_8.port_a_last_address = 8191,
		ram_block3a_8.port_a_logical_ram_depth = 32768,
		ram_block3a_8.port_a_logical_ram_width = 32,
		ram_block3a_8.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_8.port_b_address_clock = "clock1",
		ram_block3a_8.port_b_address_width = 13,
		ram_block3a_8.port_b_data_in_clock = "clock1",
		ram_block3a_8.port_b_data_out_clear = "none",
		ram_block3a_8.port_b_data_width = 1,
		ram_block3a_8.port_b_first_address = 0,
		ram_block3a_8.port_b_first_bit_number = 8,
		ram_block3a_8.port_b_last_address = 8191,
		ram_block3a_8.port_b_logical_ram_depth = 32768,
		ram_block3a_8.port_b_logical_ram_width = 32,
		ram_block3a_8.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_8.port_b_read_enable_clock = "clock1",
		ram_block3a_8.port_b_write_enable_clock = "clock1",
		ram_block3a_8.ram_block_type = "AUTO",
		ram_block3a_8.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_9
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block3a_9portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block3a_9portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_9.clk0_core_clock_enable = "ena0",
		ram_block3a_9.clk0_input_clock_enable = "none",
		ram_block3a_9.clk0_output_clock_enable = "none",
		ram_block3a_9.clk1_core_clock_enable = "ena1",
		ram_block3a_9.clk1_input_clock_enable = "none",
		ram_block3a_9.connectivity_checking = "OFF",
		ram_block3a_9.init_file = "../../src/core/default_data.mif",
		ram_block3a_9.init_file_layout = "port_a",
		ram_block3a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_9.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050A0000000000000000000000000000000000010111005004998006000200000000000000010000300000000000000000C000004540,
		ram_block3a_9.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_9.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_9.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_9.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_9.operation_mode = "bidir_dual_port",
		ram_block3a_9.port_a_address_width = 13,
		ram_block3a_9.port_a_byte_enable_mask_width = 1,
		ram_block3a_9.port_a_byte_size = 1,
		ram_block3a_9.port_a_data_out_clear = "none",
		ram_block3a_9.port_a_data_out_clock = "clock0",
		ram_block3a_9.port_a_data_width = 1,
		ram_block3a_9.port_a_first_address = 0,
		ram_block3a_9.port_a_first_bit_number = 9,
		ram_block3a_9.port_a_last_address = 8191,
		ram_block3a_9.port_a_logical_ram_depth = 32768,
		ram_block3a_9.port_a_logical_ram_width = 32,
		ram_block3a_9.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_9.port_b_address_clock = "clock1",
		ram_block3a_9.port_b_address_width = 13,
		ram_block3a_9.port_b_data_in_clock = "clock1",
		ram_block3a_9.port_b_data_out_clear = "none",
		ram_block3a_9.port_b_data_width = 1,
		ram_block3a_9.port_b_first_address = 0,
		ram_block3a_9.port_b_first_bit_number = 9,
		ram_block3a_9.port_b_last_address = 8191,
		ram_block3a_9.port_b_logical_ram_depth = 32768,
		ram_block3a_9.port_b_logical_ram_width = 32,
		ram_block3a_9.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_9.port_b_read_enable_clock = "clock1",
		ram_block3a_9.port_b_write_enable_clock = "clock1",
		ram_block3a_9.ram_block_type = "AUTO",
		ram_block3a_9.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_10
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block3a_10portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block3a_10portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_10.clk0_core_clock_enable = "ena0",
		ram_block3a_10.clk0_input_clock_enable = "none",
		ram_block3a_10.clk0_output_clock_enable = "none",
		ram_block3a_10.clk1_core_clock_enable = "ena1",
		ram_block3a_10.clk1_input_clock_enable = "none",
		ram_block3a_10.connectivity_checking = "OFF",
		ram_block3a_10.init_file = "../../src/core/default_data.mif",
		ram_block3a_10.init_file_layout = "port_a",
		ram_block3a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_10.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D0D50000000000000000000000000000000000010140010A592800A00200202800A40A0085C7377D30F0FF5003DE34D0000B4002160,
		ram_block3a_10.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_10.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_10.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_10.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_10.operation_mode = "bidir_dual_port",
		ram_block3a_10.port_a_address_width = 13,
		ram_block3a_10.port_a_byte_enable_mask_width = 1,
		ram_block3a_10.port_a_byte_size = 1,
		ram_block3a_10.port_a_data_out_clear = "none",
		ram_block3a_10.port_a_data_out_clock = "clock0",
		ram_block3a_10.port_a_data_width = 1,
		ram_block3a_10.port_a_first_address = 0,
		ram_block3a_10.port_a_first_bit_number = 10,
		ram_block3a_10.port_a_last_address = 8191,
		ram_block3a_10.port_a_logical_ram_depth = 32768,
		ram_block3a_10.port_a_logical_ram_width = 32,
		ram_block3a_10.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_10.port_b_address_clock = "clock1",
		ram_block3a_10.port_b_address_width = 13,
		ram_block3a_10.port_b_data_in_clock = "clock1",
		ram_block3a_10.port_b_data_out_clear = "none",
		ram_block3a_10.port_b_data_width = 1,
		ram_block3a_10.port_b_first_address = 0,
		ram_block3a_10.port_b_first_bit_number = 10,
		ram_block3a_10.port_b_last_address = 8191,
		ram_block3a_10.port_b_logical_ram_depth = 32768,
		ram_block3a_10.port_b_logical_ram_width = 32,
		ram_block3a_10.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_10.port_b_read_enable_clock = "clock1",
		ram_block3a_10.port_b_write_enable_clock = "clock1",
		ram_block3a_10.ram_block_type = "AUTO",
		ram_block3a_10.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_11
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block3a_11portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block3a_11portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_11.clk0_core_clock_enable = "ena0",
		ram_block3a_11.clk0_input_clock_enable = "none",
		ram_block3a_11.clk0_output_clock_enable = "none",
		ram_block3a_11.clk1_core_clock_enable = "ena1",
		ram_block3a_11.clk1_input_clock_enable = "none",
		ram_block3a_11.connectivity_checking = "OFF",
		ram_block3a_11.init_file = "../../src/core/default_data.mif",
		ram_block3a_11.init_file_layout = "port_a",
		ram_block3a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_11.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000188200000000000000000000000000000000001154000F0A530000F302AA0280E020C147002008000C000000FC00C0008006F400140,
		ram_block3a_11.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_11.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_11.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_11.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_11.operation_mode = "bidir_dual_port",
		ram_block3a_11.port_a_address_width = 13,
		ram_block3a_11.port_a_byte_enable_mask_width = 1,
		ram_block3a_11.port_a_byte_size = 1,
		ram_block3a_11.port_a_data_out_clear = "none",
		ram_block3a_11.port_a_data_out_clock = "clock0",
		ram_block3a_11.port_a_data_width = 1,
		ram_block3a_11.port_a_first_address = 0,
		ram_block3a_11.port_a_first_bit_number = 11,
		ram_block3a_11.port_a_last_address = 8191,
		ram_block3a_11.port_a_logical_ram_depth = 32768,
		ram_block3a_11.port_a_logical_ram_width = 32,
		ram_block3a_11.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_11.port_b_address_clock = "clock1",
		ram_block3a_11.port_b_address_width = 13,
		ram_block3a_11.port_b_data_in_clock = "clock1",
		ram_block3a_11.port_b_data_out_clear = "none",
		ram_block3a_11.port_b_data_width = 1,
		ram_block3a_11.port_b_first_address = 0,
		ram_block3a_11.port_b_first_bit_number = 11,
		ram_block3a_11.port_b_last_address = 8191,
		ram_block3a_11.port_b_logical_ram_depth = 32768,
		ram_block3a_11.port_b_logical_ram_width = 32,
		ram_block3a_11.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_11.port_b_read_enable_clock = "clock1",
		ram_block3a_11.port_b_write_enable_clock = "clock1",
		ram_block3a_11.ram_block_type = "AUTO",
		ram_block3a_11.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_12
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block3a_12portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block3a_12portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_12.clk0_core_clock_enable = "ena0",
		ram_block3a_12.clk0_input_clock_enable = "none",
		ram_block3a_12.clk0_output_clock_enable = "none",
		ram_block3a_12.clk1_core_clock_enable = "ena1",
		ram_block3a_12.clk1_input_clock_enable = "none",
		ram_block3a_12.connectivity_checking = "OFF",
		ram_block3a_12.init_file = "../../src/core/default_data.mif",
		ram_block3a_12.init_file_layout = "port_a",
		ram_block3a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_12.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000872380000000000000000000000000000000001000100A4AAAAA0CF0FA00C2800F2001000208C0000300000C3C000300BFD0C104400,
		ram_block3a_12.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_12.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_12.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_12.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_12.operation_mode = "bidir_dual_port",
		ram_block3a_12.port_a_address_width = 13,
		ram_block3a_12.port_a_byte_enable_mask_width = 1,
		ram_block3a_12.port_a_byte_size = 1,
		ram_block3a_12.port_a_data_out_clear = "none",
		ram_block3a_12.port_a_data_out_clock = "clock0",
		ram_block3a_12.port_a_data_width = 1,
		ram_block3a_12.port_a_first_address = 0,
		ram_block3a_12.port_a_first_bit_number = 12,
		ram_block3a_12.port_a_last_address = 8191,
		ram_block3a_12.port_a_logical_ram_depth = 32768,
		ram_block3a_12.port_a_logical_ram_width = 32,
		ram_block3a_12.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_12.port_b_address_clock = "clock1",
		ram_block3a_12.port_b_address_width = 13,
		ram_block3a_12.port_b_data_in_clock = "clock1",
		ram_block3a_12.port_b_data_out_clear = "none",
		ram_block3a_12.port_b_data_width = 1,
		ram_block3a_12.port_b_first_address = 0,
		ram_block3a_12.port_b_first_bit_number = 12,
		ram_block3a_12.port_b_last_address = 8191,
		ram_block3a_12.port_b_logical_ram_depth = 32768,
		ram_block3a_12.port_b_logical_ram_width = 32,
		ram_block3a_12.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_12.port_b_read_enable_clock = "clock1",
		ram_block3a_12.port_b_write_enable_clock = "clock1",
		ram_block3a_12.ram_block_type = "AUTO",
		ram_block3a_12.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_13
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block3a_13portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block3a_13portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_13.clk0_core_clock_enable = "ena0",
		ram_block3a_13.clk0_input_clock_enable = "none",
		ram_block3a_13.clk0_output_clock_enable = "none",
		ram_block3a_13.clk1_core_clock_enable = "ena1",
		ram_block3a_13.clk1_input_clock_enable = "none",
		ram_block3a_13.connectivity_checking = "OFF",
		ram_block3a_13.init_file = "../../src/core/default_data.mif",
		ram_block3a_13.init_file_layout = "port_a",
		ram_block3a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_13.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D7FB80000000000000000000000000000000001000000F42FBFA00A000A80A88302C2D04302000C4C0000000002049000005F407DE0,
		ram_block3a_13.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_13.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_13.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_13.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_13.operation_mode = "bidir_dual_port",
		ram_block3a_13.port_a_address_width = 13,
		ram_block3a_13.port_a_byte_enable_mask_width = 1,
		ram_block3a_13.port_a_byte_size = 1,
		ram_block3a_13.port_a_data_out_clear = "none",
		ram_block3a_13.port_a_data_out_clock = "clock0",
		ram_block3a_13.port_a_data_width = 1,
		ram_block3a_13.port_a_first_address = 0,
		ram_block3a_13.port_a_first_bit_number = 13,
		ram_block3a_13.port_a_last_address = 8191,
		ram_block3a_13.port_a_logical_ram_depth = 32768,
		ram_block3a_13.port_a_logical_ram_width = 32,
		ram_block3a_13.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_13.port_b_address_clock = "clock1",
		ram_block3a_13.port_b_address_width = 13,
		ram_block3a_13.port_b_data_in_clock = "clock1",
		ram_block3a_13.port_b_data_out_clear = "none",
		ram_block3a_13.port_b_data_width = 1,
		ram_block3a_13.port_b_first_address = 0,
		ram_block3a_13.port_b_first_bit_number = 13,
		ram_block3a_13.port_b_last_address = 8191,
		ram_block3a_13.port_b_logical_ram_depth = 32768,
		ram_block3a_13.port_b_logical_ram_width = 32,
		ram_block3a_13.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_13.port_b_read_enable_clock = "clock1",
		ram_block3a_13.port_b_write_enable_clock = "clock1",
		ram_block3a_13.ram_block_type = "AUTO",
		ram_block3a_13.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_14
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block3a_14portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block3a_14portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_14.clk0_core_clock_enable = "ena0",
		ram_block3a_14.clk0_input_clock_enable = "none",
		ram_block3a_14.clk0_output_clock_enable = "none",
		ram_block3a_14.clk1_core_clock_enable = "ena1",
		ram_block3a_14.clk1_input_clock_enable = "none",
		ram_block3a_14.connectivity_checking = "OFF",
		ram_block3a_14.init_file = "../../src/core/default_data.mif",
		ram_block3a_14.init_file_layout = "port_a",
		ram_block3a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_14.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D8F400000000000000000000000000000000001155500008839A00600002002200C2820049C73F3D38FFFFD003CF34E0000B8006160,
		ram_block3a_14.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_14.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_14.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_14.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_14.operation_mode = "bidir_dual_port",
		ram_block3a_14.port_a_address_width = 13,
		ram_block3a_14.port_a_byte_enable_mask_width = 1,
		ram_block3a_14.port_a_byte_size = 1,
		ram_block3a_14.port_a_data_out_clear = "none",
		ram_block3a_14.port_a_data_out_clock = "clock0",
		ram_block3a_14.port_a_data_width = 1,
		ram_block3a_14.port_a_first_address = 0,
		ram_block3a_14.port_a_first_bit_number = 14,
		ram_block3a_14.port_a_last_address = 8191,
		ram_block3a_14.port_a_logical_ram_depth = 32768,
		ram_block3a_14.port_a_logical_ram_width = 32,
		ram_block3a_14.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_14.port_b_address_clock = "clock1",
		ram_block3a_14.port_b_address_width = 13,
		ram_block3a_14.port_b_data_in_clock = "clock1",
		ram_block3a_14.port_b_data_out_clear = "none",
		ram_block3a_14.port_b_data_width = 1,
		ram_block3a_14.port_b_first_address = 0,
		ram_block3a_14.port_b_first_bit_number = 14,
		ram_block3a_14.port_b_last_address = 8191,
		ram_block3a_14.port_b_logical_ram_depth = 32768,
		ram_block3a_14.port_b_logical_ram_width = 32,
		ram_block3a_14.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_14.port_b_read_enable_clock = "clock1",
		ram_block3a_14.port_b_write_enable_clock = "clock1",
		ram_block3a_14.ram_block_type = "AUTO",
		ram_block3a_14.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_15
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block3a_15portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block3a_15portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_15.clk0_core_clock_enable = "ena0",
		ram_block3a_15.clk0_input_clock_enable = "none",
		ram_block3a_15.clk0_output_clock_enable = "none",
		ram_block3a_15.clk1_core_clock_enable = "ena1",
		ram_block3a_15.clk1_input_clock_enable = "none",
		ram_block3a_15.connectivity_checking = "OFF",
		ram_block3a_15.init_file = "../../src/core/default_data.mif",
		ram_block3a_15.init_file_layout = "port_a",
		ram_block3a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_15.mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000010000300000000000000000C000000000,
		ram_block3a_15.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_15.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_15.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_15.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_15.operation_mode = "bidir_dual_port",
		ram_block3a_15.port_a_address_width = 13,
		ram_block3a_15.port_a_byte_enable_mask_width = 1,
		ram_block3a_15.port_a_byte_size = 1,
		ram_block3a_15.port_a_data_out_clear = "none",
		ram_block3a_15.port_a_data_out_clock = "clock0",
		ram_block3a_15.port_a_data_width = 1,
		ram_block3a_15.port_a_first_address = 0,
		ram_block3a_15.port_a_first_bit_number = 15,
		ram_block3a_15.port_a_last_address = 8191,
		ram_block3a_15.port_a_logical_ram_depth = 32768,
		ram_block3a_15.port_a_logical_ram_width = 32,
		ram_block3a_15.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_15.port_b_address_clock = "clock1",
		ram_block3a_15.port_b_address_width = 13,
		ram_block3a_15.port_b_data_in_clock = "clock1",
		ram_block3a_15.port_b_data_out_clear = "none",
		ram_block3a_15.port_b_data_width = 1,
		ram_block3a_15.port_b_first_address = 0,
		ram_block3a_15.port_b_first_bit_number = 15,
		ram_block3a_15.port_b_last_address = 8191,
		ram_block3a_15.port_b_logical_ram_depth = 32768,
		ram_block3a_15.port_b_logical_ram_width = 32,
		ram_block3a_15.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_15.port_b_read_enable_clock = "clock1",
		ram_block3a_15.port_b_write_enable_clock = "clock1",
		ram_block3a_15.ram_block_type = "AUTO",
		ram_block3a_15.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_16
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[16]}),
	.portadataout(wire_ram_block3a_16portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[16]}),
	.portbdataout(wire_ram_block3a_16portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_16.clk0_core_clock_enable = "ena0",
		ram_block3a_16.clk0_input_clock_enable = "none",
		ram_block3a_16.clk0_output_clock_enable = "none",
		ram_block3a_16.clk1_core_clock_enable = "ena1",
		ram_block3a_16.clk1_input_clock_enable = "none",
		ram_block3a_16.connectivity_checking = "OFF",
		ram_block3a_16.init_file = "../../src/core/default_data.mif",
		ram_block3a_16.init_file_layout = "port_a",
		ram_block3a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_16.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F07600000000000000000000000000000000000054500401F4A20040000000020000000000000000000000000000000000000000490,
		ram_block3a_16.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_16.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_16.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_16.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_16.operation_mode = "bidir_dual_port",
		ram_block3a_16.port_a_address_width = 13,
		ram_block3a_16.port_a_byte_enable_mask_width = 1,
		ram_block3a_16.port_a_byte_size = 1,
		ram_block3a_16.port_a_data_out_clear = "none",
		ram_block3a_16.port_a_data_out_clock = "clock0",
		ram_block3a_16.port_a_data_width = 1,
		ram_block3a_16.port_a_first_address = 0,
		ram_block3a_16.port_a_first_bit_number = 16,
		ram_block3a_16.port_a_last_address = 8191,
		ram_block3a_16.port_a_logical_ram_depth = 32768,
		ram_block3a_16.port_a_logical_ram_width = 32,
		ram_block3a_16.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_16.port_b_address_clock = "clock1",
		ram_block3a_16.port_b_address_width = 13,
		ram_block3a_16.port_b_data_in_clock = "clock1",
		ram_block3a_16.port_b_data_out_clear = "none",
		ram_block3a_16.port_b_data_width = 1,
		ram_block3a_16.port_b_first_address = 0,
		ram_block3a_16.port_b_first_bit_number = 16,
		ram_block3a_16.port_b_last_address = 8191,
		ram_block3a_16.port_b_logical_ram_depth = 32768,
		ram_block3a_16.port_b_logical_ram_width = 32,
		ram_block3a_16.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_16.port_b_read_enable_clock = "clock1",
		ram_block3a_16.port_b_write_enable_clock = "clock1",
		ram_block3a_16.ram_block_type = "AUTO",
		ram_block3a_16.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_17
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[17]}),
	.portadataout(wire_ram_block3a_17portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[17]}),
	.portbdataout(wire_ram_block3a_17portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_17.clk0_core_clock_enable = "ena0",
		ram_block3a_17.clk0_input_clock_enable = "none",
		ram_block3a_17.clk0_output_clock_enable = "none",
		ram_block3a_17.clk1_core_clock_enable = "ena1",
		ram_block3a_17.clk1_input_clock_enable = "none",
		ram_block3a_17.connectivity_checking = "OFF",
		ram_block3a_17.init_file = "../../src/core/default_data.mif",
		ram_block3a_17.init_file_layout = "port_a",
		ram_block3a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_17.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001099180000000000000000000000000000000000144000505536C00E0001000010010020080100003000000010000000000081002A20,
		ram_block3a_17.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_17.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_17.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_17.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_17.operation_mode = "bidir_dual_port",
		ram_block3a_17.port_a_address_width = 13,
		ram_block3a_17.port_a_byte_enable_mask_width = 1,
		ram_block3a_17.port_a_byte_size = 1,
		ram_block3a_17.port_a_data_out_clear = "none",
		ram_block3a_17.port_a_data_out_clock = "clock0",
		ram_block3a_17.port_a_data_width = 1,
		ram_block3a_17.port_a_first_address = 0,
		ram_block3a_17.port_a_first_bit_number = 17,
		ram_block3a_17.port_a_last_address = 8191,
		ram_block3a_17.port_a_logical_ram_depth = 32768,
		ram_block3a_17.port_a_logical_ram_width = 32,
		ram_block3a_17.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_17.port_b_address_clock = "clock1",
		ram_block3a_17.port_b_address_width = 13,
		ram_block3a_17.port_b_data_in_clock = "clock1",
		ram_block3a_17.port_b_data_out_clear = "none",
		ram_block3a_17.port_b_data_width = 1,
		ram_block3a_17.port_b_first_address = 0,
		ram_block3a_17.port_b_first_bit_number = 17,
		ram_block3a_17.port_b_last_address = 8191,
		ram_block3a_17.port_b_logical_ram_depth = 32768,
		ram_block3a_17.port_b_logical_ram_width = 32,
		ram_block3a_17.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_17.port_b_read_enable_clock = "clock1",
		ram_block3a_17.port_b_write_enable_clock = "clock1",
		ram_block3a_17.ram_block_type = "AUTO",
		ram_block3a_17.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_18
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[18]}),
	.portadataout(wire_ram_block3a_18portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[18]}),
	.portbdataout(wire_ram_block3a_18portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_18.clk0_core_clock_enable = "ena0",
		ram_block3a_18.clk0_input_clock_enable = "none",
		ram_block3a_18.clk0_output_clock_enable = "none",
		ram_block3a_18.clk1_core_clock_enable = "ena1",
		ram_block3a_18.clk1_input_clock_enable = "none",
		ram_block3a_18.connectivity_checking = "OFF",
		ram_block3a_18.init_file = "../../src/core/default_data.mif",
		ram_block3a_18.init_file_layout = "port_a",
		ram_block3a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_18.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001296500000000000000000000000000000000000055400001C6C000D02FE6150930A0B10408850D5CA0C2475181409C4004001000890,
		ram_block3a_18.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_18.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_18.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_18.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_18.operation_mode = "bidir_dual_port",
		ram_block3a_18.port_a_address_width = 13,
		ram_block3a_18.port_a_byte_enable_mask_width = 1,
		ram_block3a_18.port_a_byte_size = 1,
		ram_block3a_18.port_a_data_out_clear = "none",
		ram_block3a_18.port_a_data_out_clock = "clock0",
		ram_block3a_18.port_a_data_width = 1,
		ram_block3a_18.port_a_first_address = 0,
		ram_block3a_18.port_a_first_bit_number = 18,
		ram_block3a_18.port_a_last_address = 8191,
		ram_block3a_18.port_a_logical_ram_depth = 32768,
		ram_block3a_18.port_a_logical_ram_width = 32,
		ram_block3a_18.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_18.port_b_address_clock = "clock1",
		ram_block3a_18.port_b_address_width = 13,
		ram_block3a_18.port_b_data_in_clock = "clock1",
		ram_block3a_18.port_b_data_out_clear = "none",
		ram_block3a_18.port_b_data_width = 1,
		ram_block3a_18.port_b_first_address = 0,
		ram_block3a_18.port_b_first_bit_number = 18,
		ram_block3a_18.port_b_last_address = 8191,
		ram_block3a_18.port_b_logical_ram_depth = 32768,
		ram_block3a_18.port_b_logical_ram_width = 32,
		ram_block3a_18.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_18.port_b_read_enable_clock = "clock1",
		ram_block3a_18.port_b_write_enable_clock = "clock1",
		ram_block3a_18.ram_block_type = "AUTO",
		ram_block3a_18.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_19
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[19]}),
	.portadataout(wire_ram_block3a_19portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[19]}),
	.portbdataout(wire_ram_block3a_19portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_19.clk0_core_clock_enable = "ena0",
		ram_block3a_19.clk0_input_clock_enable = "none",
		ram_block3a_19.clk0_output_clock_enable = "none",
		ram_block3a_19.clk1_core_clock_enable = "ena1",
		ram_block3a_19.clk1_input_clock_enable = "none",
		ram_block3a_19.connectivity_checking = "OFF",
		ram_block3a_19.init_file = "../../src/core/default_data.mif",
		ram_block3a_19.init_file_layout = "port_a",
		ram_block3a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_19.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F92000000000000000000000000000000000000140000004FC140D712C017674C0537E032D6222219622A8C5369AEA9881893001C00,
		ram_block3a_19.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_19.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_19.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_19.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_19.operation_mode = "bidir_dual_port",
		ram_block3a_19.port_a_address_width = 13,
		ram_block3a_19.port_a_byte_enable_mask_width = 1,
		ram_block3a_19.port_a_byte_size = 1,
		ram_block3a_19.port_a_data_out_clear = "none",
		ram_block3a_19.port_a_data_out_clock = "clock0",
		ram_block3a_19.port_a_data_width = 1,
		ram_block3a_19.port_a_first_address = 0,
		ram_block3a_19.port_a_first_bit_number = 19,
		ram_block3a_19.port_a_last_address = 8191,
		ram_block3a_19.port_a_logical_ram_depth = 32768,
		ram_block3a_19.port_a_logical_ram_width = 32,
		ram_block3a_19.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_19.port_b_address_clock = "clock1",
		ram_block3a_19.port_b_address_width = 13,
		ram_block3a_19.port_b_data_in_clock = "clock1",
		ram_block3a_19.port_b_data_out_clear = "none",
		ram_block3a_19.port_b_data_width = 1,
		ram_block3a_19.port_b_first_address = 0,
		ram_block3a_19.port_b_first_bit_number = 19,
		ram_block3a_19.port_b_last_address = 8191,
		ram_block3a_19.port_b_logical_ram_depth = 32768,
		ram_block3a_19.port_b_logical_ram_width = 32,
		ram_block3a_19.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_19.port_b_read_enable_clock = "clock1",
		ram_block3a_19.port_b_write_enable_clock = "clock1",
		ram_block3a_19.ram_block_type = "AUTO",
		ram_block3a_19.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_20
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[20]}),
	.portadataout(wire_ram_block3a_20portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[20]}),
	.portbdataout(wire_ram_block3a_20portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_20.clk0_core_clock_enable = "ena0",
		ram_block3a_20.clk0_input_clock_enable = "none",
		ram_block3a_20.clk0_output_clock_enable = "none",
		ram_block3a_20.clk1_core_clock_enable = "ena1",
		ram_block3a_20.clk1_input_clock_enable = "none",
		ram_block3a_20.connectivity_checking = "OFF",
		ram_block3a_20.init_file = "../../src/core/default_data.mif",
		ram_block3a_20.init_file_layout = "port_a",
		ram_block3a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_20.mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008691800000000000000000000000000000000001110005002AFE0072DC0AF1750A53FE022A0AE2248B22A8E1568AAB883C0CD302220,
		ram_block3a_20.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_20.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_20.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_20.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_20.operation_mode = "bidir_dual_port",
		ram_block3a_20.port_a_address_width = 13,
		ram_block3a_20.port_a_byte_enable_mask_width = 1,
		ram_block3a_20.port_a_byte_size = 1,
		ram_block3a_20.port_a_data_out_clear = "none",
		ram_block3a_20.port_a_data_out_clock = "clock0",
		ram_block3a_20.port_a_data_width = 1,
		ram_block3a_20.port_a_first_address = 0,
		ram_block3a_20.port_a_first_bit_number = 20,
		ram_block3a_20.port_a_last_address = 8191,
		ram_block3a_20.port_a_logical_ram_depth = 32768,
		ram_block3a_20.port_a_logical_ram_width = 32,
		ram_block3a_20.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_20.port_b_address_clock = "clock1",
		ram_block3a_20.port_b_address_width = 13,
		ram_block3a_20.port_b_data_in_clock = "clock1",
		ram_block3a_20.port_b_data_out_clear = "none",
		ram_block3a_20.port_b_data_width = 1,
		ram_block3a_20.port_b_first_address = 0,
		ram_block3a_20.port_b_first_bit_number = 20,
		ram_block3a_20.port_b_last_address = 8191,
		ram_block3a_20.port_b_logical_ram_depth = 32768,
		ram_block3a_20.port_b_logical_ram_width = 32,
		ram_block3a_20.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_20.port_b_read_enable_clock = "clock1",
		ram_block3a_20.port_b_write_enable_clock = "clock1",
		ram_block3a_20.ram_block_type = "AUTO",
		ram_block3a_20.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_21
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[21]}),
	.portadataout(wire_ram_block3a_21portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[21]}),
	.portbdataout(wire_ram_block3a_21portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_21.clk0_core_clock_enable = "ena0",
		ram_block3a_21.clk0_input_clock_enable = "none",
		ram_block3a_21.clk0_output_clock_enable = "none",
		ram_block3a_21.clk1_core_clock_enable = "ena1",
		ram_block3a_21.clk1_input_clock_enable = "none",
		ram_block3a_21.connectivity_checking = "OFF",
		ram_block3a_21.init_file = "../../src/core/default_data.mif",
		ram_block3a_21.init_file_layout = "port_a",
		ram_block3a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_21.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF180000000000000000000000000000000000100000501FFFE01D60D026DB9301FC602796222E1CA22A88902AA2A80024930071E0,
		ram_block3a_21.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_21.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_21.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_21.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_21.operation_mode = "bidir_dual_port",
		ram_block3a_21.port_a_address_width = 13,
		ram_block3a_21.port_a_byte_enable_mask_width = 1,
		ram_block3a_21.port_a_byte_size = 1,
		ram_block3a_21.port_a_data_out_clear = "none",
		ram_block3a_21.port_a_data_out_clock = "clock0",
		ram_block3a_21.port_a_data_width = 1,
		ram_block3a_21.port_a_first_address = 0,
		ram_block3a_21.port_a_first_bit_number = 21,
		ram_block3a_21.port_a_last_address = 8191,
		ram_block3a_21.port_a_logical_ram_depth = 32768,
		ram_block3a_21.port_a_logical_ram_width = 32,
		ram_block3a_21.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_21.port_b_address_clock = "clock1",
		ram_block3a_21.port_b_address_width = 13,
		ram_block3a_21.port_b_data_in_clock = "clock1",
		ram_block3a_21.port_b_data_out_clear = "none",
		ram_block3a_21.port_b_data_width = 1,
		ram_block3a_21.port_b_first_address = 0,
		ram_block3a_21.port_b_first_bit_number = 21,
		ram_block3a_21.port_b_last_address = 8191,
		ram_block3a_21.port_b_logical_ram_depth = 32768,
		ram_block3a_21.port_b_logical_ram_width = 32,
		ram_block3a_21.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_21.port_b_read_enable_clock = "clock1",
		ram_block3a_21.port_b_write_enable_clock = "clock1",
		ram_block3a_21.ram_block_type = "AUTO",
		ram_block3a_21.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_22
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[22]}),
	.portadataout(wire_ram_block3a_22portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[22]}),
	.portbdataout(wire_ram_block3a_22portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_22.clk0_core_clock_enable = "ena0",
		ram_block3a_22.clk0_input_clock_enable = "none",
		ram_block3a_22.clk0_output_clock_enable = "none",
		ram_block3a_22.clk1_core_clock_enable = "ena1",
		ram_block3a_22.clk1_input_clock_enable = "none",
		ram_block3a_22.connectivity_checking = "OFF",
		ram_block3a_22.init_file = "../../src/core/default_data.mif",
		ram_block3a_22.init_file_layout = "port_a",
		ram_block3a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_22.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D8F600000000000000000000000000000000000055500000155400E400E5004600C0080408851D1C30DFDF410145484004015003EB0,
		ram_block3a_22.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_22.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_22.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_22.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_22.operation_mode = "bidir_dual_port",
		ram_block3a_22.port_a_address_width = 13,
		ram_block3a_22.port_a_byte_enable_mask_width = 1,
		ram_block3a_22.port_a_byte_size = 1,
		ram_block3a_22.port_a_data_out_clear = "none",
		ram_block3a_22.port_a_data_out_clock = "clock0",
		ram_block3a_22.port_a_data_width = 1,
		ram_block3a_22.port_a_first_address = 0,
		ram_block3a_22.port_a_first_bit_number = 22,
		ram_block3a_22.port_a_last_address = 8191,
		ram_block3a_22.port_a_logical_ram_depth = 32768,
		ram_block3a_22.port_a_logical_ram_width = 32,
		ram_block3a_22.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_22.port_b_address_clock = "clock1",
		ram_block3a_22.port_b_address_width = 13,
		ram_block3a_22.port_b_data_in_clock = "clock1",
		ram_block3a_22.port_b_data_out_clear = "none",
		ram_block3a_22.port_b_data_width = 1,
		ram_block3a_22.port_b_first_address = 0,
		ram_block3a_22.port_b_first_bit_number = 22,
		ram_block3a_22.port_b_last_address = 8191,
		ram_block3a_22.port_b_logical_ram_depth = 32768,
		ram_block3a_22.port_b_logical_ram_width = 32,
		ram_block3a_22.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_22.port_b_read_enable_clock = "clock1",
		ram_block3a_22.port_b_write_enable_clock = "clock1",
		ram_block3a_22.ram_block_type = "AUTO",
		ram_block3a_22.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_23
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[23]}),
	.portadataout(wire_ram_block3a_23portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[23]}),
	.portbdataout(wire_ram_block3a_23portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_23.clk0_core_clock_enable = "ena0",
		ram_block3a_23.clk0_input_clock_enable = "none",
		ram_block3a_23.clk0_output_clock_enable = "none",
		ram_block3a_23.clk1_core_clock_enable = "ena1",
		ram_block3a_23.clk1_input_clock_enable = "none",
		ram_block3a_23.connectivity_checking = "OFF",
		ram_block3a_23.init_file = "../../src/core/default_data.mif",
		ram_block3a_23.init_file_layout = "port_a",
		ram_block3a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_23.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040001000010000000000100003000000010000002000001000000,
		ram_block3a_23.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_23.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_23.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_23.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_23.operation_mode = "bidir_dual_port",
		ram_block3a_23.port_a_address_width = 13,
		ram_block3a_23.port_a_byte_enable_mask_width = 1,
		ram_block3a_23.port_a_byte_size = 1,
		ram_block3a_23.port_a_data_out_clear = "none",
		ram_block3a_23.port_a_data_out_clock = "clock0",
		ram_block3a_23.port_a_data_width = 1,
		ram_block3a_23.port_a_first_address = 0,
		ram_block3a_23.port_a_first_bit_number = 23,
		ram_block3a_23.port_a_last_address = 8191,
		ram_block3a_23.port_a_logical_ram_depth = 32768,
		ram_block3a_23.port_a_logical_ram_width = 32,
		ram_block3a_23.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_23.port_b_address_clock = "clock1",
		ram_block3a_23.port_b_address_width = 13,
		ram_block3a_23.port_b_data_in_clock = "clock1",
		ram_block3a_23.port_b_data_out_clear = "none",
		ram_block3a_23.port_b_data_width = 1,
		ram_block3a_23.port_b_first_address = 0,
		ram_block3a_23.port_b_first_bit_number = 23,
		ram_block3a_23.port_b_last_address = 8191,
		ram_block3a_23.port_b_logical_ram_depth = 32768,
		ram_block3a_23.port_b_logical_ram_width = 32,
		ram_block3a_23.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_23.port_b_read_enable_clock = "clock1",
		ram_block3a_23.port_b_write_enable_clock = "clock1",
		ram_block3a_23.ram_block_type = "AUTO",
		ram_block3a_23.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_24
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[24]}),
	.portadataout(wire_ram_block3a_24portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[24]}),
	.portbdataout(wire_ram_block3a_24portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_24.clk0_core_clock_enable = "ena0",
		ram_block3a_24.clk0_input_clock_enable = "none",
		ram_block3a_24.clk0_output_clock_enable = "none",
		ram_block3a_24.clk1_core_clock_enable = "ena1",
		ram_block3a_24.clk1_input_clock_enable = "none",
		ram_block3a_24.connectivity_checking = "OFF",
		ram_block3a_24.init_file = "../../src/core/default_data.mif",
		ram_block3a_24.init_file_layout = "port_a",
		ram_block3a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_24.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020C980000000000000000000000000000000001444340504100400E0000000010000000000000000000000000000000000000001820,
		ram_block3a_24.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_24.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_24.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_24.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_24.operation_mode = "bidir_dual_port",
		ram_block3a_24.port_a_address_width = 13,
		ram_block3a_24.port_a_byte_enable_mask_width = 1,
		ram_block3a_24.port_a_byte_size = 1,
		ram_block3a_24.port_a_data_out_clear = "none",
		ram_block3a_24.port_a_data_out_clock = "clock0",
		ram_block3a_24.port_a_data_width = 1,
		ram_block3a_24.port_a_first_address = 0,
		ram_block3a_24.port_a_first_bit_number = 24,
		ram_block3a_24.port_a_last_address = 8191,
		ram_block3a_24.port_a_logical_ram_depth = 32768,
		ram_block3a_24.port_a_logical_ram_width = 32,
		ram_block3a_24.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_24.port_b_address_clock = "clock1",
		ram_block3a_24.port_b_address_width = 13,
		ram_block3a_24.port_b_data_in_clock = "clock1",
		ram_block3a_24.port_b_data_out_clear = "none",
		ram_block3a_24.port_b_data_width = 1,
		ram_block3a_24.port_b_first_address = 0,
		ram_block3a_24.port_b_first_bit_number = 24,
		ram_block3a_24.port_b_last_address = 8191,
		ram_block3a_24.port_b_logical_ram_depth = 32768,
		ram_block3a_24.port_b_logical_ram_width = 32,
		ram_block3a_24.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_24.port_b_read_enable_clock = "clock1",
		ram_block3a_24.port_b_write_enable_clock = "clock1",
		ram_block3a_24.ram_block_type = "AUTO",
		ram_block3a_24.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_25
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[25]}),
	.portadataout(wire_ram_block3a_25portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[25]}),
	.portbdataout(wire_ram_block3a_25portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_25.clk0_core_clock_enable = "ena0",
		ram_block3a_25.clk0_input_clock_enable = "none",
		ram_block3a_25.clk0_output_clock_enable = "none",
		ram_block3a_25.clk1_core_clock_enable = "ena1",
		ram_block3a_25.clk1_input_clock_enable = "none",
		ram_block3a_25.connectivity_checking = "OFF",
		ram_block3a_25.init_file = "../../src/core/default_data.mif",
		ram_block3a_25.init_file_layout = "port_a",
		ram_block3a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_25.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000485F8000000000000000000000000000000000049330000404440004001000000000002000000001000000000000000110000006390,
		ram_block3a_25.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_25.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_25.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_25.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_25.operation_mode = "bidir_dual_port",
		ram_block3a_25.port_a_address_width = 13,
		ram_block3a_25.port_a_byte_enable_mask_width = 1,
		ram_block3a_25.port_a_byte_size = 1,
		ram_block3a_25.port_a_data_out_clear = "none",
		ram_block3a_25.port_a_data_out_clock = "clock0",
		ram_block3a_25.port_a_data_width = 1,
		ram_block3a_25.port_a_first_address = 0,
		ram_block3a_25.port_a_first_bit_number = 25,
		ram_block3a_25.port_a_last_address = 8191,
		ram_block3a_25.port_a_logical_ram_depth = 32768,
		ram_block3a_25.port_a_logical_ram_width = 32,
		ram_block3a_25.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_25.port_b_address_clock = "clock1",
		ram_block3a_25.port_b_address_width = 13,
		ram_block3a_25.port_b_data_in_clock = "clock1",
		ram_block3a_25.port_b_data_out_clear = "none",
		ram_block3a_25.port_b_data_width = 1,
		ram_block3a_25.port_b_first_address = 0,
		ram_block3a_25.port_b_first_bit_number = 25,
		ram_block3a_25.port_b_last_address = 8191,
		ram_block3a_25.port_b_logical_ram_depth = 32768,
		ram_block3a_25.port_b_logical_ram_width = 32,
		ram_block3a_25.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_25.port_b_read_enable_clock = "clock1",
		ram_block3a_25.port_b_write_enable_clock = "clock1",
		ram_block3a_25.ram_block_type = "AUTO",
		ram_block3a_25.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_26
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[26]}),
	.portadataout(wire_ram_block3a_26portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[26]}),
	.portbdataout(wire_ram_block3a_26portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_26.clk0_core_clock_enable = "ena0",
		ram_block3a_26.clk0_input_clock_enable = "none",
		ram_block3a_26.clk0_output_clock_enable = "none",
		ram_block3a_26.clk1_core_clock_enable = "ena1",
		ram_block3a_26.clk1_input_clock_enable = "none",
		ram_block3a_26.connectivity_checking = "OFF",
		ram_block3a_26.init_file = "../../src/core/default_data.mif",
		ram_block3a_26.init_file_layout = "port_a",
		ram_block3a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_26.mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005895000000000000000000000000000000000010B250054040500031050400540051052000110314005441440100404110000000270,
		ram_block3a_26.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_26.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_26.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_26.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_26.operation_mode = "bidir_dual_port",
		ram_block3a_26.port_a_address_width = 13,
		ram_block3a_26.port_a_byte_enable_mask_width = 1,
		ram_block3a_26.port_a_byte_size = 1,
		ram_block3a_26.port_a_data_out_clear = "none",
		ram_block3a_26.port_a_data_out_clock = "clock0",
		ram_block3a_26.port_a_data_width = 1,
		ram_block3a_26.port_a_first_address = 0,
		ram_block3a_26.port_a_first_bit_number = 26,
		ram_block3a_26.port_a_last_address = 8191,
		ram_block3a_26.port_a_logical_ram_depth = 32768,
		ram_block3a_26.port_a_logical_ram_width = 32,
		ram_block3a_26.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_26.port_b_address_clock = "clock1",
		ram_block3a_26.port_b_address_width = 13,
		ram_block3a_26.port_b_data_in_clock = "clock1",
		ram_block3a_26.port_b_data_out_clear = "none",
		ram_block3a_26.port_b_data_width = 1,
		ram_block3a_26.port_b_first_address = 0,
		ram_block3a_26.port_b_first_bit_number = 26,
		ram_block3a_26.port_b_last_address = 8191,
		ram_block3a_26.port_b_logical_ram_depth = 32768,
		ram_block3a_26.port_b_logical_ram_width = 32,
		ram_block3a_26.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_26.port_b_read_enable_clock = "clock1",
		ram_block3a_26.port_b_write_enable_clock = "clock1",
		ram_block3a_26.ram_block_type = "AUTO",
		ram_block3a_26.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_27
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[27]}),
	.portadataout(wire_ram_block3a_27portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[27]}),
	.portbdataout(wire_ram_block3a_27portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_27.clk0_core_clock_enable = "ena0",
		ram_block3a_27.clk0_input_clock_enable = "none",
		ram_block3a_27.clk0_output_clock_enable = "none",
		ram_block3a_27.clk1_core_clock_enable = "ena1",
		ram_block3a_27.clk1_input_clock_enable = "none",
		ram_block3a_27.connectivity_checking = "OFF",
		ram_block3a_27.init_file = "../../src/core/default_data.mif",
		ram_block3a_27.init_file_layout = "port_a",
		ram_block3a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_27.mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006098000000000000000000000000000000000014E6000404550000C0024103015020412100041640045505100145540915045004110,
		ram_block3a_27.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_27.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_27.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_27.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_27.operation_mode = "bidir_dual_port",
		ram_block3a_27.port_a_address_width = 13,
		ram_block3a_27.port_a_byte_enable_mask_width = 1,
		ram_block3a_27.port_a_byte_size = 1,
		ram_block3a_27.port_a_data_out_clear = "none",
		ram_block3a_27.port_a_data_out_clock = "clock0",
		ram_block3a_27.port_a_data_width = 1,
		ram_block3a_27.port_a_first_address = 0,
		ram_block3a_27.port_a_first_bit_number = 27,
		ram_block3a_27.port_a_last_address = 8191,
		ram_block3a_27.port_a_logical_ram_depth = 32768,
		ram_block3a_27.port_a_logical_ram_width = 32,
		ram_block3a_27.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_27.port_b_address_clock = "clock1",
		ram_block3a_27.port_b_address_width = 13,
		ram_block3a_27.port_b_data_in_clock = "clock1",
		ram_block3a_27.port_b_data_out_clear = "none",
		ram_block3a_27.port_b_data_width = 1,
		ram_block3a_27.port_b_first_address = 0,
		ram_block3a_27.port_b_first_bit_number = 27,
		ram_block3a_27.port_b_last_address = 8191,
		ram_block3a_27.port_b_logical_ram_depth = 32768,
		ram_block3a_27.port_b_logical_ram_width = 32,
		ram_block3a_27.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_27.port_b_read_enable_clock = "clock1",
		ram_block3a_27.port_b_write_enable_clock = "clock1",
		ram_block3a_27.ram_block_type = "AUTO",
		ram_block3a_27.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_28
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[28]}),
	.portadataout(wire_ram_block3a_28portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[28]}),
	.portbdataout(wire_ram_block3a_28portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_28.clk0_core_clock_enable = "ena0",
		ram_block3a_28.clk0_input_clock_enable = "none",
		ram_block3a_28.clk0_output_clock_enable = "none",
		ram_block3a_28.clk1_core_clock_enable = "ena1",
		ram_block3a_28.clk1_input_clock_enable = "none",
		ram_block3a_28.connectivity_checking = "OFF",
		ram_block3a_28.init_file = "../../src/core/default_data.mif",
		ram_block3a_28.init_file_layout = "port_a",
		ram_block3a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_28.mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001341800000000000000000000000000000000011A5140144000405C4420044000524012045505445115505402155515994014106380,
		ram_block3a_28.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_28.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_28.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_28.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_28.operation_mode = "bidir_dual_port",
		ram_block3a_28.port_a_address_width = 13,
		ram_block3a_28.port_a_byte_enable_mask_width = 1,
		ram_block3a_28.port_a_byte_size = 1,
		ram_block3a_28.port_a_data_out_clear = "none",
		ram_block3a_28.port_a_data_out_clock = "clock0",
		ram_block3a_28.port_a_data_width = 1,
		ram_block3a_28.port_a_first_address = 0,
		ram_block3a_28.port_a_first_bit_number = 28,
		ram_block3a_28.port_a_last_address = 8191,
		ram_block3a_28.port_a_logical_ram_depth = 32768,
		ram_block3a_28.port_a_logical_ram_width = 32,
		ram_block3a_28.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_28.port_b_address_clock = "clock1",
		ram_block3a_28.port_b_address_width = 13,
		ram_block3a_28.port_b_data_in_clock = "clock1",
		ram_block3a_28.port_b_data_out_clear = "none",
		ram_block3a_28.port_b_data_width = 1,
		ram_block3a_28.port_b_first_address = 0,
		ram_block3a_28.port_b_first_bit_number = 28,
		ram_block3a_28.port_b_last_address = 8191,
		ram_block3a_28.port_b_logical_ram_depth = 32768,
		ram_block3a_28.port_b_logical_ram_width = 32,
		ram_block3a_28.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_28.port_b_read_enable_clock = "clock1",
		ram_block3a_28.port_b_write_enable_clock = "clock1",
		ram_block3a_28.ram_block_type = "AUTO",
		ram_block3a_28.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_29
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[29]}),
	.portadataout(wire_ram_block3a_29portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[29]}),
	.portbdataout(wire_ram_block3a_29portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_29.clk0_core_clock_enable = "ena0",
		ram_block3a_29.clk0_input_clock_enable = "none",
		ram_block3a_29.clk0_output_clock_enable = "none",
		ram_block3a_29.clk1_core_clock_enable = "ena1",
		ram_block3a_29.clk1_input_clock_enable = "none",
		ram_block3a_29.connectivity_checking = "OFF",
		ram_block3a_29.init_file = "../../src/core/default_data.mif",
		ram_block3a_29.init_file_layout = "port_a",
		ram_block3a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_29.mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005BD9800000000000000000000000000000000014F040054055540030134014C41864152010041440504505004145400114445007DF0,
		ram_block3a_29.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_29.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_29.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_29.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_29.operation_mode = "bidir_dual_port",
		ram_block3a_29.port_a_address_width = 13,
		ram_block3a_29.port_a_byte_enable_mask_width = 1,
		ram_block3a_29.port_a_byte_size = 1,
		ram_block3a_29.port_a_data_out_clear = "none",
		ram_block3a_29.port_a_data_out_clock = "clock0",
		ram_block3a_29.port_a_data_width = 1,
		ram_block3a_29.port_a_first_address = 0,
		ram_block3a_29.port_a_first_bit_number = 29,
		ram_block3a_29.port_a_last_address = 8191,
		ram_block3a_29.port_a_logical_ram_depth = 32768,
		ram_block3a_29.port_a_logical_ram_width = 32,
		ram_block3a_29.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_29.port_b_address_clock = "clock1",
		ram_block3a_29.port_b_address_width = 13,
		ram_block3a_29.port_b_data_in_clock = "clock1",
		ram_block3a_29.port_b_data_out_clear = "none",
		ram_block3a_29.port_b_data_width = 1,
		ram_block3a_29.port_b_first_address = 0,
		ram_block3a_29.port_b_first_bit_number = 29,
		ram_block3a_29.port_b_last_address = 8191,
		ram_block3a_29.port_b_logical_ram_depth = 32768,
		ram_block3a_29.port_b_logical_ram_width = 32,
		ram_block3a_29.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_29.port_b_read_enable_clock = "clock1",
		ram_block3a_29.port_b_write_enable_clock = "clock1",
		ram_block3a_29.ram_block_type = "AUTO",
		ram_block3a_29.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_30
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[30]}),
	.portadataout(wire_ram_block3a_30portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[30]}),
	.portbdataout(wire_ram_block3a_30portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_30.clk0_core_clock_enable = "ena0",
		ram_block3a_30.clk0_input_clock_enable = "none",
		ram_block3a_30.clk0_output_clock_enable = "none",
		ram_block3a_30.clk1_core_clock_enable = "ena1",
		ram_block3a_30.clk1_input_clock_enable = "none",
		ram_block3a_30.connectivity_checking = "OFF",
		ram_block3a_30.init_file = "../../src/core/default_data.mif",
		ram_block3a_30.init_file_layout = "port_a",
		ram_block3a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_30.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078D60000000000000000000000000000000000110734000455540000000501110855402000110514105555400005404110000003AF0,
		ram_block3a_30.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_30.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_30.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_30.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_30.operation_mode = "bidir_dual_port",
		ram_block3a_30.port_a_address_width = 13,
		ram_block3a_30.port_a_byte_enable_mask_width = 1,
		ram_block3a_30.port_a_byte_size = 1,
		ram_block3a_30.port_a_data_out_clear = "none",
		ram_block3a_30.port_a_data_out_clock = "clock0",
		ram_block3a_30.port_a_data_width = 1,
		ram_block3a_30.port_a_first_address = 0,
		ram_block3a_30.port_a_first_bit_number = 30,
		ram_block3a_30.port_a_last_address = 8191,
		ram_block3a_30.port_a_logical_ram_depth = 32768,
		ram_block3a_30.port_a_logical_ram_width = 32,
		ram_block3a_30.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_30.port_b_address_clock = "clock1",
		ram_block3a_30.port_b_address_width = 13,
		ram_block3a_30.port_b_data_in_clock = "clock1",
		ram_block3a_30.port_b_data_out_clear = "none",
		ram_block3a_30.port_b_data_width = 1,
		ram_block3a_30.port_b_first_address = 0,
		ram_block3a_30.port_b_first_bit_number = 30,
		ram_block3a_30.port_b_last_address = 8191,
		ram_block3a_30.port_b_logical_ram_depth = 32768,
		ram_block3a_30.port_b_logical_ram_width = 32,
		ram_block3a_30.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_30.port_b_read_enable_clock = "clock1",
		ram_block3a_30.port_b_write_enable_clock = "clock1",
		ram_block3a_30.ram_block_type = "AUTO",
		ram_block3a_30.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_31
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[31]}),
	.portadataout(wire_ram_block3a_31portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[31]}),
	.portbdataout(wire_ram_block3a_31portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_31.clk0_core_clock_enable = "ena0",
		ram_block3a_31.clk0_input_clock_enable = "none",
		ram_block3a_31.clk0_output_clock_enable = "none",
		ram_block3a_31.clk1_core_clock_enable = "ena1",
		ram_block3a_31.clk1_input_clock_enable = "none",
		ram_block3a_31.connectivity_checking = "OFF",
		ram_block3a_31.init_file = "../../src/core/default_data.mif",
		ram_block3a_31.init_file_layout = "port_a",
		ram_block3a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_31.mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E4001000000000002000000001000000000000000110000000000,
		ram_block3a_31.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_31.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_31.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_31.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_31.operation_mode = "bidir_dual_port",
		ram_block3a_31.port_a_address_width = 13,
		ram_block3a_31.port_a_byte_enable_mask_width = 1,
		ram_block3a_31.port_a_byte_size = 1,
		ram_block3a_31.port_a_data_out_clear = "none",
		ram_block3a_31.port_a_data_out_clock = "clock0",
		ram_block3a_31.port_a_data_width = 1,
		ram_block3a_31.port_a_first_address = 0,
		ram_block3a_31.port_a_first_bit_number = 31,
		ram_block3a_31.port_a_last_address = 8191,
		ram_block3a_31.port_a_logical_ram_depth = 32768,
		ram_block3a_31.port_a_logical_ram_width = 32,
		ram_block3a_31.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_31.port_b_address_clock = "clock1",
		ram_block3a_31.port_b_address_width = 13,
		ram_block3a_31.port_b_data_in_clock = "clock1",
		ram_block3a_31.port_b_data_out_clear = "none",
		ram_block3a_31.port_b_data_width = 1,
		ram_block3a_31.port_b_first_address = 0,
		ram_block3a_31.port_b_first_bit_number = 31,
		ram_block3a_31.port_b_last_address = 8191,
		ram_block3a_31.port_b_logical_ram_depth = 32768,
		ram_block3a_31.port_b_logical_ram_width = 32,
		ram_block3a_31.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_31.port_b_read_enable_clock = "clock1",
		ram_block3a_31.port_b_write_enable_clock = "clock1",
		ram_block3a_31.ram_block_type = "AUTO",
		ram_block3a_31.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_32
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block3a_32portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block3a_32portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_32.clk0_core_clock_enable = "ena0",
		ram_block3a_32.clk0_input_clock_enable = "none",
		ram_block3a_32.clk0_output_clock_enable = "none",
		ram_block3a_32.clk1_core_clock_enable = "ena1",
		ram_block3a_32.clk1_input_clock_enable = "none",
		ram_block3a_32.connectivity_checking = "OFF",
		ram_block3a_32.init_file = "../../src/core/default_data.mif",
		ram_block3a_32.init_file_layout = "port_a",
		ram_block3a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_32.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_32.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_32.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_32.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_32.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_32.operation_mode = "bidir_dual_port",
		ram_block3a_32.port_a_address_width = 13,
		ram_block3a_32.port_a_byte_enable_mask_width = 1,
		ram_block3a_32.port_a_byte_size = 1,
		ram_block3a_32.port_a_data_out_clear = "none",
		ram_block3a_32.port_a_data_out_clock = "clock0",
		ram_block3a_32.port_a_data_width = 1,
		ram_block3a_32.port_a_first_address = 8192,
		ram_block3a_32.port_a_first_bit_number = 0,
		ram_block3a_32.port_a_last_address = 16383,
		ram_block3a_32.port_a_logical_ram_depth = 32768,
		ram_block3a_32.port_a_logical_ram_width = 32,
		ram_block3a_32.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_32.port_b_address_clock = "clock1",
		ram_block3a_32.port_b_address_width = 13,
		ram_block3a_32.port_b_data_in_clock = "clock1",
		ram_block3a_32.port_b_data_out_clear = "none",
		ram_block3a_32.port_b_data_width = 1,
		ram_block3a_32.port_b_first_address = 8192,
		ram_block3a_32.port_b_first_bit_number = 0,
		ram_block3a_32.port_b_last_address = 16383,
		ram_block3a_32.port_b_logical_ram_depth = 32768,
		ram_block3a_32.port_b_logical_ram_width = 32,
		ram_block3a_32.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_32.port_b_read_enable_clock = "clock1",
		ram_block3a_32.port_b_write_enable_clock = "clock1",
		ram_block3a_32.ram_block_type = "AUTO",
		ram_block3a_32.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_33
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block3a_33portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block3a_33portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_33.clk0_core_clock_enable = "ena0",
		ram_block3a_33.clk0_input_clock_enable = "none",
		ram_block3a_33.clk0_output_clock_enable = "none",
		ram_block3a_33.clk1_core_clock_enable = "ena1",
		ram_block3a_33.clk1_input_clock_enable = "none",
		ram_block3a_33.connectivity_checking = "OFF",
		ram_block3a_33.init_file = "../../src/core/default_data.mif",
		ram_block3a_33.init_file_layout = "port_a",
		ram_block3a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_33.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_33.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_33.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_33.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_33.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_33.operation_mode = "bidir_dual_port",
		ram_block3a_33.port_a_address_width = 13,
		ram_block3a_33.port_a_byte_enable_mask_width = 1,
		ram_block3a_33.port_a_byte_size = 1,
		ram_block3a_33.port_a_data_out_clear = "none",
		ram_block3a_33.port_a_data_out_clock = "clock0",
		ram_block3a_33.port_a_data_width = 1,
		ram_block3a_33.port_a_first_address = 8192,
		ram_block3a_33.port_a_first_bit_number = 1,
		ram_block3a_33.port_a_last_address = 16383,
		ram_block3a_33.port_a_logical_ram_depth = 32768,
		ram_block3a_33.port_a_logical_ram_width = 32,
		ram_block3a_33.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_33.port_b_address_clock = "clock1",
		ram_block3a_33.port_b_address_width = 13,
		ram_block3a_33.port_b_data_in_clock = "clock1",
		ram_block3a_33.port_b_data_out_clear = "none",
		ram_block3a_33.port_b_data_width = 1,
		ram_block3a_33.port_b_first_address = 8192,
		ram_block3a_33.port_b_first_bit_number = 1,
		ram_block3a_33.port_b_last_address = 16383,
		ram_block3a_33.port_b_logical_ram_depth = 32768,
		ram_block3a_33.port_b_logical_ram_width = 32,
		ram_block3a_33.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_33.port_b_read_enable_clock = "clock1",
		ram_block3a_33.port_b_write_enable_clock = "clock1",
		ram_block3a_33.ram_block_type = "AUTO",
		ram_block3a_33.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_34
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block3a_34portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block3a_34portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_34.clk0_core_clock_enable = "ena0",
		ram_block3a_34.clk0_input_clock_enable = "none",
		ram_block3a_34.clk0_output_clock_enable = "none",
		ram_block3a_34.clk1_core_clock_enable = "ena1",
		ram_block3a_34.clk1_input_clock_enable = "none",
		ram_block3a_34.connectivity_checking = "OFF",
		ram_block3a_34.init_file = "../../src/core/default_data.mif",
		ram_block3a_34.init_file_layout = "port_a",
		ram_block3a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_34.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_34.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_34.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_34.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_34.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_34.operation_mode = "bidir_dual_port",
		ram_block3a_34.port_a_address_width = 13,
		ram_block3a_34.port_a_byte_enable_mask_width = 1,
		ram_block3a_34.port_a_byte_size = 1,
		ram_block3a_34.port_a_data_out_clear = "none",
		ram_block3a_34.port_a_data_out_clock = "clock0",
		ram_block3a_34.port_a_data_width = 1,
		ram_block3a_34.port_a_first_address = 8192,
		ram_block3a_34.port_a_first_bit_number = 2,
		ram_block3a_34.port_a_last_address = 16383,
		ram_block3a_34.port_a_logical_ram_depth = 32768,
		ram_block3a_34.port_a_logical_ram_width = 32,
		ram_block3a_34.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_34.port_b_address_clock = "clock1",
		ram_block3a_34.port_b_address_width = 13,
		ram_block3a_34.port_b_data_in_clock = "clock1",
		ram_block3a_34.port_b_data_out_clear = "none",
		ram_block3a_34.port_b_data_width = 1,
		ram_block3a_34.port_b_first_address = 8192,
		ram_block3a_34.port_b_first_bit_number = 2,
		ram_block3a_34.port_b_last_address = 16383,
		ram_block3a_34.port_b_logical_ram_depth = 32768,
		ram_block3a_34.port_b_logical_ram_width = 32,
		ram_block3a_34.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_34.port_b_read_enable_clock = "clock1",
		ram_block3a_34.port_b_write_enable_clock = "clock1",
		ram_block3a_34.ram_block_type = "AUTO",
		ram_block3a_34.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_35
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block3a_35portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block3a_35portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_35.clk0_core_clock_enable = "ena0",
		ram_block3a_35.clk0_input_clock_enable = "none",
		ram_block3a_35.clk0_output_clock_enable = "none",
		ram_block3a_35.clk1_core_clock_enable = "ena1",
		ram_block3a_35.clk1_input_clock_enable = "none",
		ram_block3a_35.connectivity_checking = "OFF",
		ram_block3a_35.init_file = "../../src/core/default_data.mif",
		ram_block3a_35.init_file_layout = "port_a",
		ram_block3a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_35.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_35.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_35.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_35.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_35.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_35.operation_mode = "bidir_dual_port",
		ram_block3a_35.port_a_address_width = 13,
		ram_block3a_35.port_a_byte_enable_mask_width = 1,
		ram_block3a_35.port_a_byte_size = 1,
		ram_block3a_35.port_a_data_out_clear = "none",
		ram_block3a_35.port_a_data_out_clock = "clock0",
		ram_block3a_35.port_a_data_width = 1,
		ram_block3a_35.port_a_first_address = 8192,
		ram_block3a_35.port_a_first_bit_number = 3,
		ram_block3a_35.port_a_last_address = 16383,
		ram_block3a_35.port_a_logical_ram_depth = 32768,
		ram_block3a_35.port_a_logical_ram_width = 32,
		ram_block3a_35.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_35.port_b_address_clock = "clock1",
		ram_block3a_35.port_b_address_width = 13,
		ram_block3a_35.port_b_data_in_clock = "clock1",
		ram_block3a_35.port_b_data_out_clear = "none",
		ram_block3a_35.port_b_data_width = 1,
		ram_block3a_35.port_b_first_address = 8192,
		ram_block3a_35.port_b_first_bit_number = 3,
		ram_block3a_35.port_b_last_address = 16383,
		ram_block3a_35.port_b_logical_ram_depth = 32768,
		ram_block3a_35.port_b_logical_ram_width = 32,
		ram_block3a_35.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_35.port_b_read_enable_clock = "clock1",
		ram_block3a_35.port_b_write_enable_clock = "clock1",
		ram_block3a_35.ram_block_type = "AUTO",
		ram_block3a_35.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_36
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block3a_36portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block3a_36portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_36.clk0_core_clock_enable = "ena0",
		ram_block3a_36.clk0_input_clock_enable = "none",
		ram_block3a_36.clk0_output_clock_enable = "none",
		ram_block3a_36.clk1_core_clock_enable = "ena1",
		ram_block3a_36.clk1_input_clock_enable = "none",
		ram_block3a_36.connectivity_checking = "OFF",
		ram_block3a_36.init_file = "../../src/core/default_data.mif",
		ram_block3a_36.init_file_layout = "port_a",
		ram_block3a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_36.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_36.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_36.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_36.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_36.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_36.operation_mode = "bidir_dual_port",
		ram_block3a_36.port_a_address_width = 13,
		ram_block3a_36.port_a_byte_enable_mask_width = 1,
		ram_block3a_36.port_a_byte_size = 1,
		ram_block3a_36.port_a_data_out_clear = "none",
		ram_block3a_36.port_a_data_out_clock = "clock0",
		ram_block3a_36.port_a_data_width = 1,
		ram_block3a_36.port_a_first_address = 8192,
		ram_block3a_36.port_a_first_bit_number = 4,
		ram_block3a_36.port_a_last_address = 16383,
		ram_block3a_36.port_a_logical_ram_depth = 32768,
		ram_block3a_36.port_a_logical_ram_width = 32,
		ram_block3a_36.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_36.port_b_address_clock = "clock1",
		ram_block3a_36.port_b_address_width = 13,
		ram_block3a_36.port_b_data_in_clock = "clock1",
		ram_block3a_36.port_b_data_out_clear = "none",
		ram_block3a_36.port_b_data_width = 1,
		ram_block3a_36.port_b_first_address = 8192,
		ram_block3a_36.port_b_first_bit_number = 4,
		ram_block3a_36.port_b_last_address = 16383,
		ram_block3a_36.port_b_logical_ram_depth = 32768,
		ram_block3a_36.port_b_logical_ram_width = 32,
		ram_block3a_36.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_36.port_b_read_enable_clock = "clock1",
		ram_block3a_36.port_b_write_enable_clock = "clock1",
		ram_block3a_36.ram_block_type = "AUTO",
		ram_block3a_36.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_37
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block3a_37portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block3a_37portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_37.clk0_core_clock_enable = "ena0",
		ram_block3a_37.clk0_input_clock_enable = "none",
		ram_block3a_37.clk0_output_clock_enable = "none",
		ram_block3a_37.clk1_core_clock_enable = "ena1",
		ram_block3a_37.clk1_input_clock_enable = "none",
		ram_block3a_37.connectivity_checking = "OFF",
		ram_block3a_37.init_file = "../../src/core/default_data.mif",
		ram_block3a_37.init_file_layout = "port_a",
		ram_block3a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_37.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_37.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_37.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_37.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_37.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_37.operation_mode = "bidir_dual_port",
		ram_block3a_37.port_a_address_width = 13,
		ram_block3a_37.port_a_byte_enable_mask_width = 1,
		ram_block3a_37.port_a_byte_size = 1,
		ram_block3a_37.port_a_data_out_clear = "none",
		ram_block3a_37.port_a_data_out_clock = "clock0",
		ram_block3a_37.port_a_data_width = 1,
		ram_block3a_37.port_a_first_address = 8192,
		ram_block3a_37.port_a_first_bit_number = 5,
		ram_block3a_37.port_a_last_address = 16383,
		ram_block3a_37.port_a_logical_ram_depth = 32768,
		ram_block3a_37.port_a_logical_ram_width = 32,
		ram_block3a_37.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_37.port_b_address_clock = "clock1",
		ram_block3a_37.port_b_address_width = 13,
		ram_block3a_37.port_b_data_in_clock = "clock1",
		ram_block3a_37.port_b_data_out_clear = "none",
		ram_block3a_37.port_b_data_width = 1,
		ram_block3a_37.port_b_first_address = 8192,
		ram_block3a_37.port_b_first_bit_number = 5,
		ram_block3a_37.port_b_last_address = 16383,
		ram_block3a_37.port_b_logical_ram_depth = 32768,
		ram_block3a_37.port_b_logical_ram_width = 32,
		ram_block3a_37.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_37.port_b_read_enable_clock = "clock1",
		ram_block3a_37.port_b_write_enable_clock = "clock1",
		ram_block3a_37.ram_block_type = "AUTO",
		ram_block3a_37.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_38
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block3a_38portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block3a_38portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_38.clk0_core_clock_enable = "ena0",
		ram_block3a_38.clk0_input_clock_enable = "none",
		ram_block3a_38.clk0_output_clock_enable = "none",
		ram_block3a_38.clk1_core_clock_enable = "ena1",
		ram_block3a_38.clk1_input_clock_enable = "none",
		ram_block3a_38.connectivity_checking = "OFF",
		ram_block3a_38.init_file = "../../src/core/default_data.mif",
		ram_block3a_38.init_file_layout = "port_a",
		ram_block3a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_38.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_38.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_38.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_38.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_38.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_38.operation_mode = "bidir_dual_port",
		ram_block3a_38.port_a_address_width = 13,
		ram_block3a_38.port_a_byte_enable_mask_width = 1,
		ram_block3a_38.port_a_byte_size = 1,
		ram_block3a_38.port_a_data_out_clear = "none",
		ram_block3a_38.port_a_data_out_clock = "clock0",
		ram_block3a_38.port_a_data_width = 1,
		ram_block3a_38.port_a_first_address = 8192,
		ram_block3a_38.port_a_first_bit_number = 6,
		ram_block3a_38.port_a_last_address = 16383,
		ram_block3a_38.port_a_logical_ram_depth = 32768,
		ram_block3a_38.port_a_logical_ram_width = 32,
		ram_block3a_38.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_38.port_b_address_clock = "clock1",
		ram_block3a_38.port_b_address_width = 13,
		ram_block3a_38.port_b_data_in_clock = "clock1",
		ram_block3a_38.port_b_data_out_clear = "none",
		ram_block3a_38.port_b_data_width = 1,
		ram_block3a_38.port_b_first_address = 8192,
		ram_block3a_38.port_b_first_bit_number = 6,
		ram_block3a_38.port_b_last_address = 16383,
		ram_block3a_38.port_b_logical_ram_depth = 32768,
		ram_block3a_38.port_b_logical_ram_width = 32,
		ram_block3a_38.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_38.port_b_read_enable_clock = "clock1",
		ram_block3a_38.port_b_write_enable_clock = "clock1",
		ram_block3a_38.ram_block_type = "AUTO",
		ram_block3a_38.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_39
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block3a_39portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block3a_39portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_39.clk0_core_clock_enable = "ena0",
		ram_block3a_39.clk0_input_clock_enable = "none",
		ram_block3a_39.clk0_output_clock_enable = "none",
		ram_block3a_39.clk1_core_clock_enable = "ena1",
		ram_block3a_39.clk1_input_clock_enable = "none",
		ram_block3a_39.connectivity_checking = "OFF",
		ram_block3a_39.init_file = "../../src/core/default_data.mif",
		ram_block3a_39.init_file_layout = "port_a",
		ram_block3a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_39.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_39.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_39.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_39.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_39.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_39.operation_mode = "bidir_dual_port",
		ram_block3a_39.port_a_address_width = 13,
		ram_block3a_39.port_a_byte_enable_mask_width = 1,
		ram_block3a_39.port_a_byte_size = 1,
		ram_block3a_39.port_a_data_out_clear = "none",
		ram_block3a_39.port_a_data_out_clock = "clock0",
		ram_block3a_39.port_a_data_width = 1,
		ram_block3a_39.port_a_first_address = 8192,
		ram_block3a_39.port_a_first_bit_number = 7,
		ram_block3a_39.port_a_last_address = 16383,
		ram_block3a_39.port_a_logical_ram_depth = 32768,
		ram_block3a_39.port_a_logical_ram_width = 32,
		ram_block3a_39.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_39.port_b_address_clock = "clock1",
		ram_block3a_39.port_b_address_width = 13,
		ram_block3a_39.port_b_data_in_clock = "clock1",
		ram_block3a_39.port_b_data_out_clear = "none",
		ram_block3a_39.port_b_data_width = 1,
		ram_block3a_39.port_b_first_address = 8192,
		ram_block3a_39.port_b_first_bit_number = 7,
		ram_block3a_39.port_b_last_address = 16383,
		ram_block3a_39.port_b_logical_ram_depth = 32768,
		ram_block3a_39.port_b_logical_ram_width = 32,
		ram_block3a_39.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_39.port_b_read_enable_clock = "clock1",
		ram_block3a_39.port_b_write_enable_clock = "clock1",
		ram_block3a_39.ram_block_type = "AUTO",
		ram_block3a_39.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_40
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block3a_40portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block3a_40portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_40.clk0_core_clock_enable = "ena0",
		ram_block3a_40.clk0_input_clock_enable = "none",
		ram_block3a_40.clk0_output_clock_enable = "none",
		ram_block3a_40.clk1_core_clock_enable = "ena1",
		ram_block3a_40.clk1_input_clock_enable = "none",
		ram_block3a_40.connectivity_checking = "OFF",
		ram_block3a_40.init_file = "../../src/core/default_data.mif",
		ram_block3a_40.init_file_layout = "port_a",
		ram_block3a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_40.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_40.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_40.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_40.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_40.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_40.operation_mode = "bidir_dual_port",
		ram_block3a_40.port_a_address_width = 13,
		ram_block3a_40.port_a_byte_enable_mask_width = 1,
		ram_block3a_40.port_a_byte_size = 1,
		ram_block3a_40.port_a_data_out_clear = "none",
		ram_block3a_40.port_a_data_out_clock = "clock0",
		ram_block3a_40.port_a_data_width = 1,
		ram_block3a_40.port_a_first_address = 8192,
		ram_block3a_40.port_a_first_bit_number = 8,
		ram_block3a_40.port_a_last_address = 16383,
		ram_block3a_40.port_a_logical_ram_depth = 32768,
		ram_block3a_40.port_a_logical_ram_width = 32,
		ram_block3a_40.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_40.port_b_address_clock = "clock1",
		ram_block3a_40.port_b_address_width = 13,
		ram_block3a_40.port_b_data_in_clock = "clock1",
		ram_block3a_40.port_b_data_out_clear = "none",
		ram_block3a_40.port_b_data_width = 1,
		ram_block3a_40.port_b_first_address = 8192,
		ram_block3a_40.port_b_first_bit_number = 8,
		ram_block3a_40.port_b_last_address = 16383,
		ram_block3a_40.port_b_logical_ram_depth = 32768,
		ram_block3a_40.port_b_logical_ram_width = 32,
		ram_block3a_40.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_40.port_b_read_enable_clock = "clock1",
		ram_block3a_40.port_b_write_enable_clock = "clock1",
		ram_block3a_40.ram_block_type = "AUTO",
		ram_block3a_40.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_41
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block3a_41portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block3a_41portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_41.clk0_core_clock_enable = "ena0",
		ram_block3a_41.clk0_input_clock_enable = "none",
		ram_block3a_41.clk0_output_clock_enable = "none",
		ram_block3a_41.clk1_core_clock_enable = "ena1",
		ram_block3a_41.clk1_input_clock_enable = "none",
		ram_block3a_41.connectivity_checking = "OFF",
		ram_block3a_41.init_file = "../../src/core/default_data.mif",
		ram_block3a_41.init_file_layout = "port_a",
		ram_block3a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_41.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_41.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_41.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_41.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_41.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_41.operation_mode = "bidir_dual_port",
		ram_block3a_41.port_a_address_width = 13,
		ram_block3a_41.port_a_byte_enable_mask_width = 1,
		ram_block3a_41.port_a_byte_size = 1,
		ram_block3a_41.port_a_data_out_clear = "none",
		ram_block3a_41.port_a_data_out_clock = "clock0",
		ram_block3a_41.port_a_data_width = 1,
		ram_block3a_41.port_a_first_address = 8192,
		ram_block3a_41.port_a_first_bit_number = 9,
		ram_block3a_41.port_a_last_address = 16383,
		ram_block3a_41.port_a_logical_ram_depth = 32768,
		ram_block3a_41.port_a_logical_ram_width = 32,
		ram_block3a_41.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_41.port_b_address_clock = "clock1",
		ram_block3a_41.port_b_address_width = 13,
		ram_block3a_41.port_b_data_in_clock = "clock1",
		ram_block3a_41.port_b_data_out_clear = "none",
		ram_block3a_41.port_b_data_width = 1,
		ram_block3a_41.port_b_first_address = 8192,
		ram_block3a_41.port_b_first_bit_number = 9,
		ram_block3a_41.port_b_last_address = 16383,
		ram_block3a_41.port_b_logical_ram_depth = 32768,
		ram_block3a_41.port_b_logical_ram_width = 32,
		ram_block3a_41.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_41.port_b_read_enable_clock = "clock1",
		ram_block3a_41.port_b_write_enable_clock = "clock1",
		ram_block3a_41.ram_block_type = "AUTO",
		ram_block3a_41.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_42
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block3a_42portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block3a_42portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_42.clk0_core_clock_enable = "ena0",
		ram_block3a_42.clk0_input_clock_enable = "none",
		ram_block3a_42.clk0_output_clock_enable = "none",
		ram_block3a_42.clk1_core_clock_enable = "ena1",
		ram_block3a_42.clk1_input_clock_enable = "none",
		ram_block3a_42.connectivity_checking = "OFF",
		ram_block3a_42.init_file = "../../src/core/default_data.mif",
		ram_block3a_42.init_file_layout = "port_a",
		ram_block3a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_42.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_42.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_42.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_42.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_42.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_42.operation_mode = "bidir_dual_port",
		ram_block3a_42.port_a_address_width = 13,
		ram_block3a_42.port_a_byte_enable_mask_width = 1,
		ram_block3a_42.port_a_byte_size = 1,
		ram_block3a_42.port_a_data_out_clear = "none",
		ram_block3a_42.port_a_data_out_clock = "clock0",
		ram_block3a_42.port_a_data_width = 1,
		ram_block3a_42.port_a_first_address = 8192,
		ram_block3a_42.port_a_first_bit_number = 10,
		ram_block3a_42.port_a_last_address = 16383,
		ram_block3a_42.port_a_logical_ram_depth = 32768,
		ram_block3a_42.port_a_logical_ram_width = 32,
		ram_block3a_42.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_42.port_b_address_clock = "clock1",
		ram_block3a_42.port_b_address_width = 13,
		ram_block3a_42.port_b_data_in_clock = "clock1",
		ram_block3a_42.port_b_data_out_clear = "none",
		ram_block3a_42.port_b_data_width = 1,
		ram_block3a_42.port_b_first_address = 8192,
		ram_block3a_42.port_b_first_bit_number = 10,
		ram_block3a_42.port_b_last_address = 16383,
		ram_block3a_42.port_b_logical_ram_depth = 32768,
		ram_block3a_42.port_b_logical_ram_width = 32,
		ram_block3a_42.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_42.port_b_read_enable_clock = "clock1",
		ram_block3a_42.port_b_write_enable_clock = "clock1",
		ram_block3a_42.ram_block_type = "AUTO",
		ram_block3a_42.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_43
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block3a_43portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block3a_43portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_43.clk0_core_clock_enable = "ena0",
		ram_block3a_43.clk0_input_clock_enable = "none",
		ram_block3a_43.clk0_output_clock_enable = "none",
		ram_block3a_43.clk1_core_clock_enable = "ena1",
		ram_block3a_43.clk1_input_clock_enable = "none",
		ram_block3a_43.connectivity_checking = "OFF",
		ram_block3a_43.init_file = "../../src/core/default_data.mif",
		ram_block3a_43.init_file_layout = "port_a",
		ram_block3a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_43.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_43.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_43.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_43.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_43.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_43.operation_mode = "bidir_dual_port",
		ram_block3a_43.port_a_address_width = 13,
		ram_block3a_43.port_a_byte_enable_mask_width = 1,
		ram_block3a_43.port_a_byte_size = 1,
		ram_block3a_43.port_a_data_out_clear = "none",
		ram_block3a_43.port_a_data_out_clock = "clock0",
		ram_block3a_43.port_a_data_width = 1,
		ram_block3a_43.port_a_first_address = 8192,
		ram_block3a_43.port_a_first_bit_number = 11,
		ram_block3a_43.port_a_last_address = 16383,
		ram_block3a_43.port_a_logical_ram_depth = 32768,
		ram_block3a_43.port_a_logical_ram_width = 32,
		ram_block3a_43.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_43.port_b_address_clock = "clock1",
		ram_block3a_43.port_b_address_width = 13,
		ram_block3a_43.port_b_data_in_clock = "clock1",
		ram_block3a_43.port_b_data_out_clear = "none",
		ram_block3a_43.port_b_data_width = 1,
		ram_block3a_43.port_b_first_address = 8192,
		ram_block3a_43.port_b_first_bit_number = 11,
		ram_block3a_43.port_b_last_address = 16383,
		ram_block3a_43.port_b_logical_ram_depth = 32768,
		ram_block3a_43.port_b_logical_ram_width = 32,
		ram_block3a_43.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_43.port_b_read_enable_clock = "clock1",
		ram_block3a_43.port_b_write_enable_clock = "clock1",
		ram_block3a_43.ram_block_type = "AUTO",
		ram_block3a_43.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_44
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block3a_44portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block3a_44portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_44.clk0_core_clock_enable = "ena0",
		ram_block3a_44.clk0_input_clock_enable = "none",
		ram_block3a_44.clk0_output_clock_enable = "none",
		ram_block3a_44.clk1_core_clock_enable = "ena1",
		ram_block3a_44.clk1_input_clock_enable = "none",
		ram_block3a_44.connectivity_checking = "OFF",
		ram_block3a_44.init_file = "../../src/core/default_data.mif",
		ram_block3a_44.init_file_layout = "port_a",
		ram_block3a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_44.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_44.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_44.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_44.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_44.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_44.operation_mode = "bidir_dual_port",
		ram_block3a_44.port_a_address_width = 13,
		ram_block3a_44.port_a_byte_enable_mask_width = 1,
		ram_block3a_44.port_a_byte_size = 1,
		ram_block3a_44.port_a_data_out_clear = "none",
		ram_block3a_44.port_a_data_out_clock = "clock0",
		ram_block3a_44.port_a_data_width = 1,
		ram_block3a_44.port_a_first_address = 8192,
		ram_block3a_44.port_a_first_bit_number = 12,
		ram_block3a_44.port_a_last_address = 16383,
		ram_block3a_44.port_a_logical_ram_depth = 32768,
		ram_block3a_44.port_a_logical_ram_width = 32,
		ram_block3a_44.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_44.port_b_address_clock = "clock1",
		ram_block3a_44.port_b_address_width = 13,
		ram_block3a_44.port_b_data_in_clock = "clock1",
		ram_block3a_44.port_b_data_out_clear = "none",
		ram_block3a_44.port_b_data_width = 1,
		ram_block3a_44.port_b_first_address = 8192,
		ram_block3a_44.port_b_first_bit_number = 12,
		ram_block3a_44.port_b_last_address = 16383,
		ram_block3a_44.port_b_logical_ram_depth = 32768,
		ram_block3a_44.port_b_logical_ram_width = 32,
		ram_block3a_44.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_44.port_b_read_enable_clock = "clock1",
		ram_block3a_44.port_b_write_enable_clock = "clock1",
		ram_block3a_44.ram_block_type = "AUTO",
		ram_block3a_44.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_45
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block3a_45portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block3a_45portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_45.clk0_core_clock_enable = "ena0",
		ram_block3a_45.clk0_input_clock_enable = "none",
		ram_block3a_45.clk0_output_clock_enable = "none",
		ram_block3a_45.clk1_core_clock_enable = "ena1",
		ram_block3a_45.clk1_input_clock_enable = "none",
		ram_block3a_45.connectivity_checking = "OFF",
		ram_block3a_45.init_file = "../../src/core/default_data.mif",
		ram_block3a_45.init_file_layout = "port_a",
		ram_block3a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_45.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_45.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_45.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_45.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_45.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_45.operation_mode = "bidir_dual_port",
		ram_block3a_45.port_a_address_width = 13,
		ram_block3a_45.port_a_byte_enable_mask_width = 1,
		ram_block3a_45.port_a_byte_size = 1,
		ram_block3a_45.port_a_data_out_clear = "none",
		ram_block3a_45.port_a_data_out_clock = "clock0",
		ram_block3a_45.port_a_data_width = 1,
		ram_block3a_45.port_a_first_address = 8192,
		ram_block3a_45.port_a_first_bit_number = 13,
		ram_block3a_45.port_a_last_address = 16383,
		ram_block3a_45.port_a_logical_ram_depth = 32768,
		ram_block3a_45.port_a_logical_ram_width = 32,
		ram_block3a_45.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_45.port_b_address_clock = "clock1",
		ram_block3a_45.port_b_address_width = 13,
		ram_block3a_45.port_b_data_in_clock = "clock1",
		ram_block3a_45.port_b_data_out_clear = "none",
		ram_block3a_45.port_b_data_width = 1,
		ram_block3a_45.port_b_first_address = 8192,
		ram_block3a_45.port_b_first_bit_number = 13,
		ram_block3a_45.port_b_last_address = 16383,
		ram_block3a_45.port_b_logical_ram_depth = 32768,
		ram_block3a_45.port_b_logical_ram_width = 32,
		ram_block3a_45.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_45.port_b_read_enable_clock = "clock1",
		ram_block3a_45.port_b_write_enable_clock = "clock1",
		ram_block3a_45.ram_block_type = "AUTO",
		ram_block3a_45.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_46
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block3a_46portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block3a_46portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_46.clk0_core_clock_enable = "ena0",
		ram_block3a_46.clk0_input_clock_enable = "none",
		ram_block3a_46.clk0_output_clock_enable = "none",
		ram_block3a_46.clk1_core_clock_enable = "ena1",
		ram_block3a_46.clk1_input_clock_enable = "none",
		ram_block3a_46.connectivity_checking = "OFF",
		ram_block3a_46.init_file = "../../src/core/default_data.mif",
		ram_block3a_46.init_file_layout = "port_a",
		ram_block3a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_46.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_46.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_46.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_46.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_46.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_46.operation_mode = "bidir_dual_port",
		ram_block3a_46.port_a_address_width = 13,
		ram_block3a_46.port_a_byte_enable_mask_width = 1,
		ram_block3a_46.port_a_byte_size = 1,
		ram_block3a_46.port_a_data_out_clear = "none",
		ram_block3a_46.port_a_data_out_clock = "clock0",
		ram_block3a_46.port_a_data_width = 1,
		ram_block3a_46.port_a_first_address = 8192,
		ram_block3a_46.port_a_first_bit_number = 14,
		ram_block3a_46.port_a_last_address = 16383,
		ram_block3a_46.port_a_logical_ram_depth = 32768,
		ram_block3a_46.port_a_logical_ram_width = 32,
		ram_block3a_46.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_46.port_b_address_clock = "clock1",
		ram_block3a_46.port_b_address_width = 13,
		ram_block3a_46.port_b_data_in_clock = "clock1",
		ram_block3a_46.port_b_data_out_clear = "none",
		ram_block3a_46.port_b_data_width = 1,
		ram_block3a_46.port_b_first_address = 8192,
		ram_block3a_46.port_b_first_bit_number = 14,
		ram_block3a_46.port_b_last_address = 16383,
		ram_block3a_46.port_b_logical_ram_depth = 32768,
		ram_block3a_46.port_b_logical_ram_width = 32,
		ram_block3a_46.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_46.port_b_read_enable_clock = "clock1",
		ram_block3a_46.port_b_write_enable_clock = "clock1",
		ram_block3a_46.ram_block_type = "AUTO",
		ram_block3a_46.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_47
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block3a_47portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block3a_47portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_47.clk0_core_clock_enable = "ena0",
		ram_block3a_47.clk0_input_clock_enable = "none",
		ram_block3a_47.clk0_output_clock_enable = "none",
		ram_block3a_47.clk1_core_clock_enable = "ena1",
		ram_block3a_47.clk1_input_clock_enable = "none",
		ram_block3a_47.connectivity_checking = "OFF",
		ram_block3a_47.init_file = "../../src/core/default_data.mif",
		ram_block3a_47.init_file_layout = "port_a",
		ram_block3a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_47.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_47.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_47.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_47.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_47.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_47.operation_mode = "bidir_dual_port",
		ram_block3a_47.port_a_address_width = 13,
		ram_block3a_47.port_a_byte_enable_mask_width = 1,
		ram_block3a_47.port_a_byte_size = 1,
		ram_block3a_47.port_a_data_out_clear = "none",
		ram_block3a_47.port_a_data_out_clock = "clock0",
		ram_block3a_47.port_a_data_width = 1,
		ram_block3a_47.port_a_first_address = 8192,
		ram_block3a_47.port_a_first_bit_number = 15,
		ram_block3a_47.port_a_last_address = 16383,
		ram_block3a_47.port_a_logical_ram_depth = 32768,
		ram_block3a_47.port_a_logical_ram_width = 32,
		ram_block3a_47.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_47.port_b_address_clock = "clock1",
		ram_block3a_47.port_b_address_width = 13,
		ram_block3a_47.port_b_data_in_clock = "clock1",
		ram_block3a_47.port_b_data_out_clear = "none",
		ram_block3a_47.port_b_data_width = 1,
		ram_block3a_47.port_b_first_address = 8192,
		ram_block3a_47.port_b_first_bit_number = 15,
		ram_block3a_47.port_b_last_address = 16383,
		ram_block3a_47.port_b_logical_ram_depth = 32768,
		ram_block3a_47.port_b_logical_ram_width = 32,
		ram_block3a_47.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_47.port_b_read_enable_clock = "clock1",
		ram_block3a_47.port_b_write_enable_clock = "clock1",
		ram_block3a_47.ram_block_type = "AUTO",
		ram_block3a_47.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_48
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[16]}),
	.portadataout(wire_ram_block3a_48portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[16]}),
	.portbdataout(wire_ram_block3a_48portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_48.clk0_core_clock_enable = "ena0",
		ram_block3a_48.clk0_input_clock_enable = "none",
		ram_block3a_48.clk0_output_clock_enable = "none",
		ram_block3a_48.clk1_core_clock_enable = "ena1",
		ram_block3a_48.clk1_input_clock_enable = "none",
		ram_block3a_48.connectivity_checking = "OFF",
		ram_block3a_48.init_file = "../../src/core/default_data.mif",
		ram_block3a_48.init_file_layout = "port_a",
		ram_block3a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_48.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_48.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_48.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_48.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_48.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_48.operation_mode = "bidir_dual_port",
		ram_block3a_48.port_a_address_width = 13,
		ram_block3a_48.port_a_byte_enable_mask_width = 1,
		ram_block3a_48.port_a_byte_size = 1,
		ram_block3a_48.port_a_data_out_clear = "none",
		ram_block3a_48.port_a_data_out_clock = "clock0",
		ram_block3a_48.port_a_data_width = 1,
		ram_block3a_48.port_a_first_address = 8192,
		ram_block3a_48.port_a_first_bit_number = 16,
		ram_block3a_48.port_a_last_address = 16383,
		ram_block3a_48.port_a_logical_ram_depth = 32768,
		ram_block3a_48.port_a_logical_ram_width = 32,
		ram_block3a_48.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_48.port_b_address_clock = "clock1",
		ram_block3a_48.port_b_address_width = 13,
		ram_block3a_48.port_b_data_in_clock = "clock1",
		ram_block3a_48.port_b_data_out_clear = "none",
		ram_block3a_48.port_b_data_width = 1,
		ram_block3a_48.port_b_first_address = 8192,
		ram_block3a_48.port_b_first_bit_number = 16,
		ram_block3a_48.port_b_last_address = 16383,
		ram_block3a_48.port_b_logical_ram_depth = 32768,
		ram_block3a_48.port_b_logical_ram_width = 32,
		ram_block3a_48.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_48.port_b_read_enable_clock = "clock1",
		ram_block3a_48.port_b_write_enable_clock = "clock1",
		ram_block3a_48.ram_block_type = "AUTO",
		ram_block3a_48.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_49
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[17]}),
	.portadataout(wire_ram_block3a_49portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[17]}),
	.portbdataout(wire_ram_block3a_49portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_49.clk0_core_clock_enable = "ena0",
		ram_block3a_49.clk0_input_clock_enable = "none",
		ram_block3a_49.clk0_output_clock_enable = "none",
		ram_block3a_49.clk1_core_clock_enable = "ena1",
		ram_block3a_49.clk1_input_clock_enable = "none",
		ram_block3a_49.connectivity_checking = "OFF",
		ram_block3a_49.init_file = "../../src/core/default_data.mif",
		ram_block3a_49.init_file_layout = "port_a",
		ram_block3a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_49.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_49.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_49.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_49.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_49.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_49.operation_mode = "bidir_dual_port",
		ram_block3a_49.port_a_address_width = 13,
		ram_block3a_49.port_a_byte_enable_mask_width = 1,
		ram_block3a_49.port_a_byte_size = 1,
		ram_block3a_49.port_a_data_out_clear = "none",
		ram_block3a_49.port_a_data_out_clock = "clock0",
		ram_block3a_49.port_a_data_width = 1,
		ram_block3a_49.port_a_first_address = 8192,
		ram_block3a_49.port_a_first_bit_number = 17,
		ram_block3a_49.port_a_last_address = 16383,
		ram_block3a_49.port_a_logical_ram_depth = 32768,
		ram_block3a_49.port_a_logical_ram_width = 32,
		ram_block3a_49.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_49.port_b_address_clock = "clock1",
		ram_block3a_49.port_b_address_width = 13,
		ram_block3a_49.port_b_data_in_clock = "clock1",
		ram_block3a_49.port_b_data_out_clear = "none",
		ram_block3a_49.port_b_data_width = 1,
		ram_block3a_49.port_b_first_address = 8192,
		ram_block3a_49.port_b_first_bit_number = 17,
		ram_block3a_49.port_b_last_address = 16383,
		ram_block3a_49.port_b_logical_ram_depth = 32768,
		ram_block3a_49.port_b_logical_ram_width = 32,
		ram_block3a_49.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_49.port_b_read_enable_clock = "clock1",
		ram_block3a_49.port_b_write_enable_clock = "clock1",
		ram_block3a_49.ram_block_type = "AUTO",
		ram_block3a_49.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_50
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[18]}),
	.portadataout(wire_ram_block3a_50portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[18]}),
	.portbdataout(wire_ram_block3a_50portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_50.clk0_core_clock_enable = "ena0",
		ram_block3a_50.clk0_input_clock_enable = "none",
		ram_block3a_50.clk0_output_clock_enable = "none",
		ram_block3a_50.clk1_core_clock_enable = "ena1",
		ram_block3a_50.clk1_input_clock_enable = "none",
		ram_block3a_50.connectivity_checking = "OFF",
		ram_block3a_50.init_file = "../../src/core/default_data.mif",
		ram_block3a_50.init_file_layout = "port_a",
		ram_block3a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_50.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_50.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_50.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_50.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_50.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_50.operation_mode = "bidir_dual_port",
		ram_block3a_50.port_a_address_width = 13,
		ram_block3a_50.port_a_byte_enable_mask_width = 1,
		ram_block3a_50.port_a_byte_size = 1,
		ram_block3a_50.port_a_data_out_clear = "none",
		ram_block3a_50.port_a_data_out_clock = "clock0",
		ram_block3a_50.port_a_data_width = 1,
		ram_block3a_50.port_a_first_address = 8192,
		ram_block3a_50.port_a_first_bit_number = 18,
		ram_block3a_50.port_a_last_address = 16383,
		ram_block3a_50.port_a_logical_ram_depth = 32768,
		ram_block3a_50.port_a_logical_ram_width = 32,
		ram_block3a_50.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_50.port_b_address_clock = "clock1",
		ram_block3a_50.port_b_address_width = 13,
		ram_block3a_50.port_b_data_in_clock = "clock1",
		ram_block3a_50.port_b_data_out_clear = "none",
		ram_block3a_50.port_b_data_width = 1,
		ram_block3a_50.port_b_first_address = 8192,
		ram_block3a_50.port_b_first_bit_number = 18,
		ram_block3a_50.port_b_last_address = 16383,
		ram_block3a_50.port_b_logical_ram_depth = 32768,
		ram_block3a_50.port_b_logical_ram_width = 32,
		ram_block3a_50.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_50.port_b_read_enable_clock = "clock1",
		ram_block3a_50.port_b_write_enable_clock = "clock1",
		ram_block3a_50.ram_block_type = "AUTO",
		ram_block3a_50.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_51
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[19]}),
	.portadataout(wire_ram_block3a_51portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[19]}),
	.portbdataout(wire_ram_block3a_51portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_51.clk0_core_clock_enable = "ena0",
		ram_block3a_51.clk0_input_clock_enable = "none",
		ram_block3a_51.clk0_output_clock_enable = "none",
		ram_block3a_51.clk1_core_clock_enable = "ena1",
		ram_block3a_51.clk1_input_clock_enable = "none",
		ram_block3a_51.connectivity_checking = "OFF",
		ram_block3a_51.init_file = "../../src/core/default_data.mif",
		ram_block3a_51.init_file_layout = "port_a",
		ram_block3a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_51.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_51.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_51.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_51.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_51.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_51.operation_mode = "bidir_dual_port",
		ram_block3a_51.port_a_address_width = 13,
		ram_block3a_51.port_a_byte_enable_mask_width = 1,
		ram_block3a_51.port_a_byte_size = 1,
		ram_block3a_51.port_a_data_out_clear = "none",
		ram_block3a_51.port_a_data_out_clock = "clock0",
		ram_block3a_51.port_a_data_width = 1,
		ram_block3a_51.port_a_first_address = 8192,
		ram_block3a_51.port_a_first_bit_number = 19,
		ram_block3a_51.port_a_last_address = 16383,
		ram_block3a_51.port_a_logical_ram_depth = 32768,
		ram_block3a_51.port_a_logical_ram_width = 32,
		ram_block3a_51.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_51.port_b_address_clock = "clock1",
		ram_block3a_51.port_b_address_width = 13,
		ram_block3a_51.port_b_data_in_clock = "clock1",
		ram_block3a_51.port_b_data_out_clear = "none",
		ram_block3a_51.port_b_data_width = 1,
		ram_block3a_51.port_b_first_address = 8192,
		ram_block3a_51.port_b_first_bit_number = 19,
		ram_block3a_51.port_b_last_address = 16383,
		ram_block3a_51.port_b_logical_ram_depth = 32768,
		ram_block3a_51.port_b_logical_ram_width = 32,
		ram_block3a_51.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_51.port_b_read_enable_clock = "clock1",
		ram_block3a_51.port_b_write_enable_clock = "clock1",
		ram_block3a_51.ram_block_type = "AUTO",
		ram_block3a_51.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_52
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[20]}),
	.portadataout(wire_ram_block3a_52portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[20]}),
	.portbdataout(wire_ram_block3a_52portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_52.clk0_core_clock_enable = "ena0",
		ram_block3a_52.clk0_input_clock_enable = "none",
		ram_block3a_52.clk0_output_clock_enable = "none",
		ram_block3a_52.clk1_core_clock_enable = "ena1",
		ram_block3a_52.clk1_input_clock_enable = "none",
		ram_block3a_52.connectivity_checking = "OFF",
		ram_block3a_52.init_file = "../../src/core/default_data.mif",
		ram_block3a_52.init_file_layout = "port_a",
		ram_block3a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_52.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_52.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_52.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_52.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_52.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_52.operation_mode = "bidir_dual_port",
		ram_block3a_52.port_a_address_width = 13,
		ram_block3a_52.port_a_byte_enable_mask_width = 1,
		ram_block3a_52.port_a_byte_size = 1,
		ram_block3a_52.port_a_data_out_clear = "none",
		ram_block3a_52.port_a_data_out_clock = "clock0",
		ram_block3a_52.port_a_data_width = 1,
		ram_block3a_52.port_a_first_address = 8192,
		ram_block3a_52.port_a_first_bit_number = 20,
		ram_block3a_52.port_a_last_address = 16383,
		ram_block3a_52.port_a_logical_ram_depth = 32768,
		ram_block3a_52.port_a_logical_ram_width = 32,
		ram_block3a_52.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_52.port_b_address_clock = "clock1",
		ram_block3a_52.port_b_address_width = 13,
		ram_block3a_52.port_b_data_in_clock = "clock1",
		ram_block3a_52.port_b_data_out_clear = "none",
		ram_block3a_52.port_b_data_width = 1,
		ram_block3a_52.port_b_first_address = 8192,
		ram_block3a_52.port_b_first_bit_number = 20,
		ram_block3a_52.port_b_last_address = 16383,
		ram_block3a_52.port_b_logical_ram_depth = 32768,
		ram_block3a_52.port_b_logical_ram_width = 32,
		ram_block3a_52.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_52.port_b_read_enable_clock = "clock1",
		ram_block3a_52.port_b_write_enable_clock = "clock1",
		ram_block3a_52.ram_block_type = "AUTO",
		ram_block3a_52.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_53
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[21]}),
	.portadataout(wire_ram_block3a_53portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[21]}),
	.portbdataout(wire_ram_block3a_53portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_53.clk0_core_clock_enable = "ena0",
		ram_block3a_53.clk0_input_clock_enable = "none",
		ram_block3a_53.clk0_output_clock_enable = "none",
		ram_block3a_53.clk1_core_clock_enable = "ena1",
		ram_block3a_53.clk1_input_clock_enable = "none",
		ram_block3a_53.connectivity_checking = "OFF",
		ram_block3a_53.init_file = "../../src/core/default_data.mif",
		ram_block3a_53.init_file_layout = "port_a",
		ram_block3a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_53.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_53.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_53.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_53.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_53.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_53.operation_mode = "bidir_dual_port",
		ram_block3a_53.port_a_address_width = 13,
		ram_block3a_53.port_a_byte_enable_mask_width = 1,
		ram_block3a_53.port_a_byte_size = 1,
		ram_block3a_53.port_a_data_out_clear = "none",
		ram_block3a_53.port_a_data_out_clock = "clock0",
		ram_block3a_53.port_a_data_width = 1,
		ram_block3a_53.port_a_first_address = 8192,
		ram_block3a_53.port_a_first_bit_number = 21,
		ram_block3a_53.port_a_last_address = 16383,
		ram_block3a_53.port_a_logical_ram_depth = 32768,
		ram_block3a_53.port_a_logical_ram_width = 32,
		ram_block3a_53.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_53.port_b_address_clock = "clock1",
		ram_block3a_53.port_b_address_width = 13,
		ram_block3a_53.port_b_data_in_clock = "clock1",
		ram_block3a_53.port_b_data_out_clear = "none",
		ram_block3a_53.port_b_data_width = 1,
		ram_block3a_53.port_b_first_address = 8192,
		ram_block3a_53.port_b_first_bit_number = 21,
		ram_block3a_53.port_b_last_address = 16383,
		ram_block3a_53.port_b_logical_ram_depth = 32768,
		ram_block3a_53.port_b_logical_ram_width = 32,
		ram_block3a_53.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_53.port_b_read_enable_clock = "clock1",
		ram_block3a_53.port_b_write_enable_clock = "clock1",
		ram_block3a_53.ram_block_type = "AUTO",
		ram_block3a_53.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_54
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[22]}),
	.portadataout(wire_ram_block3a_54portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[22]}),
	.portbdataout(wire_ram_block3a_54portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_54.clk0_core_clock_enable = "ena0",
		ram_block3a_54.clk0_input_clock_enable = "none",
		ram_block3a_54.clk0_output_clock_enable = "none",
		ram_block3a_54.clk1_core_clock_enable = "ena1",
		ram_block3a_54.clk1_input_clock_enable = "none",
		ram_block3a_54.connectivity_checking = "OFF",
		ram_block3a_54.init_file = "../../src/core/default_data.mif",
		ram_block3a_54.init_file_layout = "port_a",
		ram_block3a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_54.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_54.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_54.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_54.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_54.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_54.operation_mode = "bidir_dual_port",
		ram_block3a_54.port_a_address_width = 13,
		ram_block3a_54.port_a_byte_enable_mask_width = 1,
		ram_block3a_54.port_a_byte_size = 1,
		ram_block3a_54.port_a_data_out_clear = "none",
		ram_block3a_54.port_a_data_out_clock = "clock0",
		ram_block3a_54.port_a_data_width = 1,
		ram_block3a_54.port_a_first_address = 8192,
		ram_block3a_54.port_a_first_bit_number = 22,
		ram_block3a_54.port_a_last_address = 16383,
		ram_block3a_54.port_a_logical_ram_depth = 32768,
		ram_block3a_54.port_a_logical_ram_width = 32,
		ram_block3a_54.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_54.port_b_address_clock = "clock1",
		ram_block3a_54.port_b_address_width = 13,
		ram_block3a_54.port_b_data_in_clock = "clock1",
		ram_block3a_54.port_b_data_out_clear = "none",
		ram_block3a_54.port_b_data_width = 1,
		ram_block3a_54.port_b_first_address = 8192,
		ram_block3a_54.port_b_first_bit_number = 22,
		ram_block3a_54.port_b_last_address = 16383,
		ram_block3a_54.port_b_logical_ram_depth = 32768,
		ram_block3a_54.port_b_logical_ram_width = 32,
		ram_block3a_54.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_54.port_b_read_enable_clock = "clock1",
		ram_block3a_54.port_b_write_enable_clock = "clock1",
		ram_block3a_54.ram_block_type = "AUTO",
		ram_block3a_54.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_55
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[23]}),
	.portadataout(wire_ram_block3a_55portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[23]}),
	.portbdataout(wire_ram_block3a_55portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_55.clk0_core_clock_enable = "ena0",
		ram_block3a_55.clk0_input_clock_enable = "none",
		ram_block3a_55.clk0_output_clock_enable = "none",
		ram_block3a_55.clk1_core_clock_enable = "ena1",
		ram_block3a_55.clk1_input_clock_enable = "none",
		ram_block3a_55.connectivity_checking = "OFF",
		ram_block3a_55.init_file = "../../src/core/default_data.mif",
		ram_block3a_55.init_file_layout = "port_a",
		ram_block3a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_55.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_55.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_55.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_55.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_55.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_55.operation_mode = "bidir_dual_port",
		ram_block3a_55.port_a_address_width = 13,
		ram_block3a_55.port_a_byte_enable_mask_width = 1,
		ram_block3a_55.port_a_byte_size = 1,
		ram_block3a_55.port_a_data_out_clear = "none",
		ram_block3a_55.port_a_data_out_clock = "clock0",
		ram_block3a_55.port_a_data_width = 1,
		ram_block3a_55.port_a_first_address = 8192,
		ram_block3a_55.port_a_first_bit_number = 23,
		ram_block3a_55.port_a_last_address = 16383,
		ram_block3a_55.port_a_logical_ram_depth = 32768,
		ram_block3a_55.port_a_logical_ram_width = 32,
		ram_block3a_55.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_55.port_b_address_clock = "clock1",
		ram_block3a_55.port_b_address_width = 13,
		ram_block3a_55.port_b_data_in_clock = "clock1",
		ram_block3a_55.port_b_data_out_clear = "none",
		ram_block3a_55.port_b_data_width = 1,
		ram_block3a_55.port_b_first_address = 8192,
		ram_block3a_55.port_b_first_bit_number = 23,
		ram_block3a_55.port_b_last_address = 16383,
		ram_block3a_55.port_b_logical_ram_depth = 32768,
		ram_block3a_55.port_b_logical_ram_width = 32,
		ram_block3a_55.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_55.port_b_read_enable_clock = "clock1",
		ram_block3a_55.port_b_write_enable_clock = "clock1",
		ram_block3a_55.ram_block_type = "AUTO",
		ram_block3a_55.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_56
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[24]}),
	.portadataout(wire_ram_block3a_56portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[24]}),
	.portbdataout(wire_ram_block3a_56portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_56.clk0_core_clock_enable = "ena0",
		ram_block3a_56.clk0_input_clock_enable = "none",
		ram_block3a_56.clk0_output_clock_enable = "none",
		ram_block3a_56.clk1_core_clock_enable = "ena1",
		ram_block3a_56.clk1_input_clock_enable = "none",
		ram_block3a_56.connectivity_checking = "OFF",
		ram_block3a_56.init_file = "../../src/core/default_data.mif",
		ram_block3a_56.init_file_layout = "port_a",
		ram_block3a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_56.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_56.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_56.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_56.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_56.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_56.operation_mode = "bidir_dual_port",
		ram_block3a_56.port_a_address_width = 13,
		ram_block3a_56.port_a_byte_enable_mask_width = 1,
		ram_block3a_56.port_a_byte_size = 1,
		ram_block3a_56.port_a_data_out_clear = "none",
		ram_block3a_56.port_a_data_out_clock = "clock0",
		ram_block3a_56.port_a_data_width = 1,
		ram_block3a_56.port_a_first_address = 8192,
		ram_block3a_56.port_a_first_bit_number = 24,
		ram_block3a_56.port_a_last_address = 16383,
		ram_block3a_56.port_a_logical_ram_depth = 32768,
		ram_block3a_56.port_a_logical_ram_width = 32,
		ram_block3a_56.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_56.port_b_address_clock = "clock1",
		ram_block3a_56.port_b_address_width = 13,
		ram_block3a_56.port_b_data_in_clock = "clock1",
		ram_block3a_56.port_b_data_out_clear = "none",
		ram_block3a_56.port_b_data_width = 1,
		ram_block3a_56.port_b_first_address = 8192,
		ram_block3a_56.port_b_first_bit_number = 24,
		ram_block3a_56.port_b_last_address = 16383,
		ram_block3a_56.port_b_logical_ram_depth = 32768,
		ram_block3a_56.port_b_logical_ram_width = 32,
		ram_block3a_56.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_56.port_b_read_enable_clock = "clock1",
		ram_block3a_56.port_b_write_enable_clock = "clock1",
		ram_block3a_56.ram_block_type = "AUTO",
		ram_block3a_56.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_57
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[25]}),
	.portadataout(wire_ram_block3a_57portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[25]}),
	.portbdataout(wire_ram_block3a_57portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_57.clk0_core_clock_enable = "ena0",
		ram_block3a_57.clk0_input_clock_enable = "none",
		ram_block3a_57.clk0_output_clock_enable = "none",
		ram_block3a_57.clk1_core_clock_enable = "ena1",
		ram_block3a_57.clk1_input_clock_enable = "none",
		ram_block3a_57.connectivity_checking = "OFF",
		ram_block3a_57.init_file = "../../src/core/default_data.mif",
		ram_block3a_57.init_file_layout = "port_a",
		ram_block3a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_57.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_57.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_57.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_57.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_57.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_57.operation_mode = "bidir_dual_port",
		ram_block3a_57.port_a_address_width = 13,
		ram_block3a_57.port_a_byte_enable_mask_width = 1,
		ram_block3a_57.port_a_byte_size = 1,
		ram_block3a_57.port_a_data_out_clear = "none",
		ram_block3a_57.port_a_data_out_clock = "clock0",
		ram_block3a_57.port_a_data_width = 1,
		ram_block3a_57.port_a_first_address = 8192,
		ram_block3a_57.port_a_first_bit_number = 25,
		ram_block3a_57.port_a_last_address = 16383,
		ram_block3a_57.port_a_logical_ram_depth = 32768,
		ram_block3a_57.port_a_logical_ram_width = 32,
		ram_block3a_57.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_57.port_b_address_clock = "clock1",
		ram_block3a_57.port_b_address_width = 13,
		ram_block3a_57.port_b_data_in_clock = "clock1",
		ram_block3a_57.port_b_data_out_clear = "none",
		ram_block3a_57.port_b_data_width = 1,
		ram_block3a_57.port_b_first_address = 8192,
		ram_block3a_57.port_b_first_bit_number = 25,
		ram_block3a_57.port_b_last_address = 16383,
		ram_block3a_57.port_b_logical_ram_depth = 32768,
		ram_block3a_57.port_b_logical_ram_width = 32,
		ram_block3a_57.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_57.port_b_read_enable_clock = "clock1",
		ram_block3a_57.port_b_write_enable_clock = "clock1",
		ram_block3a_57.ram_block_type = "AUTO",
		ram_block3a_57.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_58
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[26]}),
	.portadataout(wire_ram_block3a_58portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[26]}),
	.portbdataout(wire_ram_block3a_58portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_58.clk0_core_clock_enable = "ena0",
		ram_block3a_58.clk0_input_clock_enable = "none",
		ram_block3a_58.clk0_output_clock_enable = "none",
		ram_block3a_58.clk1_core_clock_enable = "ena1",
		ram_block3a_58.clk1_input_clock_enable = "none",
		ram_block3a_58.connectivity_checking = "OFF",
		ram_block3a_58.init_file = "../../src/core/default_data.mif",
		ram_block3a_58.init_file_layout = "port_a",
		ram_block3a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_58.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_58.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_58.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_58.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_58.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_58.operation_mode = "bidir_dual_port",
		ram_block3a_58.port_a_address_width = 13,
		ram_block3a_58.port_a_byte_enable_mask_width = 1,
		ram_block3a_58.port_a_byte_size = 1,
		ram_block3a_58.port_a_data_out_clear = "none",
		ram_block3a_58.port_a_data_out_clock = "clock0",
		ram_block3a_58.port_a_data_width = 1,
		ram_block3a_58.port_a_first_address = 8192,
		ram_block3a_58.port_a_first_bit_number = 26,
		ram_block3a_58.port_a_last_address = 16383,
		ram_block3a_58.port_a_logical_ram_depth = 32768,
		ram_block3a_58.port_a_logical_ram_width = 32,
		ram_block3a_58.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_58.port_b_address_clock = "clock1",
		ram_block3a_58.port_b_address_width = 13,
		ram_block3a_58.port_b_data_in_clock = "clock1",
		ram_block3a_58.port_b_data_out_clear = "none",
		ram_block3a_58.port_b_data_width = 1,
		ram_block3a_58.port_b_first_address = 8192,
		ram_block3a_58.port_b_first_bit_number = 26,
		ram_block3a_58.port_b_last_address = 16383,
		ram_block3a_58.port_b_logical_ram_depth = 32768,
		ram_block3a_58.port_b_logical_ram_width = 32,
		ram_block3a_58.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_58.port_b_read_enable_clock = "clock1",
		ram_block3a_58.port_b_write_enable_clock = "clock1",
		ram_block3a_58.ram_block_type = "AUTO",
		ram_block3a_58.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_59
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[27]}),
	.portadataout(wire_ram_block3a_59portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[27]}),
	.portbdataout(wire_ram_block3a_59portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_59.clk0_core_clock_enable = "ena0",
		ram_block3a_59.clk0_input_clock_enable = "none",
		ram_block3a_59.clk0_output_clock_enable = "none",
		ram_block3a_59.clk1_core_clock_enable = "ena1",
		ram_block3a_59.clk1_input_clock_enable = "none",
		ram_block3a_59.connectivity_checking = "OFF",
		ram_block3a_59.init_file = "../../src/core/default_data.mif",
		ram_block3a_59.init_file_layout = "port_a",
		ram_block3a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_59.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_59.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_59.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_59.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_59.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_59.operation_mode = "bidir_dual_port",
		ram_block3a_59.port_a_address_width = 13,
		ram_block3a_59.port_a_byte_enable_mask_width = 1,
		ram_block3a_59.port_a_byte_size = 1,
		ram_block3a_59.port_a_data_out_clear = "none",
		ram_block3a_59.port_a_data_out_clock = "clock0",
		ram_block3a_59.port_a_data_width = 1,
		ram_block3a_59.port_a_first_address = 8192,
		ram_block3a_59.port_a_first_bit_number = 27,
		ram_block3a_59.port_a_last_address = 16383,
		ram_block3a_59.port_a_logical_ram_depth = 32768,
		ram_block3a_59.port_a_logical_ram_width = 32,
		ram_block3a_59.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_59.port_b_address_clock = "clock1",
		ram_block3a_59.port_b_address_width = 13,
		ram_block3a_59.port_b_data_in_clock = "clock1",
		ram_block3a_59.port_b_data_out_clear = "none",
		ram_block3a_59.port_b_data_width = 1,
		ram_block3a_59.port_b_first_address = 8192,
		ram_block3a_59.port_b_first_bit_number = 27,
		ram_block3a_59.port_b_last_address = 16383,
		ram_block3a_59.port_b_logical_ram_depth = 32768,
		ram_block3a_59.port_b_logical_ram_width = 32,
		ram_block3a_59.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_59.port_b_read_enable_clock = "clock1",
		ram_block3a_59.port_b_write_enable_clock = "clock1",
		ram_block3a_59.ram_block_type = "AUTO",
		ram_block3a_59.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_60
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[28]}),
	.portadataout(wire_ram_block3a_60portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[28]}),
	.portbdataout(wire_ram_block3a_60portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_60.clk0_core_clock_enable = "ena0",
		ram_block3a_60.clk0_input_clock_enable = "none",
		ram_block3a_60.clk0_output_clock_enable = "none",
		ram_block3a_60.clk1_core_clock_enable = "ena1",
		ram_block3a_60.clk1_input_clock_enable = "none",
		ram_block3a_60.connectivity_checking = "OFF",
		ram_block3a_60.init_file = "../../src/core/default_data.mif",
		ram_block3a_60.init_file_layout = "port_a",
		ram_block3a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_60.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_60.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_60.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_60.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_60.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_60.operation_mode = "bidir_dual_port",
		ram_block3a_60.port_a_address_width = 13,
		ram_block3a_60.port_a_byte_enable_mask_width = 1,
		ram_block3a_60.port_a_byte_size = 1,
		ram_block3a_60.port_a_data_out_clear = "none",
		ram_block3a_60.port_a_data_out_clock = "clock0",
		ram_block3a_60.port_a_data_width = 1,
		ram_block3a_60.port_a_first_address = 8192,
		ram_block3a_60.port_a_first_bit_number = 28,
		ram_block3a_60.port_a_last_address = 16383,
		ram_block3a_60.port_a_logical_ram_depth = 32768,
		ram_block3a_60.port_a_logical_ram_width = 32,
		ram_block3a_60.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_60.port_b_address_clock = "clock1",
		ram_block3a_60.port_b_address_width = 13,
		ram_block3a_60.port_b_data_in_clock = "clock1",
		ram_block3a_60.port_b_data_out_clear = "none",
		ram_block3a_60.port_b_data_width = 1,
		ram_block3a_60.port_b_first_address = 8192,
		ram_block3a_60.port_b_first_bit_number = 28,
		ram_block3a_60.port_b_last_address = 16383,
		ram_block3a_60.port_b_logical_ram_depth = 32768,
		ram_block3a_60.port_b_logical_ram_width = 32,
		ram_block3a_60.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_60.port_b_read_enable_clock = "clock1",
		ram_block3a_60.port_b_write_enable_clock = "clock1",
		ram_block3a_60.ram_block_type = "AUTO",
		ram_block3a_60.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_61
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[29]}),
	.portadataout(wire_ram_block3a_61portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[29]}),
	.portbdataout(wire_ram_block3a_61portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_61.clk0_core_clock_enable = "ena0",
		ram_block3a_61.clk0_input_clock_enable = "none",
		ram_block3a_61.clk0_output_clock_enable = "none",
		ram_block3a_61.clk1_core_clock_enable = "ena1",
		ram_block3a_61.clk1_input_clock_enable = "none",
		ram_block3a_61.connectivity_checking = "OFF",
		ram_block3a_61.init_file = "../../src/core/default_data.mif",
		ram_block3a_61.init_file_layout = "port_a",
		ram_block3a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_61.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_61.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_61.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_61.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_61.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_61.operation_mode = "bidir_dual_port",
		ram_block3a_61.port_a_address_width = 13,
		ram_block3a_61.port_a_byte_enable_mask_width = 1,
		ram_block3a_61.port_a_byte_size = 1,
		ram_block3a_61.port_a_data_out_clear = "none",
		ram_block3a_61.port_a_data_out_clock = "clock0",
		ram_block3a_61.port_a_data_width = 1,
		ram_block3a_61.port_a_first_address = 8192,
		ram_block3a_61.port_a_first_bit_number = 29,
		ram_block3a_61.port_a_last_address = 16383,
		ram_block3a_61.port_a_logical_ram_depth = 32768,
		ram_block3a_61.port_a_logical_ram_width = 32,
		ram_block3a_61.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_61.port_b_address_clock = "clock1",
		ram_block3a_61.port_b_address_width = 13,
		ram_block3a_61.port_b_data_in_clock = "clock1",
		ram_block3a_61.port_b_data_out_clear = "none",
		ram_block3a_61.port_b_data_width = 1,
		ram_block3a_61.port_b_first_address = 8192,
		ram_block3a_61.port_b_first_bit_number = 29,
		ram_block3a_61.port_b_last_address = 16383,
		ram_block3a_61.port_b_logical_ram_depth = 32768,
		ram_block3a_61.port_b_logical_ram_width = 32,
		ram_block3a_61.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_61.port_b_read_enable_clock = "clock1",
		ram_block3a_61.port_b_write_enable_clock = "clock1",
		ram_block3a_61.ram_block_type = "AUTO",
		ram_block3a_61.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_62
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[30]}),
	.portadataout(wire_ram_block3a_62portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[30]}),
	.portbdataout(wire_ram_block3a_62portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_62.clk0_core_clock_enable = "ena0",
		ram_block3a_62.clk0_input_clock_enable = "none",
		ram_block3a_62.clk0_output_clock_enable = "none",
		ram_block3a_62.clk1_core_clock_enable = "ena1",
		ram_block3a_62.clk1_input_clock_enable = "none",
		ram_block3a_62.connectivity_checking = "OFF",
		ram_block3a_62.init_file = "../../src/core/default_data.mif",
		ram_block3a_62.init_file_layout = "port_a",
		ram_block3a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_62.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_62.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_62.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_62.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_62.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_62.operation_mode = "bidir_dual_port",
		ram_block3a_62.port_a_address_width = 13,
		ram_block3a_62.port_a_byte_enable_mask_width = 1,
		ram_block3a_62.port_a_byte_size = 1,
		ram_block3a_62.port_a_data_out_clear = "none",
		ram_block3a_62.port_a_data_out_clock = "clock0",
		ram_block3a_62.port_a_data_width = 1,
		ram_block3a_62.port_a_first_address = 8192,
		ram_block3a_62.port_a_first_bit_number = 30,
		ram_block3a_62.port_a_last_address = 16383,
		ram_block3a_62.port_a_logical_ram_depth = 32768,
		ram_block3a_62.port_a_logical_ram_width = 32,
		ram_block3a_62.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_62.port_b_address_clock = "clock1",
		ram_block3a_62.port_b_address_width = 13,
		ram_block3a_62.port_b_data_in_clock = "clock1",
		ram_block3a_62.port_b_data_out_clear = "none",
		ram_block3a_62.port_b_data_width = 1,
		ram_block3a_62.port_b_first_address = 8192,
		ram_block3a_62.port_b_first_bit_number = 30,
		ram_block3a_62.port_b_last_address = 16383,
		ram_block3a_62.port_b_logical_ram_depth = 32768,
		ram_block3a_62.port_b_logical_ram_width = 32,
		ram_block3a_62.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_62.port_b_read_enable_clock = "clock1",
		ram_block3a_62.port_b_write_enable_clock = "clock1",
		ram_block3a_62.ram_block_type = "AUTO",
		ram_block3a_62.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_63
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[31]}),
	.portadataout(wire_ram_block3a_63portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[31]}),
	.portbdataout(wire_ram_block3a_63portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_63.clk0_core_clock_enable = "ena0",
		ram_block3a_63.clk0_input_clock_enable = "none",
		ram_block3a_63.clk0_output_clock_enable = "none",
		ram_block3a_63.clk1_core_clock_enable = "ena1",
		ram_block3a_63.clk1_input_clock_enable = "none",
		ram_block3a_63.connectivity_checking = "OFF",
		ram_block3a_63.init_file = "../../src/core/default_data.mif",
		ram_block3a_63.init_file_layout = "port_a",
		ram_block3a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_63.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_63.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_63.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_63.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_63.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_63.operation_mode = "bidir_dual_port",
		ram_block3a_63.port_a_address_width = 13,
		ram_block3a_63.port_a_byte_enable_mask_width = 1,
		ram_block3a_63.port_a_byte_size = 1,
		ram_block3a_63.port_a_data_out_clear = "none",
		ram_block3a_63.port_a_data_out_clock = "clock0",
		ram_block3a_63.port_a_data_width = 1,
		ram_block3a_63.port_a_first_address = 8192,
		ram_block3a_63.port_a_first_bit_number = 31,
		ram_block3a_63.port_a_last_address = 16383,
		ram_block3a_63.port_a_logical_ram_depth = 32768,
		ram_block3a_63.port_a_logical_ram_width = 32,
		ram_block3a_63.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_63.port_b_address_clock = "clock1",
		ram_block3a_63.port_b_address_width = 13,
		ram_block3a_63.port_b_data_in_clock = "clock1",
		ram_block3a_63.port_b_data_out_clear = "none",
		ram_block3a_63.port_b_data_width = 1,
		ram_block3a_63.port_b_first_address = 8192,
		ram_block3a_63.port_b_first_bit_number = 31,
		ram_block3a_63.port_b_last_address = 16383,
		ram_block3a_63.port_b_logical_ram_depth = 32768,
		ram_block3a_63.port_b_logical_ram_width = 32,
		ram_block3a_63.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_63.port_b_read_enable_clock = "clock1",
		ram_block3a_63.port_b_write_enable_clock = "clock1",
		ram_block3a_63.ram_block_type = "AUTO",
		ram_block3a_63.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_64
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block3a_64portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block3a_64portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_64.clk0_core_clock_enable = "ena0",
		ram_block3a_64.clk0_input_clock_enable = "none",
		ram_block3a_64.clk0_output_clock_enable = "none",
		ram_block3a_64.clk1_core_clock_enable = "ena1",
		ram_block3a_64.clk1_input_clock_enable = "none",
		ram_block3a_64.connectivity_checking = "OFF",
		ram_block3a_64.init_file = "../../src/core/default_data.mif",
		ram_block3a_64.init_file_layout = "port_a",
		ram_block3a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_64.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_64.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_64.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_64.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_64.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_64.operation_mode = "bidir_dual_port",
		ram_block3a_64.port_a_address_width = 13,
		ram_block3a_64.port_a_byte_enable_mask_width = 1,
		ram_block3a_64.port_a_byte_size = 1,
		ram_block3a_64.port_a_data_out_clear = "none",
		ram_block3a_64.port_a_data_out_clock = "clock0",
		ram_block3a_64.port_a_data_width = 1,
		ram_block3a_64.port_a_first_address = 16384,
		ram_block3a_64.port_a_first_bit_number = 0,
		ram_block3a_64.port_a_last_address = 24575,
		ram_block3a_64.port_a_logical_ram_depth = 32768,
		ram_block3a_64.port_a_logical_ram_width = 32,
		ram_block3a_64.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_64.port_b_address_clock = "clock1",
		ram_block3a_64.port_b_address_width = 13,
		ram_block3a_64.port_b_data_in_clock = "clock1",
		ram_block3a_64.port_b_data_out_clear = "none",
		ram_block3a_64.port_b_data_width = 1,
		ram_block3a_64.port_b_first_address = 16384,
		ram_block3a_64.port_b_first_bit_number = 0,
		ram_block3a_64.port_b_last_address = 24575,
		ram_block3a_64.port_b_logical_ram_depth = 32768,
		ram_block3a_64.port_b_logical_ram_width = 32,
		ram_block3a_64.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_64.port_b_read_enable_clock = "clock1",
		ram_block3a_64.port_b_write_enable_clock = "clock1",
		ram_block3a_64.ram_block_type = "AUTO",
		ram_block3a_64.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_65
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block3a_65portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block3a_65portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_65.clk0_core_clock_enable = "ena0",
		ram_block3a_65.clk0_input_clock_enable = "none",
		ram_block3a_65.clk0_output_clock_enable = "none",
		ram_block3a_65.clk1_core_clock_enable = "ena1",
		ram_block3a_65.clk1_input_clock_enable = "none",
		ram_block3a_65.connectivity_checking = "OFF",
		ram_block3a_65.init_file = "../../src/core/default_data.mif",
		ram_block3a_65.init_file_layout = "port_a",
		ram_block3a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_65.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_65.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_65.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_65.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_65.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_65.operation_mode = "bidir_dual_port",
		ram_block3a_65.port_a_address_width = 13,
		ram_block3a_65.port_a_byte_enable_mask_width = 1,
		ram_block3a_65.port_a_byte_size = 1,
		ram_block3a_65.port_a_data_out_clear = "none",
		ram_block3a_65.port_a_data_out_clock = "clock0",
		ram_block3a_65.port_a_data_width = 1,
		ram_block3a_65.port_a_first_address = 16384,
		ram_block3a_65.port_a_first_bit_number = 1,
		ram_block3a_65.port_a_last_address = 24575,
		ram_block3a_65.port_a_logical_ram_depth = 32768,
		ram_block3a_65.port_a_logical_ram_width = 32,
		ram_block3a_65.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_65.port_b_address_clock = "clock1",
		ram_block3a_65.port_b_address_width = 13,
		ram_block3a_65.port_b_data_in_clock = "clock1",
		ram_block3a_65.port_b_data_out_clear = "none",
		ram_block3a_65.port_b_data_width = 1,
		ram_block3a_65.port_b_first_address = 16384,
		ram_block3a_65.port_b_first_bit_number = 1,
		ram_block3a_65.port_b_last_address = 24575,
		ram_block3a_65.port_b_logical_ram_depth = 32768,
		ram_block3a_65.port_b_logical_ram_width = 32,
		ram_block3a_65.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_65.port_b_read_enable_clock = "clock1",
		ram_block3a_65.port_b_write_enable_clock = "clock1",
		ram_block3a_65.ram_block_type = "AUTO",
		ram_block3a_65.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_66
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block3a_66portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block3a_66portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_66.clk0_core_clock_enable = "ena0",
		ram_block3a_66.clk0_input_clock_enable = "none",
		ram_block3a_66.clk0_output_clock_enable = "none",
		ram_block3a_66.clk1_core_clock_enable = "ena1",
		ram_block3a_66.clk1_input_clock_enable = "none",
		ram_block3a_66.connectivity_checking = "OFF",
		ram_block3a_66.init_file = "../../src/core/default_data.mif",
		ram_block3a_66.init_file_layout = "port_a",
		ram_block3a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_66.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_66.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_66.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_66.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_66.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_66.operation_mode = "bidir_dual_port",
		ram_block3a_66.port_a_address_width = 13,
		ram_block3a_66.port_a_byte_enable_mask_width = 1,
		ram_block3a_66.port_a_byte_size = 1,
		ram_block3a_66.port_a_data_out_clear = "none",
		ram_block3a_66.port_a_data_out_clock = "clock0",
		ram_block3a_66.port_a_data_width = 1,
		ram_block3a_66.port_a_first_address = 16384,
		ram_block3a_66.port_a_first_bit_number = 2,
		ram_block3a_66.port_a_last_address = 24575,
		ram_block3a_66.port_a_logical_ram_depth = 32768,
		ram_block3a_66.port_a_logical_ram_width = 32,
		ram_block3a_66.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_66.port_b_address_clock = "clock1",
		ram_block3a_66.port_b_address_width = 13,
		ram_block3a_66.port_b_data_in_clock = "clock1",
		ram_block3a_66.port_b_data_out_clear = "none",
		ram_block3a_66.port_b_data_width = 1,
		ram_block3a_66.port_b_first_address = 16384,
		ram_block3a_66.port_b_first_bit_number = 2,
		ram_block3a_66.port_b_last_address = 24575,
		ram_block3a_66.port_b_logical_ram_depth = 32768,
		ram_block3a_66.port_b_logical_ram_width = 32,
		ram_block3a_66.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_66.port_b_read_enable_clock = "clock1",
		ram_block3a_66.port_b_write_enable_clock = "clock1",
		ram_block3a_66.ram_block_type = "AUTO",
		ram_block3a_66.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_67
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block3a_67portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block3a_67portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_67.clk0_core_clock_enable = "ena0",
		ram_block3a_67.clk0_input_clock_enable = "none",
		ram_block3a_67.clk0_output_clock_enable = "none",
		ram_block3a_67.clk1_core_clock_enable = "ena1",
		ram_block3a_67.clk1_input_clock_enable = "none",
		ram_block3a_67.connectivity_checking = "OFF",
		ram_block3a_67.init_file = "../../src/core/default_data.mif",
		ram_block3a_67.init_file_layout = "port_a",
		ram_block3a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_67.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_67.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_67.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_67.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_67.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_67.operation_mode = "bidir_dual_port",
		ram_block3a_67.port_a_address_width = 13,
		ram_block3a_67.port_a_byte_enable_mask_width = 1,
		ram_block3a_67.port_a_byte_size = 1,
		ram_block3a_67.port_a_data_out_clear = "none",
		ram_block3a_67.port_a_data_out_clock = "clock0",
		ram_block3a_67.port_a_data_width = 1,
		ram_block3a_67.port_a_first_address = 16384,
		ram_block3a_67.port_a_first_bit_number = 3,
		ram_block3a_67.port_a_last_address = 24575,
		ram_block3a_67.port_a_logical_ram_depth = 32768,
		ram_block3a_67.port_a_logical_ram_width = 32,
		ram_block3a_67.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_67.port_b_address_clock = "clock1",
		ram_block3a_67.port_b_address_width = 13,
		ram_block3a_67.port_b_data_in_clock = "clock1",
		ram_block3a_67.port_b_data_out_clear = "none",
		ram_block3a_67.port_b_data_width = 1,
		ram_block3a_67.port_b_first_address = 16384,
		ram_block3a_67.port_b_first_bit_number = 3,
		ram_block3a_67.port_b_last_address = 24575,
		ram_block3a_67.port_b_logical_ram_depth = 32768,
		ram_block3a_67.port_b_logical_ram_width = 32,
		ram_block3a_67.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_67.port_b_read_enable_clock = "clock1",
		ram_block3a_67.port_b_write_enable_clock = "clock1",
		ram_block3a_67.ram_block_type = "AUTO",
		ram_block3a_67.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_68
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block3a_68portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block3a_68portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_68.clk0_core_clock_enable = "ena0",
		ram_block3a_68.clk0_input_clock_enable = "none",
		ram_block3a_68.clk0_output_clock_enable = "none",
		ram_block3a_68.clk1_core_clock_enable = "ena1",
		ram_block3a_68.clk1_input_clock_enable = "none",
		ram_block3a_68.connectivity_checking = "OFF",
		ram_block3a_68.init_file = "../../src/core/default_data.mif",
		ram_block3a_68.init_file_layout = "port_a",
		ram_block3a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_68.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_68.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_68.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_68.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_68.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_68.operation_mode = "bidir_dual_port",
		ram_block3a_68.port_a_address_width = 13,
		ram_block3a_68.port_a_byte_enable_mask_width = 1,
		ram_block3a_68.port_a_byte_size = 1,
		ram_block3a_68.port_a_data_out_clear = "none",
		ram_block3a_68.port_a_data_out_clock = "clock0",
		ram_block3a_68.port_a_data_width = 1,
		ram_block3a_68.port_a_first_address = 16384,
		ram_block3a_68.port_a_first_bit_number = 4,
		ram_block3a_68.port_a_last_address = 24575,
		ram_block3a_68.port_a_logical_ram_depth = 32768,
		ram_block3a_68.port_a_logical_ram_width = 32,
		ram_block3a_68.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_68.port_b_address_clock = "clock1",
		ram_block3a_68.port_b_address_width = 13,
		ram_block3a_68.port_b_data_in_clock = "clock1",
		ram_block3a_68.port_b_data_out_clear = "none",
		ram_block3a_68.port_b_data_width = 1,
		ram_block3a_68.port_b_first_address = 16384,
		ram_block3a_68.port_b_first_bit_number = 4,
		ram_block3a_68.port_b_last_address = 24575,
		ram_block3a_68.port_b_logical_ram_depth = 32768,
		ram_block3a_68.port_b_logical_ram_width = 32,
		ram_block3a_68.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_68.port_b_read_enable_clock = "clock1",
		ram_block3a_68.port_b_write_enable_clock = "clock1",
		ram_block3a_68.ram_block_type = "AUTO",
		ram_block3a_68.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_69
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block3a_69portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block3a_69portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_69.clk0_core_clock_enable = "ena0",
		ram_block3a_69.clk0_input_clock_enable = "none",
		ram_block3a_69.clk0_output_clock_enable = "none",
		ram_block3a_69.clk1_core_clock_enable = "ena1",
		ram_block3a_69.clk1_input_clock_enable = "none",
		ram_block3a_69.connectivity_checking = "OFF",
		ram_block3a_69.init_file = "../../src/core/default_data.mif",
		ram_block3a_69.init_file_layout = "port_a",
		ram_block3a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_69.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_69.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_69.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_69.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_69.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_69.operation_mode = "bidir_dual_port",
		ram_block3a_69.port_a_address_width = 13,
		ram_block3a_69.port_a_byte_enable_mask_width = 1,
		ram_block3a_69.port_a_byte_size = 1,
		ram_block3a_69.port_a_data_out_clear = "none",
		ram_block3a_69.port_a_data_out_clock = "clock0",
		ram_block3a_69.port_a_data_width = 1,
		ram_block3a_69.port_a_first_address = 16384,
		ram_block3a_69.port_a_first_bit_number = 5,
		ram_block3a_69.port_a_last_address = 24575,
		ram_block3a_69.port_a_logical_ram_depth = 32768,
		ram_block3a_69.port_a_logical_ram_width = 32,
		ram_block3a_69.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_69.port_b_address_clock = "clock1",
		ram_block3a_69.port_b_address_width = 13,
		ram_block3a_69.port_b_data_in_clock = "clock1",
		ram_block3a_69.port_b_data_out_clear = "none",
		ram_block3a_69.port_b_data_width = 1,
		ram_block3a_69.port_b_first_address = 16384,
		ram_block3a_69.port_b_first_bit_number = 5,
		ram_block3a_69.port_b_last_address = 24575,
		ram_block3a_69.port_b_logical_ram_depth = 32768,
		ram_block3a_69.port_b_logical_ram_width = 32,
		ram_block3a_69.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_69.port_b_read_enable_clock = "clock1",
		ram_block3a_69.port_b_write_enable_clock = "clock1",
		ram_block3a_69.ram_block_type = "AUTO",
		ram_block3a_69.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_70
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block3a_70portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block3a_70portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_70.clk0_core_clock_enable = "ena0",
		ram_block3a_70.clk0_input_clock_enable = "none",
		ram_block3a_70.clk0_output_clock_enable = "none",
		ram_block3a_70.clk1_core_clock_enable = "ena1",
		ram_block3a_70.clk1_input_clock_enable = "none",
		ram_block3a_70.connectivity_checking = "OFF",
		ram_block3a_70.init_file = "../../src/core/default_data.mif",
		ram_block3a_70.init_file_layout = "port_a",
		ram_block3a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_70.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_70.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_70.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_70.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_70.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_70.operation_mode = "bidir_dual_port",
		ram_block3a_70.port_a_address_width = 13,
		ram_block3a_70.port_a_byte_enable_mask_width = 1,
		ram_block3a_70.port_a_byte_size = 1,
		ram_block3a_70.port_a_data_out_clear = "none",
		ram_block3a_70.port_a_data_out_clock = "clock0",
		ram_block3a_70.port_a_data_width = 1,
		ram_block3a_70.port_a_first_address = 16384,
		ram_block3a_70.port_a_first_bit_number = 6,
		ram_block3a_70.port_a_last_address = 24575,
		ram_block3a_70.port_a_logical_ram_depth = 32768,
		ram_block3a_70.port_a_logical_ram_width = 32,
		ram_block3a_70.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_70.port_b_address_clock = "clock1",
		ram_block3a_70.port_b_address_width = 13,
		ram_block3a_70.port_b_data_in_clock = "clock1",
		ram_block3a_70.port_b_data_out_clear = "none",
		ram_block3a_70.port_b_data_width = 1,
		ram_block3a_70.port_b_first_address = 16384,
		ram_block3a_70.port_b_first_bit_number = 6,
		ram_block3a_70.port_b_last_address = 24575,
		ram_block3a_70.port_b_logical_ram_depth = 32768,
		ram_block3a_70.port_b_logical_ram_width = 32,
		ram_block3a_70.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_70.port_b_read_enable_clock = "clock1",
		ram_block3a_70.port_b_write_enable_clock = "clock1",
		ram_block3a_70.ram_block_type = "AUTO",
		ram_block3a_70.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_71
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block3a_71portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block3a_71portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_71.clk0_core_clock_enable = "ena0",
		ram_block3a_71.clk0_input_clock_enable = "none",
		ram_block3a_71.clk0_output_clock_enable = "none",
		ram_block3a_71.clk1_core_clock_enable = "ena1",
		ram_block3a_71.clk1_input_clock_enable = "none",
		ram_block3a_71.connectivity_checking = "OFF",
		ram_block3a_71.init_file = "../../src/core/default_data.mif",
		ram_block3a_71.init_file_layout = "port_a",
		ram_block3a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_71.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_71.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_71.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_71.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_71.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_71.operation_mode = "bidir_dual_port",
		ram_block3a_71.port_a_address_width = 13,
		ram_block3a_71.port_a_byte_enable_mask_width = 1,
		ram_block3a_71.port_a_byte_size = 1,
		ram_block3a_71.port_a_data_out_clear = "none",
		ram_block3a_71.port_a_data_out_clock = "clock0",
		ram_block3a_71.port_a_data_width = 1,
		ram_block3a_71.port_a_first_address = 16384,
		ram_block3a_71.port_a_first_bit_number = 7,
		ram_block3a_71.port_a_last_address = 24575,
		ram_block3a_71.port_a_logical_ram_depth = 32768,
		ram_block3a_71.port_a_logical_ram_width = 32,
		ram_block3a_71.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_71.port_b_address_clock = "clock1",
		ram_block3a_71.port_b_address_width = 13,
		ram_block3a_71.port_b_data_in_clock = "clock1",
		ram_block3a_71.port_b_data_out_clear = "none",
		ram_block3a_71.port_b_data_width = 1,
		ram_block3a_71.port_b_first_address = 16384,
		ram_block3a_71.port_b_first_bit_number = 7,
		ram_block3a_71.port_b_last_address = 24575,
		ram_block3a_71.port_b_logical_ram_depth = 32768,
		ram_block3a_71.port_b_logical_ram_width = 32,
		ram_block3a_71.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_71.port_b_read_enable_clock = "clock1",
		ram_block3a_71.port_b_write_enable_clock = "clock1",
		ram_block3a_71.ram_block_type = "AUTO",
		ram_block3a_71.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_72
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block3a_72portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block3a_72portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_72.clk0_core_clock_enable = "ena0",
		ram_block3a_72.clk0_input_clock_enable = "none",
		ram_block3a_72.clk0_output_clock_enable = "none",
		ram_block3a_72.clk1_core_clock_enable = "ena1",
		ram_block3a_72.clk1_input_clock_enable = "none",
		ram_block3a_72.connectivity_checking = "OFF",
		ram_block3a_72.init_file = "../../src/core/default_data.mif",
		ram_block3a_72.init_file_layout = "port_a",
		ram_block3a_72.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_72.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_72.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_72.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_72.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_72.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_72.operation_mode = "bidir_dual_port",
		ram_block3a_72.port_a_address_width = 13,
		ram_block3a_72.port_a_byte_enable_mask_width = 1,
		ram_block3a_72.port_a_byte_size = 1,
		ram_block3a_72.port_a_data_out_clear = "none",
		ram_block3a_72.port_a_data_out_clock = "clock0",
		ram_block3a_72.port_a_data_width = 1,
		ram_block3a_72.port_a_first_address = 16384,
		ram_block3a_72.port_a_first_bit_number = 8,
		ram_block3a_72.port_a_last_address = 24575,
		ram_block3a_72.port_a_logical_ram_depth = 32768,
		ram_block3a_72.port_a_logical_ram_width = 32,
		ram_block3a_72.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_72.port_b_address_clock = "clock1",
		ram_block3a_72.port_b_address_width = 13,
		ram_block3a_72.port_b_data_in_clock = "clock1",
		ram_block3a_72.port_b_data_out_clear = "none",
		ram_block3a_72.port_b_data_width = 1,
		ram_block3a_72.port_b_first_address = 16384,
		ram_block3a_72.port_b_first_bit_number = 8,
		ram_block3a_72.port_b_last_address = 24575,
		ram_block3a_72.port_b_logical_ram_depth = 32768,
		ram_block3a_72.port_b_logical_ram_width = 32,
		ram_block3a_72.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_72.port_b_read_enable_clock = "clock1",
		ram_block3a_72.port_b_write_enable_clock = "clock1",
		ram_block3a_72.ram_block_type = "AUTO",
		ram_block3a_72.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_73
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block3a_73portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block3a_73portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_73.clk0_core_clock_enable = "ena0",
		ram_block3a_73.clk0_input_clock_enable = "none",
		ram_block3a_73.clk0_output_clock_enable = "none",
		ram_block3a_73.clk1_core_clock_enable = "ena1",
		ram_block3a_73.clk1_input_clock_enable = "none",
		ram_block3a_73.connectivity_checking = "OFF",
		ram_block3a_73.init_file = "../../src/core/default_data.mif",
		ram_block3a_73.init_file_layout = "port_a",
		ram_block3a_73.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_73.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_73.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_73.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_73.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_73.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_73.operation_mode = "bidir_dual_port",
		ram_block3a_73.port_a_address_width = 13,
		ram_block3a_73.port_a_byte_enable_mask_width = 1,
		ram_block3a_73.port_a_byte_size = 1,
		ram_block3a_73.port_a_data_out_clear = "none",
		ram_block3a_73.port_a_data_out_clock = "clock0",
		ram_block3a_73.port_a_data_width = 1,
		ram_block3a_73.port_a_first_address = 16384,
		ram_block3a_73.port_a_first_bit_number = 9,
		ram_block3a_73.port_a_last_address = 24575,
		ram_block3a_73.port_a_logical_ram_depth = 32768,
		ram_block3a_73.port_a_logical_ram_width = 32,
		ram_block3a_73.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_73.port_b_address_clock = "clock1",
		ram_block3a_73.port_b_address_width = 13,
		ram_block3a_73.port_b_data_in_clock = "clock1",
		ram_block3a_73.port_b_data_out_clear = "none",
		ram_block3a_73.port_b_data_width = 1,
		ram_block3a_73.port_b_first_address = 16384,
		ram_block3a_73.port_b_first_bit_number = 9,
		ram_block3a_73.port_b_last_address = 24575,
		ram_block3a_73.port_b_logical_ram_depth = 32768,
		ram_block3a_73.port_b_logical_ram_width = 32,
		ram_block3a_73.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_73.port_b_read_enable_clock = "clock1",
		ram_block3a_73.port_b_write_enable_clock = "clock1",
		ram_block3a_73.ram_block_type = "AUTO",
		ram_block3a_73.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_74
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block3a_74portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block3a_74portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_74.clk0_core_clock_enable = "ena0",
		ram_block3a_74.clk0_input_clock_enable = "none",
		ram_block3a_74.clk0_output_clock_enable = "none",
		ram_block3a_74.clk1_core_clock_enable = "ena1",
		ram_block3a_74.clk1_input_clock_enable = "none",
		ram_block3a_74.connectivity_checking = "OFF",
		ram_block3a_74.init_file = "../../src/core/default_data.mif",
		ram_block3a_74.init_file_layout = "port_a",
		ram_block3a_74.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_74.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_74.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_74.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_74.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_74.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_74.operation_mode = "bidir_dual_port",
		ram_block3a_74.port_a_address_width = 13,
		ram_block3a_74.port_a_byte_enable_mask_width = 1,
		ram_block3a_74.port_a_byte_size = 1,
		ram_block3a_74.port_a_data_out_clear = "none",
		ram_block3a_74.port_a_data_out_clock = "clock0",
		ram_block3a_74.port_a_data_width = 1,
		ram_block3a_74.port_a_first_address = 16384,
		ram_block3a_74.port_a_first_bit_number = 10,
		ram_block3a_74.port_a_last_address = 24575,
		ram_block3a_74.port_a_logical_ram_depth = 32768,
		ram_block3a_74.port_a_logical_ram_width = 32,
		ram_block3a_74.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_74.port_b_address_clock = "clock1",
		ram_block3a_74.port_b_address_width = 13,
		ram_block3a_74.port_b_data_in_clock = "clock1",
		ram_block3a_74.port_b_data_out_clear = "none",
		ram_block3a_74.port_b_data_width = 1,
		ram_block3a_74.port_b_first_address = 16384,
		ram_block3a_74.port_b_first_bit_number = 10,
		ram_block3a_74.port_b_last_address = 24575,
		ram_block3a_74.port_b_logical_ram_depth = 32768,
		ram_block3a_74.port_b_logical_ram_width = 32,
		ram_block3a_74.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_74.port_b_read_enable_clock = "clock1",
		ram_block3a_74.port_b_write_enable_clock = "clock1",
		ram_block3a_74.ram_block_type = "AUTO",
		ram_block3a_74.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_75
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block3a_75portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block3a_75portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_75.clk0_core_clock_enable = "ena0",
		ram_block3a_75.clk0_input_clock_enable = "none",
		ram_block3a_75.clk0_output_clock_enable = "none",
		ram_block3a_75.clk1_core_clock_enable = "ena1",
		ram_block3a_75.clk1_input_clock_enable = "none",
		ram_block3a_75.connectivity_checking = "OFF",
		ram_block3a_75.init_file = "../../src/core/default_data.mif",
		ram_block3a_75.init_file_layout = "port_a",
		ram_block3a_75.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_75.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_75.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_75.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_75.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_75.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_75.operation_mode = "bidir_dual_port",
		ram_block3a_75.port_a_address_width = 13,
		ram_block3a_75.port_a_byte_enable_mask_width = 1,
		ram_block3a_75.port_a_byte_size = 1,
		ram_block3a_75.port_a_data_out_clear = "none",
		ram_block3a_75.port_a_data_out_clock = "clock0",
		ram_block3a_75.port_a_data_width = 1,
		ram_block3a_75.port_a_first_address = 16384,
		ram_block3a_75.port_a_first_bit_number = 11,
		ram_block3a_75.port_a_last_address = 24575,
		ram_block3a_75.port_a_logical_ram_depth = 32768,
		ram_block3a_75.port_a_logical_ram_width = 32,
		ram_block3a_75.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_75.port_b_address_clock = "clock1",
		ram_block3a_75.port_b_address_width = 13,
		ram_block3a_75.port_b_data_in_clock = "clock1",
		ram_block3a_75.port_b_data_out_clear = "none",
		ram_block3a_75.port_b_data_width = 1,
		ram_block3a_75.port_b_first_address = 16384,
		ram_block3a_75.port_b_first_bit_number = 11,
		ram_block3a_75.port_b_last_address = 24575,
		ram_block3a_75.port_b_logical_ram_depth = 32768,
		ram_block3a_75.port_b_logical_ram_width = 32,
		ram_block3a_75.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_75.port_b_read_enable_clock = "clock1",
		ram_block3a_75.port_b_write_enable_clock = "clock1",
		ram_block3a_75.ram_block_type = "AUTO",
		ram_block3a_75.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_76
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block3a_76portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block3a_76portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_76.clk0_core_clock_enable = "ena0",
		ram_block3a_76.clk0_input_clock_enable = "none",
		ram_block3a_76.clk0_output_clock_enable = "none",
		ram_block3a_76.clk1_core_clock_enable = "ena1",
		ram_block3a_76.clk1_input_clock_enable = "none",
		ram_block3a_76.connectivity_checking = "OFF",
		ram_block3a_76.init_file = "../../src/core/default_data.mif",
		ram_block3a_76.init_file_layout = "port_a",
		ram_block3a_76.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_76.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_76.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_76.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_76.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_76.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_76.operation_mode = "bidir_dual_port",
		ram_block3a_76.port_a_address_width = 13,
		ram_block3a_76.port_a_byte_enable_mask_width = 1,
		ram_block3a_76.port_a_byte_size = 1,
		ram_block3a_76.port_a_data_out_clear = "none",
		ram_block3a_76.port_a_data_out_clock = "clock0",
		ram_block3a_76.port_a_data_width = 1,
		ram_block3a_76.port_a_first_address = 16384,
		ram_block3a_76.port_a_first_bit_number = 12,
		ram_block3a_76.port_a_last_address = 24575,
		ram_block3a_76.port_a_logical_ram_depth = 32768,
		ram_block3a_76.port_a_logical_ram_width = 32,
		ram_block3a_76.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_76.port_b_address_clock = "clock1",
		ram_block3a_76.port_b_address_width = 13,
		ram_block3a_76.port_b_data_in_clock = "clock1",
		ram_block3a_76.port_b_data_out_clear = "none",
		ram_block3a_76.port_b_data_width = 1,
		ram_block3a_76.port_b_first_address = 16384,
		ram_block3a_76.port_b_first_bit_number = 12,
		ram_block3a_76.port_b_last_address = 24575,
		ram_block3a_76.port_b_logical_ram_depth = 32768,
		ram_block3a_76.port_b_logical_ram_width = 32,
		ram_block3a_76.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_76.port_b_read_enable_clock = "clock1",
		ram_block3a_76.port_b_write_enable_clock = "clock1",
		ram_block3a_76.ram_block_type = "AUTO",
		ram_block3a_76.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_77
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block3a_77portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block3a_77portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_77.clk0_core_clock_enable = "ena0",
		ram_block3a_77.clk0_input_clock_enable = "none",
		ram_block3a_77.clk0_output_clock_enable = "none",
		ram_block3a_77.clk1_core_clock_enable = "ena1",
		ram_block3a_77.clk1_input_clock_enable = "none",
		ram_block3a_77.connectivity_checking = "OFF",
		ram_block3a_77.init_file = "../../src/core/default_data.mif",
		ram_block3a_77.init_file_layout = "port_a",
		ram_block3a_77.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_77.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_77.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_77.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_77.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_77.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_77.operation_mode = "bidir_dual_port",
		ram_block3a_77.port_a_address_width = 13,
		ram_block3a_77.port_a_byte_enable_mask_width = 1,
		ram_block3a_77.port_a_byte_size = 1,
		ram_block3a_77.port_a_data_out_clear = "none",
		ram_block3a_77.port_a_data_out_clock = "clock0",
		ram_block3a_77.port_a_data_width = 1,
		ram_block3a_77.port_a_first_address = 16384,
		ram_block3a_77.port_a_first_bit_number = 13,
		ram_block3a_77.port_a_last_address = 24575,
		ram_block3a_77.port_a_logical_ram_depth = 32768,
		ram_block3a_77.port_a_logical_ram_width = 32,
		ram_block3a_77.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_77.port_b_address_clock = "clock1",
		ram_block3a_77.port_b_address_width = 13,
		ram_block3a_77.port_b_data_in_clock = "clock1",
		ram_block3a_77.port_b_data_out_clear = "none",
		ram_block3a_77.port_b_data_width = 1,
		ram_block3a_77.port_b_first_address = 16384,
		ram_block3a_77.port_b_first_bit_number = 13,
		ram_block3a_77.port_b_last_address = 24575,
		ram_block3a_77.port_b_logical_ram_depth = 32768,
		ram_block3a_77.port_b_logical_ram_width = 32,
		ram_block3a_77.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_77.port_b_read_enable_clock = "clock1",
		ram_block3a_77.port_b_write_enable_clock = "clock1",
		ram_block3a_77.ram_block_type = "AUTO",
		ram_block3a_77.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_78
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block3a_78portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block3a_78portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_78.clk0_core_clock_enable = "ena0",
		ram_block3a_78.clk0_input_clock_enable = "none",
		ram_block3a_78.clk0_output_clock_enable = "none",
		ram_block3a_78.clk1_core_clock_enable = "ena1",
		ram_block3a_78.clk1_input_clock_enable = "none",
		ram_block3a_78.connectivity_checking = "OFF",
		ram_block3a_78.init_file = "../../src/core/default_data.mif",
		ram_block3a_78.init_file_layout = "port_a",
		ram_block3a_78.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_78.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_78.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_78.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_78.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_78.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_78.operation_mode = "bidir_dual_port",
		ram_block3a_78.port_a_address_width = 13,
		ram_block3a_78.port_a_byte_enable_mask_width = 1,
		ram_block3a_78.port_a_byte_size = 1,
		ram_block3a_78.port_a_data_out_clear = "none",
		ram_block3a_78.port_a_data_out_clock = "clock0",
		ram_block3a_78.port_a_data_width = 1,
		ram_block3a_78.port_a_first_address = 16384,
		ram_block3a_78.port_a_first_bit_number = 14,
		ram_block3a_78.port_a_last_address = 24575,
		ram_block3a_78.port_a_logical_ram_depth = 32768,
		ram_block3a_78.port_a_logical_ram_width = 32,
		ram_block3a_78.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_78.port_b_address_clock = "clock1",
		ram_block3a_78.port_b_address_width = 13,
		ram_block3a_78.port_b_data_in_clock = "clock1",
		ram_block3a_78.port_b_data_out_clear = "none",
		ram_block3a_78.port_b_data_width = 1,
		ram_block3a_78.port_b_first_address = 16384,
		ram_block3a_78.port_b_first_bit_number = 14,
		ram_block3a_78.port_b_last_address = 24575,
		ram_block3a_78.port_b_logical_ram_depth = 32768,
		ram_block3a_78.port_b_logical_ram_width = 32,
		ram_block3a_78.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_78.port_b_read_enable_clock = "clock1",
		ram_block3a_78.port_b_write_enable_clock = "clock1",
		ram_block3a_78.ram_block_type = "AUTO",
		ram_block3a_78.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_79
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block3a_79portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block3a_79portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_79.clk0_core_clock_enable = "ena0",
		ram_block3a_79.clk0_input_clock_enable = "none",
		ram_block3a_79.clk0_output_clock_enable = "none",
		ram_block3a_79.clk1_core_clock_enable = "ena1",
		ram_block3a_79.clk1_input_clock_enable = "none",
		ram_block3a_79.connectivity_checking = "OFF",
		ram_block3a_79.init_file = "../../src/core/default_data.mif",
		ram_block3a_79.init_file_layout = "port_a",
		ram_block3a_79.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_79.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_79.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_79.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_79.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_79.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_79.operation_mode = "bidir_dual_port",
		ram_block3a_79.port_a_address_width = 13,
		ram_block3a_79.port_a_byte_enable_mask_width = 1,
		ram_block3a_79.port_a_byte_size = 1,
		ram_block3a_79.port_a_data_out_clear = "none",
		ram_block3a_79.port_a_data_out_clock = "clock0",
		ram_block3a_79.port_a_data_width = 1,
		ram_block3a_79.port_a_first_address = 16384,
		ram_block3a_79.port_a_first_bit_number = 15,
		ram_block3a_79.port_a_last_address = 24575,
		ram_block3a_79.port_a_logical_ram_depth = 32768,
		ram_block3a_79.port_a_logical_ram_width = 32,
		ram_block3a_79.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_79.port_b_address_clock = "clock1",
		ram_block3a_79.port_b_address_width = 13,
		ram_block3a_79.port_b_data_in_clock = "clock1",
		ram_block3a_79.port_b_data_out_clear = "none",
		ram_block3a_79.port_b_data_width = 1,
		ram_block3a_79.port_b_first_address = 16384,
		ram_block3a_79.port_b_first_bit_number = 15,
		ram_block3a_79.port_b_last_address = 24575,
		ram_block3a_79.port_b_logical_ram_depth = 32768,
		ram_block3a_79.port_b_logical_ram_width = 32,
		ram_block3a_79.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_79.port_b_read_enable_clock = "clock1",
		ram_block3a_79.port_b_write_enable_clock = "clock1",
		ram_block3a_79.ram_block_type = "AUTO",
		ram_block3a_79.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_80
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[16]}),
	.portadataout(wire_ram_block3a_80portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[16]}),
	.portbdataout(wire_ram_block3a_80portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_80.clk0_core_clock_enable = "ena0",
		ram_block3a_80.clk0_input_clock_enable = "none",
		ram_block3a_80.clk0_output_clock_enable = "none",
		ram_block3a_80.clk1_core_clock_enable = "ena1",
		ram_block3a_80.clk1_input_clock_enable = "none",
		ram_block3a_80.connectivity_checking = "OFF",
		ram_block3a_80.init_file = "../../src/core/default_data.mif",
		ram_block3a_80.init_file_layout = "port_a",
		ram_block3a_80.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_80.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_80.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_80.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_80.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_80.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_80.operation_mode = "bidir_dual_port",
		ram_block3a_80.port_a_address_width = 13,
		ram_block3a_80.port_a_byte_enable_mask_width = 1,
		ram_block3a_80.port_a_byte_size = 1,
		ram_block3a_80.port_a_data_out_clear = "none",
		ram_block3a_80.port_a_data_out_clock = "clock0",
		ram_block3a_80.port_a_data_width = 1,
		ram_block3a_80.port_a_first_address = 16384,
		ram_block3a_80.port_a_first_bit_number = 16,
		ram_block3a_80.port_a_last_address = 24575,
		ram_block3a_80.port_a_logical_ram_depth = 32768,
		ram_block3a_80.port_a_logical_ram_width = 32,
		ram_block3a_80.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_80.port_b_address_clock = "clock1",
		ram_block3a_80.port_b_address_width = 13,
		ram_block3a_80.port_b_data_in_clock = "clock1",
		ram_block3a_80.port_b_data_out_clear = "none",
		ram_block3a_80.port_b_data_width = 1,
		ram_block3a_80.port_b_first_address = 16384,
		ram_block3a_80.port_b_first_bit_number = 16,
		ram_block3a_80.port_b_last_address = 24575,
		ram_block3a_80.port_b_logical_ram_depth = 32768,
		ram_block3a_80.port_b_logical_ram_width = 32,
		ram_block3a_80.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_80.port_b_read_enable_clock = "clock1",
		ram_block3a_80.port_b_write_enable_clock = "clock1",
		ram_block3a_80.ram_block_type = "AUTO",
		ram_block3a_80.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_81
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[17]}),
	.portadataout(wire_ram_block3a_81portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[17]}),
	.portbdataout(wire_ram_block3a_81portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_81.clk0_core_clock_enable = "ena0",
		ram_block3a_81.clk0_input_clock_enable = "none",
		ram_block3a_81.clk0_output_clock_enable = "none",
		ram_block3a_81.clk1_core_clock_enable = "ena1",
		ram_block3a_81.clk1_input_clock_enable = "none",
		ram_block3a_81.connectivity_checking = "OFF",
		ram_block3a_81.init_file = "../../src/core/default_data.mif",
		ram_block3a_81.init_file_layout = "port_a",
		ram_block3a_81.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_81.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_81.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_81.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_81.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_81.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_81.operation_mode = "bidir_dual_port",
		ram_block3a_81.port_a_address_width = 13,
		ram_block3a_81.port_a_byte_enable_mask_width = 1,
		ram_block3a_81.port_a_byte_size = 1,
		ram_block3a_81.port_a_data_out_clear = "none",
		ram_block3a_81.port_a_data_out_clock = "clock0",
		ram_block3a_81.port_a_data_width = 1,
		ram_block3a_81.port_a_first_address = 16384,
		ram_block3a_81.port_a_first_bit_number = 17,
		ram_block3a_81.port_a_last_address = 24575,
		ram_block3a_81.port_a_logical_ram_depth = 32768,
		ram_block3a_81.port_a_logical_ram_width = 32,
		ram_block3a_81.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_81.port_b_address_clock = "clock1",
		ram_block3a_81.port_b_address_width = 13,
		ram_block3a_81.port_b_data_in_clock = "clock1",
		ram_block3a_81.port_b_data_out_clear = "none",
		ram_block3a_81.port_b_data_width = 1,
		ram_block3a_81.port_b_first_address = 16384,
		ram_block3a_81.port_b_first_bit_number = 17,
		ram_block3a_81.port_b_last_address = 24575,
		ram_block3a_81.port_b_logical_ram_depth = 32768,
		ram_block3a_81.port_b_logical_ram_width = 32,
		ram_block3a_81.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_81.port_b_read_enable_clock = "clock1",
		ram_block3a_81.port_b_write_enable_clock = "clock1",
		ram_block3a_81.ram_block_type = "AUTO",
		ram_block3a_81.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_82
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[18]}),
	.portadataout(wire_ram_block3a_82portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[18]}),
	.portbdataout(wire_ram_block3a_82portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_82.clk0_core_clock_enable = "ena0",
		ram_block3a_82.clk0_input_clock_enable = "none",
		ram_block3a_82.clk0_output_clock_enable = "none",
		ram_block3a_82.clk1_core_clock_enable = "ena1",
		ram_block3a_82.clk1_input_clock_enable = "none",
		ram_block3a_82.connectivity_checking = "OFF",
		ram_block3a_82.init_file = "../../src/core/default_data.mif",
		ram_block3a_82.init_file_layout = "port_a",
		ram_block3a_82.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_82.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_82.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_82.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_82.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_82.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_82.operation_mode = "bidir_dual_port",
		ram_block3a_82.port_a_address_width = 13,
		ram_block3a_82.port_a_byte_enable_mask_width = 1,
		ram_block3a_82.port_a_byte_size = 1,
		ram_block3a_82.port_a_data_out_clear = "none",
		ram_block3a_82.port_a_data_out_clock = "clock0",
		ram_block3a_82.port_a_data_width = 1,
		ram_block3a_82.port_a_first_address = 16384,
		ram_block3a_82.port_a_first_bit_number = 18,
		ram_block3a_82.port_a_last_address = 24575,
		ram_block3a_82.port_a_logical_ram_depth = 32768,
		ram_block3a_82.port_a_logical_ram_width = 32,
		ram_block3a_82.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_82.port_b_address_clock = "clock1",
		ram_block3a_82.port_b_address_width = 13,
		ram_block3a_82.port_b_data_in_clock = "clock1",
		ram_block3a_82.port_b_data_out_clear = "none",
		ram_block3a_82.port_b_data_width = 1,
		ram_block3a_82.port_b_first_address = 16384,
		ram_block3a_82.port_b_first_bit_number = 18,
		ram_block3a_82.port_b_last_address = 24575,
		ram_block3a_82.port_b_logical_ram_depth = 32768,
		ram_block3a_82.port_b_logical_ram_width = 32,
		ram_block3a_82.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_82.port_b_read_enable_clock = "clock1",
		ram_block3a_82.port_b_write_enable_clock = "clock1",
		ram_block3a_82.ram_block_type = "AUTO",
		ram_block3a_82.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_83
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[19]}),
	.portadataout(wire_ram_block3a_83portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[19]}),
	.portbdataout(wire_ram_block3a_83portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_83.clk0_core_clock_enable = "ena0",
		ram_block3a_83.clk0_input_clock_enable = "none",
		ram_block3a_83.clk0_output_clock_enable = "none",
		ram_block3a_83.clk1_core_clock_enable = "ena1",
		ram_block3a_83.clk1_input_clock_enable = "none",
		ram_block3a_83.connectivity_checking = "OFF",
		ram_block3a_83.init_file = "../../src/core/default_data.mif",
		ram_block3a_83.init_file_layout = "port_a",
		ram_block3a_83.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_83.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_83.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_83.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_83.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_83.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_83.operation_mode = "bidir_dual_port",
		ram_block3a_83.port_a_address_width = 13,
		ram_block3a_83.port_a_byte_enable_mask_width = 1,
		ram_block3a_83.port_a_byte_size = 1,
		ram_block3a_83.port_a_data_out_clear = "none",
		ram_block3a_83.port_a_data_out_clock = "clock0",
		ram_block3a_83.port_a_data_width = 1,
		ram_block3a_83.port_a_first_address = 16384,
		ram_block3a_83.port_a_first_bit_number = 19,
		ram_block3a_83.port_a_last_address = 24575,
		ram_block3a_83.port_a_logical_ram_depth = 32768,
		ram_block3a_83.port_a_logical_ram_width = 32,
		ram_block3a_83.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_83.port_b_address_clock = "clock1",
		ram_block3a_83.port_b_address_width = 13,
		ram_block3a_83.port_b_data_in_clock = "clock1",
		ram_block3a_83.port_b_data_out_clear = "none",
		ram_block3a_83.port_b_data_width = 1,
		ram_block3a_83.port_b_first_address = 16384,
		ram_block3a_83.port_b_first_bit_number = 19,
		ram_block3a_83.port_b_last_address = 24575,
		ram_block3a_83.port_b_logical_ram_depth = 32768,
		ram_block3a_83.port_b_logical_ram_width = 32,
		ram_block3a_83.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_83.port_b_read_enable_clock = "clock1",
		ram_block3a_83.port_b_write_enable_clock = "clock1",
		ram_block3a_83.ram_block_type = "AUTO",
		ram_block3a_83.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_84
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[20]}),
	.portadataout(wire_ram_block3a_84portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[20]}),
	.portbdataout(wire_ram_block3a_84portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_84.clk0_core_clock_enable = "ena0",
		ram_block3a_84.clk0_input_clock_enable = "none",
		ram_block3a_84.clk0_output_clock_enable = "none",
		ram_block3a_84.clk1_core_clock_enable = "ena1",
		ram_block3a_84.clk1_input_clock_enable = "none",
		ram_block3a_84.connectivity_checking = "OFF",
		ram_block3a_84.init_file = "../../src/core/default_data.mif",
		ram_block3a_84.init_file_layout = "port_a",
		ram_block3a_84.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_84.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_84.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_84.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_84.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_84.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_84.operation_mode = "bidir_dual_port",
		ram_block3a_84.port_a_address_width = 13,
		ram_block3a_84.port_a_byte_enable_mask_width = 1,
		ram_block3a_84.port_a_byte_size = 1,
		ram_block3a_84.port_a_data_out_clear = "none",
		ram_block3a_84.port_a_data_out_clock = "clock0",
		ram_block3a_84.port_a_data_width = 1,
		ram_block3a_84.port_a_first_address = 16384,
		ram_block3a_84.port_a_first_bit_number = 20,
		ram_block3a_84.port_a_last_address = 24575,
		ram_block3a_84.port_a_logical_ram_depth = 32768,
		ram_block3a_84.port_a_logical_ram_width = 32,
		ram_block3a_84.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_84.port_b_address_clock = "clock1",
		ram_block3a_84.port_b_address_width = 13,
		ram_block3a_84.port_b_data_in_clock = "clock1",
		ram_block3a_84.port_b_data_out_clear = "none",
		ram_block3a_84.port_b_data_width = 1,
		ram_block3a_84.port_b_first_address = 16384,
		ram_block3a_84.port_b_first_bit_number = 20,
		ram_block3a_84.port_b_last_address = 24575,
		ram_block3a_84.port_b_logical_ram_depth = 32768,
		ram_block3a_84.port_b_logical_ram_width = 32,
		ram_block3a_84.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_84.port_b_read_enable_clock = "clock1",
		ram_block3a_84.port_b_write_enable_clock = "clock1",
		ram_block3a_84.ram_block_type = "AUTO",
		ram_block3a_84.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_85
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[21]}),
	.portadataout(wire_ram_block3a_85portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[21]}),
	.portbdataout(wire_ram_block3a_85portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_85.clk0_core_clock_enable = "ena0",
		ram_block3a_85.clk0_input_clock_enable = "none",
		ram_block3a_85.clk0_output_clock_enable = "none",
		ram_block3a_85.clk1_core_clock_enable = "ena1",
		ram_block3a_85.clk1_input_clock_enable = "none",
		ram_block3a_85.connectivity_checking = "OFF",
		ram_block3a_85.init_file = "../../src/core/default_data.mif",
		ram_block3a_85.init_file_layout = "port_a",
		ram_block3a_85.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_85.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_85.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_85.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_85.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_85.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_85.operation_mode = "bidir_dual_port",
		ram_block3a_85.port_a_address_width = 13,
		ram_block3a_85.port_a_byte_enable_mask_width = 1,
		ram_block3a_85.port_a_byte_size = 1,
		ram_block3a_85.port_a_data_out_clear = "none",
		ram_block3a_85.port_a_data_out_clock = "clock0",
		ram_block3a_85.port_a_data_width = 1,
		ram_block3a_85.port_a_first_address = 16384,
		ram_block3a_85.port_a_first_bit_number = 21,
		ram_block3a_85.port_a_last_address = 24575,
		ram_block3a_85.port_a_logical_ram_depth = 32768,
		ram_block3a_85.port_a_logical_ram_width = 32,
		ram_block3a_85.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_85.port_b_address_clock = "clock1",
		ram_block3a_85.port_b_address_width = 13,
		ram_block3a_85.port_b_data_in_clock = "clock1",
		ram_block3a_85.port_b_data_out_clear = "none",
		ram_block3a_85.port_b_data_width = 1,
		ram_block3a_85.port_b_first_address = 16384,
		ram_block3a_85.port_b_first_bit_number = 21,
		ram_block3a_85.port_b_last_address = 24575,
		ram_block3a_85.port_b_logical_ram_depth = 32768,
		ram_block3a_85.port_b_logical_ram_width = 32,
		ram_block3a_85.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_85.port_b_read_enable_clock = "clock1",
		ram_block3a_85.port_b_write_enable_clock = "clock1",
		ram_block3a_85.ram_block_type = "AUTO",
		ram_block3a_85.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_86
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[22]}),
	.portadataout(wire_ram_block3a_86portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[22]}),
	.portbdataout(wire_ram_block3a_86portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_86.clk0_core_clock_enable = "ena0",
		ram_block3a_86.clk0_input_clock_enable = "none",
		ram_block3a_86.clk0_output_clock_enable = "none",
		ram_block3a_86.clk1_core_clock_enable = "ena1",
		ram_block3a_86.clk1_input_clock_enable = "none",
		ram_block3a_86.connectivity_checking = "OFF",
		ram_block3a_86.init_file = "../../src/core/default_data.mif",
		ram_block3a_86.init_file_layout = "port_a",
		ram_block3a_86.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_86.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_86.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_86.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_86.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_86.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_86.operation_mode = "bidir_dual_port",
		ram_block3a_86.port_a_address_width = 13,
		ram_block3a_86.port_a_byte_enable_mask_width = 1,
		ram_block3a_86.port_a_byte_size = 1,
		ram_block3a_86.port_a_data_out_clear = "none",
		ram_block3a_86.port_a_data_out_clock = "clock0",
		ram_block3a_86.port_a_data_width = 1,
		ram_block3a_86.port_a_first_address = 16384,
		ram_block3a_86.port_a_first_bit_number = 22,
		ram_block3a_86.port_a_last_address = 24575,
		ram_block3a_86.port_a_logical_ram_depth = 32768,
		ram_block3a_86.port_a_logical_ram_width = 32,
		ram_block3a_86.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_86.port_b_address_clock = "clock1",
		ram_block3a_86.port_b_address_width = 13,
		ram_block3a_86.port_b_data_in_clock = "clock1",
		ram_block3a_86.port_b_data_out_clear = "none",
		ram_block3a_86.port_b_data_width = 1,
		ram_block3a_86.port_b_first_address = 16384,
		ram_block3a_86.port_b_first_bit_number = 22,
		ram_block3a_86.port_b_last_address = 24575,
		ram_block3a_86.port_b_logical_ram_depth = 32768,
		ram_block3a_86.port_b_logical_ram_width = 32,
		ram_block3a_86.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_86.port_b_read_enable_clock = "clock1",
		ram_block3a_86.port_b_write_enable_clock = "clock1",
		ram_block3a_86.ram_block_type = "AUTO",
		ram_block3a_86.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_87
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[23]}),
	.portadataout(wire_ram_block3a_87portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[23]}),
	.portbdataout(wire_ram_block3a_87portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_87.clk0_core_clock_enable = "ena0",
		ram_block3a_87.clk0_input_clock_enable = "none",
		ram_block3a_87.clk0_output_clock_enable = "none",
		ram_block3a_87.clk1_core_clock_enable = "ena1",
		ram_block3a_87.clk1_input_clock_enable = "none",
		ram_block3a_87.connectivity_checking = "OFF",
		ram_block3a_87.init_file = "../../src/core/default_data.mif",
		ram_block3a_87.init_file_layout = "port_a",
		ram_block3a_87.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_87.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_87.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_87.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_87.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_87.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_87.operation_mode = "bidir_dual_port",
		ram_block3a_87.port_a_address_width = 13,
		ram_block3a_87.port_a_byte_enable_mask_width = 1,
		ram_block3a_87.port_a_byte_size = 1,
		ram_block3a_87.port_a_data_out_clear = "none",
		ram_block3a_87.port_a_data_out_clock = "clock0",
		ram_block3a_87.port_a_data_width = 1,
		ram_block3a_87.port_a_first_address = 16384,
		ram_block3a_87.port_a_first_bit_number = 23,
		ram_block3a_87.port_a_last_address = 24575,
		ram_block3a_87.port_a_logical_ram_depth = 32768,
		ram_block3a_87.port_a_logical_ram_width = 32,
		ram_block3a_87.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_87.port_b_address_clock = "clock1",
		ram_block3a_87.port_b_address_width = 13,
		ram_block3a_87.port_b_data_in_clock = "clock1",
		ram_block3a_87.port_b_data_out_clear = "none",
		ram_block3a_87.port_b_data_width = 1,
		ram_block3a_87.port_b_first_address = 16384,
		ram_block3a_87.port_b_first_bit_number = 23,
		ram_block3a_87.port_b_last_address = 24575,
		ram_block3a_87.port_b_logical_ram_depth = 32768,
		ram_block3a_87.port_b_logical_ram_width = 32,
		ram_block3a_87.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_87.port_b_read_enable_clock = "clock1",
		ram_block3a_87.port_b_write_enable_clock = "clock1",
		ram_block3a_87.ram_block_type = "AUTO",
		ram_block3a_87.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_88
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[24]}),
	.portadataout(wire_ram_block3a_88portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[24]}),
	.portbdataout(wire_ram_block3a_88portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_88.clk0_core_clock_enable = "ena0",
		ram_block3a_88.clk0_input_clock_enable = "none",
		ram_block3a_88.clk0_output_clock_enable = "none",
		ram_block3a_88.clk1_core_clock_enable = "ena1",
		ram_block3a_88.clk1_input_clock_enable = "none",
		ram_block3a_88.connectivity_checking = "OFF",
		ram_block3a_88.init_file = "../../src/core/default_data.mif",
		ram_block3a_88.init_file_layout = "port_a",
		ram_block3a_88.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_88.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_88.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_88.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_88.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_88.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_88.operation_mode = "bidir_dual_port",
		ram_block3a_88.port_a_address_width = 13,
		ram_block3a_88.port_a_byte_enable_mask_width = 1,
		ram_block3a_88.port_a_byte_size = 1,
		ram_block3a_88.port_a_data_out_clear = "none",
		ram_block3a_88.port_a_data_out_clock = "clock0",
		ram_block3a_88.port_a_data_width = 1,
		ram_block3a_88.port_a_first_address = 16384,
		ram_block3a_88.port_a_first_bit_number = 24,
		ram_block3a_88.port_a_last_address = 24575,
		ram_block3a_88.port_a_logical_ram_depth = 32768,
		ram_block3a_88.port_a_logical_ram_width = 32,
		ram_block3a_88.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_88.port_b_address_clock = "clock1",
		ram_block3a_88.port_b_address_width = 13,
		ram_block3a_88.port_b_data_in_clock = "clock1",
		ram_block3a_88.port_b_data_out_clear = "none",
		ram_block3a_88.port_b_data_width = 1,
		ram_block3a_88.port_b_first_address = 16384,
		ram_block3a_88.port_b_first_bit_number = 24,
		ram_block3a_88.port_b_last_address = 24575,
		ram_block3a_88.port_b_logical_ram_depth = 32768,
		ram_block3a_88.port_b_logical_ram_width = 32,
		ram_block3a_88.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_88.port_b_read_enable_clock = "clock1",
		ram_block3a_88.port_b_write_enable_clock = "clock1",
		ram_block3a_88.ram_block_type = "AUTO",
		ram_block3a_88.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_89
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[25]}),
	.portadataout(wire_ram_block3a_89portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[25]}),
	.portbdataout(wire_ram_block3a_89portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_89.clk0_core_clock_enable = "ena0",
		ram_block3a_89.clk0_input_clock_enable = "none",
		ram_block3a_89.clk0_output_clock_enable = "none",
		ram_block3a_89.clk1_core_clock_enable = "ena1",
		ram_block3a_89.clk1_input_clock_enable = "none",
		ram_block3a_89.connectivity_checking = "OFF",
		ram_block3a_89.init_file = "../../src/core/default_data.mif",
		ram_block3a_89.init_file_layout = "port_a",
		ram_block3a_89.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_89.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_89.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_89.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_89.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_89.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_89.operation_mode = "bidir_dual_port",
		ram_block3a_89.port_a_address_width = 13,
		ram_block3a_89.port_a_byte_enable_mask_width = 1,
		ram_block3a_89.port_a_byte_size = 1,
		ram_block3a_89.port_a_data_out_clear = "none",
		ram_block3a_89.port_a_data_out_clock = "clock0",
		ram_block3a_89.port_a_data_width = 1,
		ram_block3a_89.port_a_first_address = 16384,
		ram_block3a_89.port_a_first_bit_number = 25,
		ram_block3a_89.port_a_last_address = 24575,
		ram_block3a_89.port_a_logical_ram_depth = 32768,
		ram_block3a_89.port_a_logical_ram_width = 32,
		ram_block3a_89.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_89.port_b_address_clock = "clock1",
		ram_block3a_89.port_b_address_width = 13,
		ram_block3a_89.port_b_data_in_clock = "clock1",
		ram_block3a_89.port_b_data_out_clear = "none",
		ram_block3a_89.port_b_data_width = 1,
		ram_block3a_89.port_b_first_address = 16384,
		ram_block3a_89.port_b_first_bit_number = 25,
		ram_block3a_89.port_b_last_address = 24575,
		ram_block3a_89.port_b_logical_ram_depth = 32768,
		ram_block3a_89.port_b_logical_ram_width = 32,
		ram_block3a_89.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_89.port_b_read_enable_clock = "clock1",
		ram_block3a_89.port_b_write_enable_clock = "clock1",
		ram_block3a_89.ram_block_type = "AUTO",
		ram_block3a_89.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_90
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[26]}),
	.portadataout(wire_ram_block3a_90portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[26]}),
	.portbdataout(wire_ram_block3a_90portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_90.clk0_core_clock_enable = "ena0",
		ram_block3a_90.clk0_input_clock_enable = "none",
		ram_block3a_90.clk0_output_clock_enable = "none",
		ram_block3a_90.clk1_core_clock_enable = "ena1",
		ram_block3a_90.clk1_input_clock_enable = "none",
		ram_block3a_90.connectivity_checking = "OFF",
		ram_block3a_90.init_file = "../../src/core/default_data.mif",
		ram_block3a_90.init_file_layout = "port_a",
		ram_block3a_90.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_90.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_90.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_90.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_90.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_90.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_90.operation_mode = "bidir_dual_port",
		ram_block3a_90.port_a_address_width = 13,
		ram_block3a_90.port_a_byte_enable_mask_width = 1,
		ram_block3a_90.port_a_byte_size = 1,
		ram_block3a_90.port_a_data_out_clear = "none",
		ram_block3a_90.port_a_data_out_clock = "clock0",
		ram_block3a_90.port_a_data_width = 1,
		ram_block3a_90.port_a_first_address = 16384,
		ram_block3a_90.port_a_first_bit_number = 26,
		ram_block3a_90.port_a_last_address = 24575,
		ram_block3a_90.port_a_logical_ram_depth = 32768,
		ram_block3a_90.port_a_logical_ram_width = 32,
		ram_block3a_90.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_90.port_b_address_clock = "clock1",
		ram_block3a_90.port_b_address_width = 13,
		ram_block3a_90.port_b_data_in_clock = "clock1",
		ram_block3a_90.port_b_data_out_clear = "none",
		ram_block3a_90.port_b_data_width = 1,
		ram_block3a_90.port_b_first_address = 16384,
		ram_block3a_90.port_b_first_bit_number = 26,
		ram_block3a_90.port_b_last_address = 24575,
		ram_block3a_90.port_b_logical_ram_depth = 32768,
		ram_block3a_90.port_b_logical_ram_width = 32,
		ram_block3a_90.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_90.port_b_read_enable_clock = "clock1",
		ram_block3a_90.port_b_write_enable_clock = "clock1",
		ram_block3a_90.ram_block_type = "AUTO",
		ram_block3a_90.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_91
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[27]}),
	.portadataout(wire_ram_block3a_91portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[27]}),
	.portbdataout(wire_ram_block3a_91portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_91.clk0_core_clock_enable = "ena0",
		ram_block3a_91.clk0_input_clock_enable = "none",
		ram_block3a_91.clk0_output_clock_enable = "none",
		ram_block3a_91.clk1_core_clock_enable = "ena1",
		ram_block3a_91.clk1_input_clock_enable = "none",
		ram_block3a_91.connectivity_checking = "OFF",
		ram_block3a_91.init_file = "../../src/core/default_data.mif",
		ram_block3a_91.init_file_layout = "port_a",
		ram_block3a_91.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_91.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_91.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_91.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_91.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_91.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_91.operation_mode = "bidir_dual_port",
		ram_block3a_91.port_a_address_width = 13,
		ram_block3a_91.port_a_byte_enable_mask_width = 1,
		ram_block3a_91.port_a_byte_size = 1,
		ram_block3a_91.port_a_data_out_clear = "none",
		ram_block3a_91.port_a_data_out_clock = "clock0",
		ram_block3a_91.port_a_data_width = 1,
		ram_block3a_91.port_a_first_address = 16384,
		ram_block3a_91.port_a_first_bit_number = 27,
		ram_block3a_91.port_a_last_address = 24575,
		ram_block3a_91.port_a_logical_ram_depth = 32768,
		ram_block3a_91.port_a_logical_ram_width = 32,
		ram_block3a_91.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_91.port_b_address_clock = "clock1",
		ram_block3a_91.port_b_address_width = 13,
		ram_block3a_91.port_b_data_in_clock = "clock1",
		ram_block3a_91.port_b_data_out_clear = "none",
		ram_block3a_91.port_b_data_width = 1,
		ram_block3a_91.port_b_first_address = 16384,
		ram_block3a_91.port_b_first_bit_number = 27,
		ram_block3a_91.port_b_last_address = 24575,
		ram_block3a_91.port_b_logical_ram_depth = 32768,
		ram_block3a_91.port_b_logical_ram_width = 32,
		ram_block3a_91.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_91.port_b_read_enable_clock = "clock1",
		ram_block3a_91.port_b_write_enable_clock = "clock1",
		ram_block3a_91.ram_block_type = "AUTO",
		ram_block3a_91.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_92
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[28]}),
	.portadataout(wire_ram_block3a_92portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[28]}),
	.portbdataout(wire_ram_block3a_92portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_92.clk0_core_clock_enable = "ena0",
		ram_block3a_92.clk0_input_clock_enable = "none",
		ram_block3a_92.clk0_output_clock_enable = "none",
		ram_block3a_92.clk1_core_clock_enable = "ena1",
		ram_block3a_92.clk1_input_clock_enable = "none",
		ram_block3a_92.connectivity_checking = "OFF",
		ram_block3a_92.init_file = "../../src/core/default_data.mif",
		ram_block3a_92.init_file_layout = "port_a",
		ram_block3a_92.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_92.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_92.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_92.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_92.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_92.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_92.operation_mode = "bidir_dual_port",
		ram_block3a_92.port_a_address_width = 13,
		ram_block3a_92.port_a_byte_enable_mask_width = 1,
		ram_block3a_92.port_a_byte_size = 1,
		ram_block3a_92.port_a_data_out_clear = "none",
		ram_block3a_92.port_a_data_out_clock = "clock0",
		ram_block3a_92.port_a_data_width = 1,
		ram_block3a_92.port_a_first_address = 16384,
		ram_block3a_92.port_a_first_bit_number = 28,
		ram_block3a_92.port_a_last_address = 24575,
		ram_block3a_92.port_a_logical_ram_depth = 32768,
		ram_block3a_92.port_a_logical_ram_width = 32,
		ram_block3a_92.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_92.port_b_address_clock = "clock1",
		ram_block3a_92.port_b_address_width = 13,
		ram_block3a_92.port_b_data_in_clock = "clock1",
		ram_block3a_92.port_b_data_out_clear = "none",
		ram_block3a_92.port_b_data_width = 1,
		ram_block3a_92.port_b_first_address = 16384,
		ram_block3a_92.port_b_first_bit_number = 28,
		ram_block3a_92.port_b_last_address = 24575,
		ram_block3a_92.port_b_logical_ram_depth = 32768,
		ram_block3a_92.port_b_logical_ram_width = 32,
		ram_block3a_92.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_92.port_b_read_enable_clock = "clock1",
		ram_block3a_92.port_b_write_enable_clock = "clock1",
		ram_block3a_92.ram_block_type = "AUTO",
		ram_block3a_92.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_93
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[29]}),
	.portadataout(wire_ram_block3a_93portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[29]}),
	.portbdataout(wire_ram_block3a_93portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_93.clk0_core_clock_enable = "ena0",
		ram_block3a_93.clk0_input_clock_enable = "none",
		ram_block3a_93.clk0_output_clock_enable = "none",
		ram_block3a_93.clk1_core_clock_enable = "ena1",
		ram_block3a_93.clk1_input_clock_enable = "none",
		ram_block3a_93.connectivity_checking = "OFF",
		ram_block3a_93.init_file = "../../src/core/default_data.mif",
		ram_block3a_93.init_file_layout = "port_a",
		ram_block3a_93.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_93.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_93.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_93.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_93.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_93.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_93.operation_mode = "bidir_dual_port",
		ram_block3a_93.port_a_address_width = 13,
		ram_block3a_93.port_a_byte_enable_mask_width = 1,
		ram_block3a_93.port_a_byte_size = 1,
		ram_block3a_93.port_a_data_out_clear = "none",
		ram_block3a_93.port_a_data_out_clock = "clock0",
		ram_block3a_93.port_a_data_width = 1,
		ram_block3a_93.port_a_first_address = 16384,
		ram_block3a_93.port_a_first_bit_number = 29,
		ram_block3a_93.port_a_last_address = 24575,
		ram_block3a_93.port_a_logical_ram_depth = 32768,
		ram_block3a_93.port_a_logical_ram_width = 32,
		ram_block3a_93.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_93.port_b_address_clock = "clock1",
		ram_block3a_93.port_b_address_width = 13,
		ram_block3a_93.port_b_data_in_clock = "clock1",
		ram_block3a_93.port_b_data_out_clear = "none",
		ram_block3a_93.port_b_data_width = 1,
		ram_block3a_93.port_b_first_address = 16384,
		ram_block3a_93.port_b_first_bit_number = 29,
		ram_block3a_93.port_b_last_address = 24575,
		ram_block3a_93.port_b_logical_ram_depth = 32768,
		ram_block3a_93.port_b_logical_ram_width = 32,
		ram_block3a_93.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_93.port_b_read_enable_clock = "clock1",
		ram_block3a_93.port_b_write_enable_clock = "clock1",
		ram_block3a_93.ram_block_type = "AUTO",
		ram_block3a_93.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_94
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[30]}),
	.portadataout(wire_ram_block3a_94portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[30]}),
	.portbdataout(wire_ram_block3a_94portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_94.clk0_core_clock_enable = "ena0",
		ram_block3a_94.clk0_input_clock_enable = "none",
		ram_block3a_94.clk0_output_clock_enable = "none",
		ram_block3a_94.clk1_core_clock_enable = "ena1",
		ram_block3a_94.clk1_input_clock_enable = "none",
		ram_block3a_94.connectivity_checking = "OFF",
		ram_block3a_94.init_file = "../../src/core/default_data.mif",
		ram_block3a_94.init_file_layout = "port_a",
		ram_block3a_94.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_94.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_94.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_94.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_94.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_94.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_94.operation_mode = "bidir_dual_port",
		ram_block3a_94.port_a_address_width = 13,
		ram_block3a_94.port_a_byte_enable_mask_width = 1,
		ram_block3a_94.port_a_byte_size = 1,
		ram_block3a_94.port_a_data_out_clear = "none",
		ram_block3a_94.port_a_data_out_clock = "clock0",
		ram_block3a_94.port_a_data_width = 1,
		ram_block3a_94.port_a_first_address = 16384,
		ram_block3a_94.port_a_first_bit_number = 30,
		ram_block3a_94.port_a_last_address = 24575,
		ram_block3a_94.port_a_logical_ram_depth = 32768,
		ram_block3a_94.port_a_logical_ram_width = 32,
		ram_block3a_94.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_94.port_b_address_clock = "clock1",
		ram_block3a_94.port_b_address_width = 13,
		ram_block3a_94.port_b_data_in_clock = "clock1",
		ram_block3a_94.port_b_data_out_clear = "none",
		ram_block3a_94.port_b_data_width = 1,
		ram_block3a_94.port_b_first_address = 16384,
		ram_block3a_94.port_b_first_bit_number = 30,
		ram_block3a_94.port_b_last_address = 24575,
		ram_block3a_94.port_b_logical_ram_depth = 32768,
		ram_block3a_94.port_b_logical_ram_width = 32,
		ram_block3a_94.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_94.port_b_read_enable_clock = "clock1",
		ram_block3a_94.port_b_write_enable_clock = "clock1",
		ram_block3a_94.ram_block_type = "AUTO",
		ram_block3a_94.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_95
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[31]}),
	.portadataout(wire_ram_block3a_95portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[31]}),
	.portbdataout(wire_ram_block3a_95portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_95.clk0_core_clock_enable = "ena0",
		ram_block3a_95.clk0_input_clock_enable = "none",
		ram_block3a_95.clk0_output_clock_enable = "none",
		ram_block3a_95.clk1_core_clock_enable = "ena1",
		ram_block3a_95.clk1_input_clock_enable = "none",
		ram_block3a_95.connectivity_checking = "OFF",
		ram_block3a_95.init_file = "../../src/core/default_data.mif",
		ram_block3a_95.init_file_layout = "port_a",
		ram_block3a_95.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_95.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_95.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_95.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_95.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_95.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_95.operation_mode = "bidir_dual_port",
		ram_block3a_95.port_a_address_width = 13,
		ram_block3a_95.port_a_byte_enable_mask_width = 1,
		ram_block3a_95.port_a_byte_size = 1,
		ram_block3a_95.port_a_data_out_clear = "none",
		ram_block3a_95.port_a_data_out_clock = "clock0",
		ram_block3a_95.port_a_data_width = 1,
		ram_block3a_95.port_a_first_address = 16384,
		ram_block3a_95.port_a_first_bit_number = 31,
		ram_block3a_95.port_a_last_address = 24575,
		ram_block3a_95.port_a_logical_ram_depth = 32768,
		ram_block3a_95.port_a_logical_ram_width = 32,
		ram_block3a_95.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_95.port_b_address_clock = "clock1",
		ram_block3a_95.port_b_address_width = 13,
		ram_block3a_95.port_b_data_in_clock = "clock1",
		ram_block3a_95.port_b_data_out_clear = "none",
		ram_block3a_95.port_b_data_width = 1,
		ram_block3a_95.port_b_first_address = 16384,
		ram_block3a_95.port_b_first_bit_number = 31,
		ram_block3a_95.port_b_last_address = 24575,
		ram_block3a_95.port_b_logical_ram_depth = 32768,
		ram_block3a_95.port_b_logical_ram_width = 32,
		ram_block3a_95.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_95.port_b_read_enable_clock = "clock1",
		ram_block3a_95.port_b_write_enable_clock = "clock1",
		ram_block3a_95.ram_block_type = "AUTO",
		ram_block3a_95.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_96
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block3a_96portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block3a_96portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_96.clk0_core_clock_enable = "ena0",
		ram_block3a_96.clk0_input_clock_enable = "none",
		ram_block3a_96.clk0_output_clock_enable = "none",
		ram_block3a_96.clk1_core_clock_enable = "ena1",
		ram_block3a_96.clk1_input_clock_enable = "none",
		ram_block3a_96.connectivity_checking = "OFF",
		ram_block3a_96.init_file = "../../src/core/default_data.mif",
		ram_block3a_96.init_file_layout = "port_a",
		ram_block3a_96.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_96.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_96.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_96.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_96.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_96.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_96.operation_mode = "bidir_dual_port",
		ram_block3a_96.port_a_address_width = 13,
		ram_block3a_96.port_a_byte_enable_mask_width = 1,
		ram_block3a_96.port_a_byte_size = 1,
		ram_block3a_96.port_a_data_out_clear = "none",
		ram_block3a_96.port_a_data_out_clock = "clock0",
		ram_block3a_96.port_a_data_width = 1,
		ram_block3a_96.port_a_first_address = 24576,
		ram_block3a_96.port_a_first_bit_number = 0,
		ram_block3a_96.port_a_last_address = 32767,
		ram_block3a_96.port_a_logical_ram_depth = 32768,
		ram_block3a_96.port_a_logical_ram_width = 32,
		ram_block3a_96.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_96.port_b_address_clock = "clock1",
		ram_block3a_96.port_b_address_width = 13,
		ram_block3a_96.port_b_data_in_clock = "clock1",
		ram_block3a_96.port_b_data_out_clear = "none",
		ram_block3a_96.port_b_data_width = 1,
		ram_block3a_96.port_b_first_address = 24576,
		ram_block3a_96.port_b_first_bit_number = 0,
		ram_block3a_96.port_b_last_address = 32767,
		ram_block3a_96.port_b_logical_ram_depth = 32768,
		ram_block3a_96.port_b_logical_ram_width = 32,
		ram_block3a_96.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_96.port_b_read_enable_clock = "clock1",
		ram_block3a_96.port_b_write_enable_clock = "clock1",
		ram_block3a_96.ram_block_type = "AUTO",
		ram_block3a_96.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_97
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block3a_97portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block3a_97portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_97.clk0_core_clock_enable = "ena0",
		ram_block3a_97.clk0_input_clock_enable = "none",
		ram_block3a_97.clk0_output_clock_enable = "none",
		ram_block3a_97.clk1_core_clock_enable = "ena1",
		ram_block3a_97.clk1_input_clock_enable = "none",
		ram_block3a_97.connectivity_checking = "OFF",
		ram_block3a_97.init_file = "../../src/core/default_data.mif",
		ram_block3a_97.init_file_layout = "port_a",
		ram_block3a_97.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_97.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_97.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_97.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_97.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_97.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_97.operation_mode = "bidir_dual_port",
		ram_block3a_97.port_a_address_width = 13,
		ram_block3a_97.port_a_byte_enable_mask_width = 1,
		ram_block3a_97.port_a_byte_size = 1,
		ram_block3a_97.port_a_data_out_clear = "none",
		ram_block3a_97.port_a_data_out_clock = "clock0",
		ram_block3a_97.port_a_data_width = 1,
		ram_block3a_97.port_a_first_address = 24576,
		ram_block3a_97.port_a_first_bit_number = 1,
		ram_block3a_97.port_a_last_address = 32767,
		ram_block3a_97.port_a_logical_ram_depth = 32768,
		ram_block3a_97.port_a_logical_ram_width = 32,
		ram_block3a_97.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_97.port_b_address_clock = "clock1",
		ram_block3a_97.port_b_address_width = 13,
		ram_block3a_97.port_b_data_in_clock = "clock1",
		ram_block3a_97.port_b_data_out_clear = "none",
		ram_block3a_97.port_b_data_width = 1,
		ram_block3a_97.port_b_first_address = 24576,
		ram_block3a_97.port_b_first_bit_number = 1,
		ram_block3a_97.port_b_last_address = 32767,
		ram_block3a_97.port_b_logical_ram_depth = 32768,
		ram_block3a_97.port_b_logical_ram_width = 32,
		ram_block3a_97.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_97.port_b_read_enable_clock = "clock1",
		ram_block3a_97.port_b_write_enable_clock = "clock1",
		ram_block3a_97.ram_block_type = "AUTO",
		ram_block3a_97.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_98
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block3a_98portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block3a_98portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_98.clk0_core_clock_enable = "ena0",
		ram_block3a_98.clk0_input_clock_enable = "none",
		ram_block3a_98.clk0_output_clock_enable = "none",
		ram_block3a_98.clk1_core_clock_enable = "ena1",
		ram_block3a_98.clk1_input_clock_enable = "none",
		ram_block3a_98.connectivity_checking = "OFF",
		ram_block3a_98.init_file = "../../src/core/default_data.mif",
		ram_block3a_98.init_file_layout = "port_a",
		ram_block3a_98.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_98.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_98.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_98.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_98.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_98.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_98.operation_mode = "bidir_dual_port",
		ram_block3a_98.port_a_address_width = 13,
		ram_block3a_98.port_a_byte_enable_mask_width = 1,
		ram_block3a_98.port_a_byte_size = 1,
		ram_block3a_98.port_a_data_out_clear = "none",
		ram_block3a_98.port_a_data_out_clock = "clock0",
		ram_block3a_98.port_a_data_width = 1,
		ram_block3a_98.port_a_first_address = 24576,
		ram_block3a_98.port_a_first_bit_number = 2,
		ram_block3a_98.port_a_last_address = 32767,
		ram_block3a_98.port_a_logical_ram_depth = 32768,
		ram_block3a_98.port_a_logical_ram_width = 32,
		ram_block3a_98.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_98.port_b_address_clock = "clock1",
		ram_block3a_98.port_b_address_width = 13,
		ram_block3a_98.port_b_data_in_clock = "clock1",
		ram_block3a_98.port_b_data_out_clear = "none",
		ram_block3a_98.port_b_data_width = 1,
		ram_block3a_98.port_b_first_address = 24576,
		ram_block3a_98.port_b_first_bit_number = 2,
		ram_block3a_98.port_b_last_address = 32767,
		ram_block3a_98.port_b_logical_ram_depth = 32768,
		ram_block3a_98.port_b_logical_ram_width = 32,
		ram_block3a_98.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_98.port_b_read_enable_clock = "clock1",
		ram_block3a_98.port_b_write_enable_clock = "clock1",
		ram_block3a_98.ram_block_type = "AUTO",
		ram_block3a_98.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_99
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block3a_99portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block3a_99portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_99.clk0_core_clock_enable = "ena0",
		ram_block3a_99.clk0_input_clock_enable = "none",
		ram_block3a_99.clk0_output_clock_enable = "none",
		ram_block3a_99.clk1_core_clock_enable = "ena1",
		ram_block3a_99.clk1_input_clock_enable = "none",
		ram_block3a_99.connectivity_checking = "OFF",
		ram_block3a_99.init_file = "../../src/core/default_data.mif",
		ram_block3a_99.init_file_layout = "port_a",
		ram_block3a_99.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_99.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_99.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_99.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_99.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_99.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_99.operation_mode = "bidir_dual_port",
		ram_block3a_99.port_a_address_width = 13,
		ram_block3a_99.port_a_byte_enable_mask_width = 1,
		ram_block3a_99.port_a_byte_size = 1,
		ram_block3a_99.port_a_data_out_clear = "none",
		ram_block3a_99.port_a_data_out_clock = "clock0",
		ram_block3a_99.port_a_data_width = 1,
		ram_block3a_99.port_a_first_address = 24576,
		ram_block3a_99.port_a_first_bit_number = 3,
		ram_block3a_99.port_a_last_address = 32767,
		ram_block3a_99.port_a_logical_ram_depth = 32768,
		ram_block3a_99.port_a_logical_ram_width = 32,
		ram_block3a_99.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_99.port_b_address_clock = "clock1",
		ram_block3a_99.port_b_address_width = 13,
		ram_block3a_99.port_b_data_in_clock = "clock1",
		ram_block3a_99.port_b_data_out_clear = "none",
		ram_block3a_99.port_b_data_width = 1,
		ram_block3a_99.port_b_first_address = 24576,
		ram_block3a_99.port_b_first_bit_number = 3,
		ram_block3a_99.port_b_last_address = 32767,
		ram_block3a_99.port_b_logical_ram_depth = 32768,
		ram_block3a_99.port_b_logical_ram_width = 32,
		ram_block3a_99.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_99.port_b_read_enable_clock = "clock1",
		ram_block3a_99.port_b_write_enable_clock = "clock1",
		ram_block3a_99.ram_block_type = "AUTO",
		ram_block3a_99.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_100
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block3a_100portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block3a_100portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_100.clk0_core_clock_enable = "ena0",
		ram_block3a_100.clk0_input_clock_enable = "none",
		ram_block3a_100.clk0_output_clock_enable = "none",
		ram_block3a_100.clk1_core_clock_enable = "ena1",
		ram_block3a_100.clk1_input_clock_enable = "none",
		ram_block3a_100.connectivity_checking = "OFF",
		ram_block3a_100.init_file = "../../src/core/default_data.mif",
		ram_block3a_100.init_file_layout = "port_a",
		ram_block3a_100.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_100.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_100.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_100.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_100.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_100.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_100.operation_mode = "bidir_dual_port",
		ram_block3a_100.port_a_address_width = 13,
		ram_block3a_100.port_a_byte_enable_mask_width = 1,
		ram_block3a_100.port_a_byte_size = 1,
		ram_block3a_100.port_a_data_out_clear = "none",
		ram_block3a_100.port_a_data_out_clock = "clock0",
		ram_block3a_100.port_a_data_width = 1,
		ram_block3a_100.port_a_first_address = 24576,
		ram_block3a_100.port_a_first_bit_number = 4,
		ram_block3a_100.port_a_last_address = 32767,
		ram_block3a_100.port_a_logical_ram_depth = 32768,
		ram_block3a_100.port_a_logical_ram_width = 32,
		ram_block3a_100.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_100.port_b_address_clock = "clock1",
		ram_block3a_100.port_b_address_width = 13,
		ram_block3a_100.port_b_data_in_clock = "clock1",
		ram_block3a_100.port_b_data_out_clear = "none",
		ram_block3a_100.port_b_data_width = 1,
		ram_block3a_100.port_b_first_address = 24576,
		ram_block3a_100.port_b_first_bit_number = 4,
		ram_block3a_100.port_b_last_address = 32767,
		ram_block3a_100.port_b_logical_ram_depth = 32768,
		ram_block3a_100.port_b_logical_ram_width = 32,
		ram_block3a_100.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_100.port_b_read_enable_clock = "clock1",
		ram_block3a_100.port_b_write_enable_clock = "clock1",
		ram_block3a_100.ram_block_type = "AUTO",
		ram_block3a_100.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_101
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block3a_101portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block3a_101portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_101.clk0_core_clock_enable = "ena0",
		ram_block3a_101.clk0_input_clock_enable = "none",
		ram_block3a_101.clk0_output_clock_enable = "none",
		ram_block3a_101.clk1_core_clock_enable = "ena1",
		ram_block3a_101.clk1_input_clock_enable = "none",
		ram_block3a_101.connectivity_checking = "OFF",
		ram_block3a_101.init_file = "../../src/core/default_data.mif",
		ram_block3a_101.init_file_layout = "port_a",
		ram_block3a_101.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_101.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_101.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_101.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_101.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_101.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_101.operation_mode = "bidir_dual_port",
		ram_block3a_101.port_a_address_width = 13,
		ram_block3a_101.port_a_byte_enable_mask_width = 1,
		ram_block3a_101.port_a_byte_size = 1,
		ram_block3a_101.port_a_data_out_clear = "none",
		ram_block3a_101.port_a_data_out_clock = "clock0",
		ram_block3a_101.port_a_data_width = 1,
		ram_block3a_101.port_a_first_address = 24576,
		ram_block3a_101.port_a_first_bit_number = 5,
		ram_block3a_101.port_a_last_address = 32767,
		ram_block3a_101.port_a_logical_ram_depth = 32768,
		ram_block3a_101.port_a_logical_ram_width = 32,
		ram_block3a_101.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_101.port_b_address_clock = "clock1",
		ram_block3a_101.port_b_address_width = 13,
		ram_block3a_101.port_b_data_in_clock = "clock1",
		ram_block3a_101.port_b_data_out_clear = "none",
		ram_block3a_101.port_b_data_width = 1,
		ram_block3a_101.port_b_first_address = 24576,
		ram_block3a_101.port_b_first_bit_number = 5,
		ram_block3a_101.port_b_last_address = 32767,
		ram_block3a_101.port_b_logical_ram_depth = 32768,
		ram_block3a_101.port_b_logical_ram_width = 32,
		ram_block3a_101.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_101.port_b_read_enable_clock = "clock1",
		ram_block3a_101.port_b_write_enable_clock = "clock1",
		ram_block3a_101.ram_block_type = "AUTO",
		ram_block3a_101.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_102
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block3a_102portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block3a_102portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_102.clk0_core_clock_enable = "ena0",
		ram_block3a_102.clk0_input_clock_enable = "none",
		ram_block3a_102.clk0_output_clock_enable = "none",
		ram_block3a_102.clk1_core_clock_enable = "ena1",
		ram_block3a_102.clk1_input_clock_enable = "none",
		ram_block3a_102.connectivity_checking = "OFF",
		ram_block3a_102.init_file = "../../src/core/default_data.mif",
		ram_block3a_102.init_file_layout = "port_a",
		ram_block3a_102.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_102.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_102.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_102.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_102.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_102.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_102.operation_mode = "bidir_dual_port",
		ram_block3a_102.port_a_address_width = 13,
		ram_block3a_102.port_a_byte_enable_mask_width = 1,
		ram_block3a_102.port_a_byte_size = 1,
		ram_block3a_102.port_a_data_out_clear = "none",
		ram_block3a_102.port_a_data_out_clock = "clock0",
		ram_block3a_102.port_a_data_width = 1,
		ram_block3a_102.port_a_first_address = 24576,
		ram_block3a_102.port_a_first_bit_number = 6,
		ram_block3a_102.port_a_last_address = 32767,
		ram_block3a_102.port_a_logical_ram_depth = 32768,
		ram_block3a_102.port_a_logical_ram_width = 32,
		ram_block3a_102.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_102.port_b_address_clock = "clock1",
		ram_block3a_102.port_b_address_width = 13,
		ram_block3a_102.port_b_data_in_clock = "clock1",
		ram_block3a_102.port_b_data_out_clear = "none",
		ram_block3a_102.port_b_data_width = 1,
		ram_block3a_102.port_b_first_address = 24576,
		ram_block3a_102.port_b_first_bit_number = 6,
		ram_block3a_102.port_b_last_address = 32767,
		ram_block3a_102.port_b_logical_ram_depth = 32768,
		ram_block3a_102.port_b_logical_ram_width = 32,
		ram_block3a_102.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_102.port_b_read_enable_clock = "clock1",
		ram_block3a_102.port_b_write_enable_clock = "clock1",
		ram_block3a_102.ram_block_type = "AUTO",
		ram_block3a_102.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_103
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block3a_103portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block3a_103portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_103.clk0_core_clock_enable = "ena0",
		ram_block3a_103.clk0_input_clock_enable = "none",
		ram_block3a_103.clk0_output_clock_enable = "none",
		ram_block3a_103.clk1_core_clock_enable = "ena1",
		ram_block3a_103.clk1_input_clock_enable = "none",
		ram_block3a_103.connectivity_checking = "OFF",
		ram_block3a_103.init_file = "../../src/core/default_data.mif",
		ram_block3a_103.init_file_layout = "port_a",
		ram_block3a_103.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_103.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_103.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_103.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_103.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_103.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_103.operation_mode = "bidir_dual_port",
		ram_block3a_103.port_a_address_width = 13,
		ram_block3a_103.port_a_byte_enable_mask_width = 1,
		ram_block3a_103.port_a_byte_size = 1,
		ram_block3a_103.port_a_data_out_clear = "none",
		ram_block3a_103.port_a_data_out_clock = "clock0",
		ram_block3a_103.port_a_data_width = 1,
		ram_block3a_103.port_a_first_address = 24576,
		ram_block3a_103.port_a_first_bit_number = 7,
		ram_block3a_103.port_a_last_address = 32767,
		ram_block3a_103.port_a_logical_ram_depth = 32768,
		ram_block3a_103.port_a_logical_ram_width = 32,
		ram_block3a_103.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_103.port_b_address_clock = "clock1",
		ram_block3a_103.port_b_address_width = 13,
		ram_block3a_103.port_b_data_in_clock = "clock1",
		ram_block3a_103.port_b_data_out_clear = "none",
		ram_block3a_103.port_b_data_width = 1,
		ram_block3a_103.port_b_first_address = 24576,
		ram_block3a_103.port_b_first_bit_number = 7,
		ram_block3a_103.port_b_last_address = 32767,
		ram_block3a_103.port_b_logical_ram_depth = 32768,
		ram_block3a_103.port_b_logical_ram_width = 32,
		ram_block3a_103.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_103.port_b_read_enable_clock = "clock1",
		ram_block3a_103.port_b_write_enable_clock = "clock1",
		ram_block3a_103.ram_block_type = "AUTO",
		ram_block3a_103.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_104
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block3a_104portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block3a_104portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_104.clk0_core_clock_enable = "ena0",
		ram_block3a_104.clk0_input_clock_enable = "none",
		ram_block3a_104.clk0_output_clock_enable = "none",
		ram_block3a_104.clk1_core_clock_enable = "ena1",
		ram_block3a_104.clk1_input_clock_enable = "none",
		ram_block3a_104.connectivity_checking = "OFF",
		ram_block3a_104.init_file = "../../src/core/default_data.mif",
		ram_block3a_104.init_file_layout = "port_a",
		ram_block3a_104.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_104.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_104.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_104.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_104.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_104.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_104.operation_mode = "bidir_dual_port",
		ram_block3a_104.port_a_address_width = 13,
		ram_block3a_104.port_a_byte_enable_mask_width = 1,
		ram_block3a_104.port_a_byte_size = 1,
		ram_block3a_104.port_a_data_out_clear = "none",
		ram_block3a_104.port_a_data_out_clock = "clock0",
		ram_block3a_104.port_a_data_width = 1,
		ram_block3a_104.port_a_first_address = 24576,
		ram_block3a_104.port_a_first_bit_number = 8,
		ram_block3a_104.port_a_last_address = 32767,
		ram_block3a_104.port_a_logical_ram_depth = 32768,
		ram_block3a_104.port_a_logical_ram_width = 32,
		ram_block3a_104.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_104.port_b_address_clock = "clock1",
		ram_block3a_104.port_b_address_width = 13,
		ram_block3a_104.port_b_data_in_clock = "clock1",
		ram_block3a_104.port_b_data_out_clear = "none",
		ram_block3a_104.port_b_data_width = 1,
		ram_block3a_104.port_b_first_address = 24576,
		ram_block3a_104.port_b_first_bit_number = 8,
		ram_block3a_104.port_b_last_address = 32767,
		ram_block3a_104.port_b_logical_ram_depth = 32768,
		ram_block3a_104.port_b_logical_ram_width = 32,
		ram_block3a_104.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_104.port_b_read_enable_clock = "clock1",
		ram_block3a_104.port_b_write_enable_clock = "clock1",
		ram_block3a_104.ram_block_type = "AUTO",
		ram_block3a_104.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_105
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block3a_105portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block3a_105portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_105.clk0_core_clock_enable = "ena0",
		ram_block3a_105.clk0_input_clock_enable = "none",
		ram_block3a_105.clk0_output_clock_enable = "none",
		ram_block3a_105.clk1_core_clock_enable = "ena1",
		ram_block3a_105.clk1_input_clock_enable = "none",
		ram_block3a_105.connectivity_checking = "OFF",
		ram_block3a_105.init_file = "../../src/core/default_data.mif",
		ram_block3a_105.init_file_layout = "port_a",
		ram_block3a_105.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_105.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_105.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_105.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_105.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_105.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_105.operation_mode = "bidir_dual_port",
		ram_block3a_105.port_a_address_width = 13,
		ram_block3a_105.port_a_byte_enable_mask_width = 1,
		ram_block3a_105.port_a_byte_size = 1,
		ram_block3a_105.port_a_data_out_clear = "none",
		ram_block3a_105.port_a_data_out_clock = "clock0",
		ram_block3a_105.port_a_data_width = 1,
		ram_block3a_105.port_a_first_address = 24576,
		ram_block3a_105.port_a_first_bit_number = 9,
		ram_block3a_105.port_a_last_address = 32767,
		ram_block3a_105.port_a_logical_ram_depth = 32768,
		ram_block3a_105.port_a_logical_ram_width = 32,
		ram_block3a_105.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_105.port_b_address_clock = "clock1",
		ram_block3a_105.port_b_address_width = 13,
		ram_block3a_105.port_b_data_in_clock = "clock1",
		ram_block3a_105.port_b_data_out_clear = "none",
		ram_block3a_105.port_b_data_width = 1,
		ram_block3a_105.port_b_first_address = 24576,
		ram_block3a_105.port_b_first_bit_number = 9,
		ram_block3a_105.port_b_last_address = 32767,
		ram_block3a_105.port_b_logical_ram_depth = 32768,
		ram_block3a_105.port_b_logical_ram_width = 32,
		ram_block3a_105.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_105.port_b_read_enable_clock = "clock1",
		ram_block3a_105.port_b_write_enable_clock = "clock1",
		ram_block3a_105.ram_block_type = "AUTO",
		ram_block3a_105.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_106
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block3a_106portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block3a_106portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_106.clk0_core_clock_enable = "ena0",
		ram_block3a_106.clk0_input_clock_enable = "none",
		ram_block3a_106.clk0_output_clock_enable = "none",
		ram_block3a_106.clk1_core_clock_enable = "ena1",
		ram_block3a_106.clk1_input_clock_enable = "none",
		ram_block3a_106.connectivity_checking = "OFF",
		ram_block3a_106.init_file = "../../src/core/default_data.mif",
		ram_block3a_106.init_file_layout = "port_a",
		ram_block3a_106.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_106.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_106.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_106.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_106.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_106.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_106.operation_mode = "bidir_dual_port",
		ram_block3a_106.port_a_address_width = 13,
		ram_block3a_106.port_a_byte_enable_mask_width = 1,
		ram_block3a_106.port_a_byte_size = 1,
		ram_block3a_106.port_a_data_out_clear = "none",
		ram_block3a_106.port_a_data_out_clock = "clock0",
		ram_block3a_106.port_a_data_width = 1,
		ram_block3a_106.port_a_first_address = 24576,
		ram_block3a_106.port_a_first_bit_number = 10,
		ram_block3a_106.port_a_last_address = 32767,
		ram_block3a_106.port_a_logical_ram_depth = 32768,
		ram_block3a_106.port_a_logical_ram_width = 32,
		ram_block3a_106.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_106.port_b_address_clock = "clock1",
		ram_block3a_106.port_b_address_width = 13,
		ram_block3a_106.port_b_data_in_clock = "clock1",
		ram_block3a_106.port_b_data_out_clear = "none",
		ram_block3a_106.port_b_data_width = 1,
		ram_block3a_106.port_b_first_address = 24576,
		ram_block3a_106.port_b_first_bit_number = 10,
		ram_block3a_106.port_b_last_address = 32767,
		ram_block3a_106.port_b_logical_ram_depth = 32768,
		ram_block3a_106.port_b_logical_ram_width = 32,
		ram_block3a_106.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_106.port_b_read_enable_clock = "clock1",
		ram_block3a_106.port_b_write_enable_clock = "clock1",
		ram_block3a_106.ram_block_type = "AUTO",
		ram_block3a_106.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_107
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block3a_107portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block3a_107portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_107.clk0_core_clock_enable = "ena0",
		ram_block3a_107.clk0_input_clock_enable = "none",
		ram_block3a_107.clk0_output_clock_enable = "none",
		ram_block3a_107.clk1_core_clock_enable = "ena1",
		ram_block3a_107.clk1_input_clock_enable = "none",
		ram_block3a_107.connectivity_checking = "OFF",
		ram_block3a_107.init_file = "../../src/core/default_data.mif",
		ram_block3a_107.init_file_layout = "port_a",
		ram_block3a_107.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_107.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_107.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_107.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_107.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_107.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_107.operation_mode = "bidir_dual_port",
		ram_block3a_107.port_a_address_width = 13,
		ram_block3a_107.port_a_byte_enable_mask_width = 1,
		ram_block3a_107.port_a_byte_size = 1,
		ram_block3a_107.port_a_data_out_clear = "none",
		ram_block3a_107.port_a_data_out_clock = "clock0",
		ram_block3a_107.port_a_data_width = 1,
		ram_block3a_107.port_a_first_address = 24576,
		ram_block3a_107.port_a_first_bit_number = 11,
		ram_block3a_107.port_a_last_address = 32767,
		ram_block3a_107.port_a_logical_ram_depth = 32768,
		ram_block3a_107.port_a_logical_ram_width = 32,
		ram_block3a_107.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_107.port_b_address_clock = "clock1",
		ram_block3a_107.port_b_address_width = 13,
		ram_block3a_107.port_b_data_in_clock = "clock1",
		ram_block3a_107.port_b_data_out_clear = "none",
		ram_block3a_107.port_b_data_width = 1,
		ram_block3a_107.port_b_first_address = 24576,
		ram_block3a_107.port_b_first_bit_number = 11,
		ram_block3a_107.port_b_last_address = 32767,
		ram_block3a_107.port_b_logical_ram_depth = 32768,
		ram_block3a_107.port_b_logical_ram_width = 32,
		ram_block3a_107.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_107.port_b_read_enable_clock = "clock1",
		ram_block3a_107.port_b_write_enable_clock = "clock1",
		ram_block3a_107.ram_block_type = "AUTO",
		ram_block3a_107.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_108
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block3a_108portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block3a_108portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_108.clk0_core_clock_enable = "ena0",
		ram_block3a_108.clk0_input_clock_enable = "none",
		ram_block3a_108.clk0_output_clock_enable = "none",
		ram_block3a_108.clk1_core_clock_enable = "ena1",
		ram_block3a_108.clk1_input_clock_enable = "none",
		ram_block3a_108.connectivity_checking = "OFF",
		ram_block3a_108.init_file = "../../src/core/default_data.mif",
		ram_block3a_108.init_file_layout = "port_a",
		ram_block3a_108.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_108.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_108.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_108.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_108.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_108.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_108.operation_mode = "bidir_dual_port",
		ram_block3a_108.port_a_address_width = 13,
		ram_block3a_108.port_a_byte_enable_mask_width = 1,
		ram_block3a_108.port_a_byte_size = 1,
		ram_block3a_108.port_a_data_out_clear = "none",
		ram_block3a_108.port_a_data_out_clock = "clock0",
		ram_block3a_108.port_a_data_width = 1,
		ram_block3a_108.port_a_first_address = 24576,
		ram_block3a_108.port_a_first_bit_number = 12,
		ram_block3a_108.port_a_last_address = 32767,
		ram_block3a_108.port_a_logical_ram_depth = 32768,
		ram_block3a_108.port_a_logical_ram_width = 32,
		ram_block3a_108.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_108.port_b_address_clock = "clock1",
		ram_block3a_108.port_b_address_width = 13,
		ram_block3a_108.port_b_data_in_clock = "clock1",
		ram_block3a_108.port_b_data_out_clear = "none",
		ram_block3a_108.port_b_data_width = 1,
		ram_block3a_108.port_b_first_address = 24576,
		ram_block3a_108.port_b_first_bit_number = 12,
		ram_block3a_108.port_b_last_address = 32767,
		ram_block3a_108.port_b_logical_ram_depth = 32768,
		ram_block3a_108.port_b_logical_ram_width = 32,
		ram_block3a_108.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_108.port_b_read_enable_clock = "clock1",
		ram_block3a_108.port_b_write_enable_clock = "clock1",
		ram_block3a_108.ram_block_type = "AUTO",
		ram_block3a_108.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_109
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block3a_109portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block3a_109portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_109.clk0_core_clock_enable = "ena0",
		ram_block3a_109.clk0_input_clock_enable = "none",
		ram_block3a_109.clk0_output_clock_enable = "none",
		ram_block3a_109.clk1_core_clock_enable = "ena1",
		ram_block3a_109.clk1_input_clock_enable = "none",
		ram_block3a_109.connectivity_checking = "OFF",
		ram_block3a_109.init_file = "../../src/core/default_data.mif",
		ram_block3a_109.init_file_layout = "port_a",
		ram_block3a_109.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_109.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_109.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_109.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_109.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_109.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_109.operation_mode = "bidir_dual_port",
		ram_block3a_109.port_a_address_width = 13,
		ram_block3a_109.port_a_byte_enable_mask_width = 1,
		ram_block3a_109.port_a_byte_size = 1,
		ram_block3a_109.port_a_data_out_clear = "none",
		ram_block3a_109.port_a_data_out_clock = "clock0",
		ram_block3a_109.port_a_data_width = 1,
		ram_block3a_109.port_a_first_address = 24576,
		ram_block3a_109.port_a_first_bit_number = 13,
		ram_block3a_109.port_a_last_address = 32767,
		ram_block3a_109.port_a_logical_ram_depth = 32768,
		ram_block3a_109.port_a_logical_ram_width = 32,
		ram_block3a_109.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_109.port_b_address_clock = "clock1",
		ram_block3a_109.port_b_address_width = 13,
		ram_block3a_109.port_b_data_in_clock = "clock1",
		ram_block3a_109.port_b_data_out_clear = "none",
		ram_block3a_109.port_b_data_width = 1,
		ram_block3a_109.port_b_first_address = 24576,
		ram_block3a_109.port_b_first_bit_number = 13,
		ram_block3a_109.port_b_last_address = 32767,
		ram_block3a_109.port_b_logical_ram_depth = 32768,
		ram_block3a_109.port_b_logical_ram_width = 32,
		ram_block3a_109.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_109.port_b_read_enable_clock = "clock1",
		ram_block3a_109.port_b_write_enable_clock = "clock1",
		ram_block3a_109.ram_block_type = "AUTO",
		ram_block3a_109.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_110
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block3a_110portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block3a_110portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_110.clk0_core_clock_enable = "ena0",
		ram_block3a_110.clk0_input_clock_enable = "none",
		ram_block3a_110.clk0_output_clock_enable = "none",
		ram_block3a_110.clk1_core_clock_enable = "ena1",
		ram_block3a_110.clk1_input_clock_enable = "none",
		ram_block3a_110.connectivity_checking = "OFF",
		ram_block3a_110.init_file = "../../src/core/default_data.mif",
		ram_block3a_110.init_file_layout = "port_a",
		ram_block3a_110.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_110.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_110.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_110.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_110.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_110.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_110.operation_mode = "bidir_dual_port",
		ram_block3a_110.port_a_address_width = 13,
		ram_block3a_110.port_a_byte_enable_mask_width = 1,
		ram_block3a_110.port_a_byte_size = 1,
		ram_block3a_110.port_a_data_out_clear = "none",
		ram_block3a_110.port_a_data_out_clock = "clock0",
		ram_block3a_110.port_a_data_width = 1,
		ram_block3a_110.port_a_first_address = 24576,
		ram_block3a_110.port_a_first_bit_number = 14,
		ram_block3a_110.port_a_last_address = 32767,
		ram_block3a_110.port_a_logical_ram_depth = 32768,
		ram_block3a_110.port_a_logical_ram_width = 32,
		ram_block3a_110.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_110.port_b_address_clock = "clock1",
		ram_block3a_110.port_b_address_width = 13,
		ram_block3a_110.port_b_data_in_clock = "clock1",
		ram_block3a_110.port_b_data_out_clear = "none",
		ram_block3a_110.port_b_data_width = 1,
		ram_block3a_110.port_b_first_address = 24576,
		ram_block3a_110.port_b_first_bit_number = 14,
		ram_block3a_110.port_b_last_address = 32767,
		ram_block3a_110.port_b_logical_ram_depth = 32768,
		ram_block3a_110.port_b_logical_ram_width = 32,
		ram_block3a_110.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_110.port_b_read_enable_clock = "clock1",
		ram_block3a_110.port_b_write_enable_clock = "clock1",
		ram_block3a_110.ram_block_type = "AUTO",
		ram_block3a_110.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_111
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[1]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block3a_111portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block3a_111portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_111.clk0_core_clock_enable = "ena0",
		ram_block3a_111.clk0_input_clock_enable = "none",
		ram_block3a_111.clk0_output_clock_enable = "none",
		ram_block3a_111.clk1_core_clock_enable = "ena1",
		ram_block3a_111.clk1_input_clock_enable = "none",
		ram_block3a_111.connectivity_checking = "OFF",
		ram_block3a_111.init_file = "../../src/core/default_data.mif",
		ram_block3a_111.init_file_layout = "port_a",
		ram_block3a_111.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_111.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_111.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_111.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_111.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_111.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_111.operation_mode = "bidir_dual_port",
		ram_block3a_111.port_a_address_width = 13,
		ram_block3a_111.port_a_byte_enable_mask_width = 1,
		ram_block3a_111.port_a_byte_size = 1,
		ram_block3a_111.port_a_data_out_clear = "none",
		ram_block3a_111.port_a_data_out_clock = "clock0",
		ram_block3a_111.port_a_data_width = 1,
		ram_block3a_111.port_a_first_address = 24576,
		ram_block3a_111.port_a_first_bit_number = 15,
		ram_block3a_111.port_a_last_address = 32767,
		ram_block3a_111.port_a_logical_ram_depth = 32768,
		ram_block3a_111.port_a_logical_ram_width = 32,
		ram_block3a_111.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_111.port_b_address_clock = "clock1",
		ram_block3a_111.port_b_address_width = 13,
		ram_block3a_111.port_b_data_in_clock = "clock1",
		ram_block3a_111.port_b_data_out_clear = "none",
		ram_block3a_111.port_b_data_width = 1,
		ram_block3a_111.port_b_first_address = 24576,
		ram_block3a_111.port_b_first_bit_number = 15,
		ram_block3a_111.port_b_last_address = 32767,
		ram_block3a_111.port_b_logical_ram_depth = 32768,
		ram_block3a_111.port_b_logical_ram_width = 32,
		ram_block3a_111.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_111.port_b_read_enable_clock = "clock1",
		ram_block3a_111.port_b_write_enable_clock = "clock1",
		ram_block3a_111.ram_block_type = "AUTO",
		ram_block3a_111.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_112
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[16]}),
	.portadataout(wire_ram_block3a_112portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[16]}),
	.portbdataout(wire_ram_block3a_112portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_112.clk0_core_clock_enable = "ena0",
		ram_block3a_112.clk0_input_clock_enable = "none",
		ram_block3a_112.clk0_output_clock_enable = "none",
		ram_block3a_112.clk1_core_clock_enable = "ena1",
		ram_block3a_112.clk1_input_clock_enable = "none",
		ram_block3a_112.connectivity_checking = "OFF",
		ram_block3a_112.init_file = "../../src/core/default_data.mif",
		ram_block3a_112.init_file_layout = "port_a",
		ram_block3a_112.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_112.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_112.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_112.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_112.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_112.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_112.operation_mode = "bidir_dual_port",
		ram_block3a_112.port_a_address_width = 13,
		ram_block3a_112.port_a_byte_enable_mask_width = 1,
		ram_block3a_112.port_a_byte_size = 1,
		ram_block3a_112.port_a_data_out_clear = "none",
		ram_block3a_112.port_a_data_out_clock = "clock0",
		ram_block3a_112.port_a_data_width = 1,
		ram_block3a_112.port_a_first_address = 24576,
		ram_block3a_112.port_a_first_bit_number = 16,
		ram_block3a_112.port_a_last_address = 32767,
		ram_block3a_112.port_a_logical_ram_depth = 32768,
		ram_block3a_112.port_a_logical_ram_width = 32,
		ram_block3a_112.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_112.port_b_address_clock = "clock1",
		ram_block3a_112.port_b_address_width = 13,
		ram_block3a_112.port_b_data_in_clock = "clock1",
		ram_block3a_112.port_b_data_out_clear = "none",
		ram_block3a_112.port_b_data_width = 1,
		ram_block3a_112.port_b_first_address = 24576,
		ram_block3a_112.port_b_first_bit_number = 16,
		ram_block3a_112.port_b_last_address = 32767,
		ram_block3a_112.port_b_logical_ram_depth = 32768,
		ram_block3a_112.port_b_logical_ram_width = 32,
		ram_block3a_112.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_112.port_b_read_enable_clock = "clock1",
		ram_block3a_112.port_b_write_enable_clock = "clock1",
		ram_block3a_112.ram_block_type = "AUTO",
		ram_block3a_112.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_113
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[17]}),
	.portadataout(wire_ram_block3a_113portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[17]}),
	.portbdataout(wire_ram_block3a_113portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_113.clk0_core_clock_enable = "ena0",
		ram_block3a_113.clk0_input_clock_enable = "none",
		ram_block3a_113.clk0_output_clock_enable = "none",
		ram_block3a_113.clk1_core_clock_enable = "ena1",
		ram_block3a_113.clk1_input_clock_enable = "none",
		ram_block3a_113.connectivity_checking = "OFF",
		ram_block3a_113.init_file = "../../src/core/default_data.mif",
		ram_block3a_113.init_file_layout = "port_a",
		ram_block3a_113.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_113.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_113.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_113.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_113.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_113.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_113.operation_mode = "bidir_dual_port",
		ram_block3a_113.port_a_address_width = 13,
		ram_block3a_113.port_a_byte_enable_mask_width = 1,
		ram_block3a_113.port_a_byte_size = 1,
		ram_block3a_113.port_a_data_out_clear = "none",
		ram_block3a_113.port_a_data_out_clock = "clock0",
		ram_block3a_113.port_a_data_width = 1,
		ram_block3a_113.port_a_first_address = 24576,
		ram_block3a_113.port_a_first_bit_number = 17,
		ram_block3a_113.port_a_last_address = 32767,
		ram_block3a_113.port_a_logical_ram_depth = 32768,
		ram_block3a_113.port_a_logical_ram_width = 32,
		ram_block3a_113.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_113.port_b_address_clock = "clock1",
		ram_block3a_113.port_b_address_width = 13,
		ram_block3a_113.port_b_data_in_clock = "clock1",
		ram_block3a_113.port_b_data_out_clear = "none",
		ram_block3a_113.port_b_data_width = 1,
		ram_block3a_113.port_b_first_address = 24576,
		ram_block3a_113.port_b_first_bit_number = 17,
		ram_block3a_113.port_b_last_address = 32767,
		ram_block3a_113.port_b_logical_ram_depth = 32768,
		ram_block3a_113.port_b_logical_ram_width = 32,
		ram_block3a_113.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_113.port_b_read_enable_clock = "clock1",
		ram_block3a_113.port_b_write_enable_clock = "clock1",
		ram_block3a_113.ram_block_type = "AUTO",
		ram_block3a_113.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_114
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[18]}),
	.portadataout(wire_ram_block3a_114portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[18]}),
	.portbdataout(wire_ram_block3a_114portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_114.clk0_core_clock_enable = "ena0",
		ram_block3a_114.clk0_input_clock_enable = "none",
		ram_block3a_114.clk0_output_clock_enable = "none",
		ram_block3a_114.clk1_core_clock_enable = "ena1",
		ram_block3a_114.clk1_input_clock_enable = "none",
		ram_block3a_114.connectivity_checking = "OFF",
		ram_block3a_114.init_file = "../../src/core/default_data.mif",
		ram_block3a_114.init_file_layout = "port_a",
		ram_block3a_114.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_114.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_114.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_114.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_114.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_114.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_114.operation_mode = "bidir_dual_port",
		ram_block3a_114.port_a_address_width = 13,
		ram_block3a_114.port_a_byte_enable_mask_width = 1,
		ram_block3a_114.port_a_byte_size = 1,
		ram_block3a_114.port_a_data_out_clear = "none",
		ram_block3a_114.port_a_data_out_clock = "clock0",
		ram_block3a_114.port_a_data_width = 1,
		ram_block3a_114.port_a_first_address = 24576,
		ram_block3a_114.port_a_first_bit_number = 18,
		ram_block3a_114.port_a_last_address = 32767,
		ram_block3a_114.port_a_logical_ram_depth = 32768,
		ram_block3a_114.port_a_logical_ram_width = 32,
		ram_block3a_114.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_114.port_b_address_clock = "clock1",
		ram_block3a_114.port_b_address_width = 13,
		ram_block3a_114.port_b_data_in_clock = "clock1",
		ram_block3a_114.port_b_data_out_clear = "none",
		ram_block3a_114.port_b_data_width = 1,
		ram_block3a_114.port_b_first_address = 24576,
		ram_block3a_114.port_b_first_bit_number = 18,
		ram_block3a_114.port_b_last_address = 32767,
		ram_block3a_114.port_b_logical_ram_depth = 32768,
		ram_block3a_114.port_b_logical_ram_width = 32,
		ram_block3a_114.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_114.port_b_read_enable_clock = "clock1",
		ram_block3a_114.port_b_write_enable_clock = "clock1",
		ram_block3a_114.ram_block_type = "AUTO",
		ram_block3a_114.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_115
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[19]}),
	.portadataout(wire_ram_block3a_115portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[19]}),
	.portbdataout(wire_ram_block3a_115portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_115.clk0_core_clock_enable = "ena0",
		ram_block3a_115.clk0_input_clock_enable = "none",
		ram_block3a_115.clk0_output_clock_enable = "none",
		ram_block3a_115.clk1_core_clock_enable = "ena1",
		ram_block3a_115.clk1_input_clock_enable = "none",
		ram_block3a_115.connectivity_checking = "OFF",
		ram_block3a_115.init_file = "../../src/core/default_data.mif",
		ram_block3a_115.init_file_layout = "port_a",
		ram_block3a_115.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_115.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_115.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_115.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_115.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_115.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_115.operation_mode = "bidir_dual_port",
		ram_block3a_115.port_a_address_width = 13,
		ram_block3a_115.port_a_byte_enable_mask_width = 1,
		ram_block3a_115.port_a_byte_size = 1,
		ram_block3a_115.port_a_data_out_clear = "none",
		ram_block3a_115.port_a_data_out_clock = "clock0",
		ram_block3a_115.port_a_data_width = 1,
		ram_block3a_115.port_a_first_address = 24576,
		ram_block3a_115.port_a_first_bit_number = 19,
		ram_block3a_115.port_a_last_address = 32767,
		ram_block3a_115.port_a_logical_ram_depth = 32768,
		ram_block3a_115.port_a_logical_ram_width = 32,
		ram_block3a_115.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_115.port_b_address_clock = "clock1",
		ram_block3a_115.port_b_address_width = 13,
		ram_block3a_115.port_b_data_in_clock = "clock1",
		ram_block3a_115.port_b_data_out_clear = "none",
		ram_block3a_115.port_b_data_width = 1,
		ram_block3a_115.port_b_first_address = 24576,
		ram_block3a_115.port_b_first_bit_number = 19,
		ram_block3a_115.port_b_last_address = 32767,
		ram_block3a_115.port_b_logical_ram_depth = 32768,
		ram_block3a_115.port_b_logical_ram_width = 32,
		ram_block3a_115.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_115.port_b_read_enable_clock = "clock1",
		ram_block3a_115.port_b_write_enable_clock = "clock1",
		ram_block3a_115.ram_block_type = "AUTO",
		ram_block3a_115.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_116
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[20]}),
	.portadataout(wire_ram_block3a_116portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[20]}),
	.portbdataout(wire_ram_block3a_116portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_116.clk0_core_clock_enable = "ena0",
		ram_block3a_116.clk0_input_clock_enable = "none",
		ram_block3a_116.clk0_output_clock_enable = "none",
		ram_block3a_116.clk1_core_clock_enable = "ena1",
		ram_block3a_116.clk1_input_clock_enable = "none",
		ram_block3a_116.connectivity_checking = "OFF",
		ram_block3a_116.init_file = "../../src/core/default_data.mif",
		ram_block3a_116.init_file_layout = "port_a",
		ram_block3a_116.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_116.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_116.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_116.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_116.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_116.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_116.operation_mode = "bidir_dual_port",
		ram_block3a_116.port_a_address_width = 13,
		ram_block3a_116.port_a_byte_enable_mask_width = 1,
		ram_block3a_116.port_a_byte_size = 1,
		ram_block3a_116.port_a_data_out_clear = "none",
		ram_block3a_116.port_a_data_out_clock = "clock0",
		ram_block3a_116.port_a_data_width = 1,
		ram_block3a_116.port_a_first_address = 24576,
		ram_block3a_116.port_a_first_bit_number = 20,
		ram_block3a_116.port_a_last_address = 32767,
		ram_block3a_116.port_a_logical_ram_depth = 32768,
		ram_block3a_116.port_a_logical_ram_width = 32,
		ram_block3a_116.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_116.port_b_address_clock = "clock1",
		ram_block3a_116.port_b_address_width = 13,
		ram_block3a_116.port_b_data_in_clock = "clock1",
		ram_block3a_116.port_b_data_out_clear = "none",
		ram_block3a_116.port_b_data_width = 1,
		ram_block3a_116.port_b_first_address = 24576,
		ram_block3a_116.port_b_first_bit_number = 20,
		ram_block3a_116.port_b_last_address = 32767,
		ram_block3a_116.port_b_logical_ram_depth = 32768,
		ram_block3a_116.port_b_logical_ram_width = 32,
		ram_block3a_116.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_116.port_b_read_enable_clock = "clock1",
		ram_block3a_116.port_b_write_enable_clock = "clock1",
		ram_block3a_116.ram_block_type = "AUTO",
		ram_block3a_116.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_117
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[21]}),
	.portadataout(wire_ram_block3a_117portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[21]}),
	.portbdataout(wire_ram_block3a_117portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_117.clk0_core_clock_enable = "ena0",
		ram_block3a_117.clk0_input_clock_enable = "none",
		ram_block3a_117.clk0_output_clock_enable = "none",
		ram_block3a_117.clk1_core_clock_enable = "ena1",
		ram_block3a_117.clk1_input_clock_enable = "none",
		ram_block3a_117.connectivity_checking = "OFF",
		ram_block3a_117.init_file = "../../src/core/default_data.mif",
		ram_block3a_117.init_file_layout = "port_a",
		ram_block3a_117.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_117.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_117.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_117.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_117.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_117.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_117.operation_mode = "bidir_dual_port",
		ram_block3a_117.port_a_address_width = 13,
		ram_block3a_117.port_a_byte_enable_mask_width = 1,
		ram_block3a_117.port_a_byte_size = 1,
		ram_block3a_117.port_a_data_out_clear = "none",
		ram_block3a_117.port_a_data_out_clock = "clock0",
		ram_block3a_117.port_a_data_width = 1,
		ram_block3a_117.port_a_first_address = 24576,
		ram_block3a_117.port_a_first_bit_number = 21,
		ram_block3a_117.port_a_last_address = 32767,
		ram_block3a_117.port_a_logical_ram_depth = 32768,
		ram_block3a_117.port_a_logical_ram_width = 32,
		ram_block3a_117.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_117.port_b_address_clock = "clock1",
		ram_block3a_117.port_b_address_width = 13,
		ram_block3a_117.port_b_data_in_clock = "clock1",
		ram_block3a_117.port_b_data_out_clear = "none",
		ram_block3a_117.port_b_data_width = 1,
		ram_block3a_117.port_b_first_address = 24576,
		ram_block3a_117.port_b_first_bit_number = 21,
		ram_block3a_117.port_b_last_address = 32767,
		ram_block3a_117.port_b_logical_ram_depth = 32768,
		ram_block3a_117.port_b_logical_ram_width = 32,
		ram_block3a_117.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_117.port_b_read_enable_clock = "clock1",
		ram_block3a_117.port_b_write_enable_clock = "clock1",
		ram_block3a_117.ram_block_type = "AUTO",
		ram_block3a_117.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_118
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[22]}),
	.portadataout(wire_ram_block3a_118portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[22]}),
	.portbdataout(wire_ram_block3a_118portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_118.clk0_core_clock_enable = "ena0",
		ram_block3a_118.clk0_input_clock_enable = "none",
		ram_block3a_118.clk0_output_clock_enable = "none",
		ram_block3a_118.clk1_core_clock_enable = "ena1",
		ram_block3a_118.clk1_input_clock_enable = "none",
		ram_block3a_118.connectivity_checking = "OFF",
		ram_block3a_118.init_file = "../../src/core/default_data.mif",
		ram_block3a_118.init_file_layout = "port_a",
		ram_block3a_118.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_118.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_118.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_118.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_118.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_118.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_118.operation_mode = "bidir_dual_port",
		ram_block3a_118.port_a_address_width = 13,
		ram_block3a_118.port_a_byte_enable_mask_width = 1,
		ram_block3a_118.port_a_byte_size = 1,
		ram_block3a_118.port_a_data_out_clear = "none",
		ram_block3a_118.port_a_data_out_clock = "clock0",
		ram_block3a_118.port_a_data_width = 1,
		ram_block3a_118.port_a_first_address = 24576,
		ram_block3a_118.port_a_first_bit_number = 22,
		ram_block3a_118.port_a_last_address = 32767,
		ram_block3a_118.port_a_logical_ram_depth = 32768,
		ram_block3a_118.port_a_logical_ram_width = 32,
		ram_block3a_118.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_118.port_b_address_clock = "clock1",
		ram_block3a_118.port_b_address_width = 13,
		ram_block3a_118.port_b_data_in_clock = "clock1",
		ram_block3a_118.port_b_data_out_clear = "none",
		ram_block3a_118.port_b_data_width = 1,
		ram_block3a_118.port_b_first_address = 24576,
		ram_block3a_118.port_b_first_bit_number = 22,
		ram_block3a_118.port_b_last_address = 32767,
		ram_block3a_118.port_b_logical_ram_depth = 32768,
		ram_block3a_118.port_b_logical_ram_width = 32,
		ram_block3a_118.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_118.port_b_read_enable_clock = "clock1",
		ram_block3a_118.port_b_write_enable_clock = "clock1",
		ram_block3a_118.ram_block_type = "AUTO",
		ram_block3a_118.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_119
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[2]}),
	.portadatain({data_a[23]}),
	.portadataout(wire_ram_block3a_119portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[23]}),
	.portbdataout(wire_ram_block3a_119portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_119.clk0_core_clock_enable = "ena0",
		ram_block3a_119.clk0_input_clock_enable = "none",
		ram_block3a_119.clk0_output_clock_enable = "none",
		ram_block3a_119.clk1_core_clock_enable = "ena1",
		ram_block3a_119.clk1_input_clock_enable = "none",
		ram_block3a_119.connectivity_checking = "OFF",
		ram_block3a_119.init_file = "../../src/core/default_data.mif",
		ram_block3a_119.init_file_layout = "port_a",
		ram_block3a_119.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_119.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_119.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_119.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_119.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_119.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_119.operation_mode = "bidir_dual_port",
		ram_block3a_119.port_a_address_width = 13,
		ram_block3a_119.port_a_byte_enable_mask_width = 1,
		ram_block3a_119.port_a_byte_size = 1,
		ram_block3a_119.port_a_data_out_clear = "none",
		ram_block3a_119.port_a_data_out_clock = "clock0",
		ram_block3a_119.port_a_data_width = 1,
		ram_block3a_119.port_a_first_address = 24576,
		ram_block3a_119.port_a_first_bit_number = 23,
		ram_block3a_119.port_a_last_address = 32767,
		ram_block3a_119.port_a_logical_ram_depth = 32768,
		ram_block3a_119.port_a_logical_ram_width = 32,
		ram_block3a_119.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_119.port_b_address_clock = "clock1",
		ram_block3a_119.port_b_address_width = 13,
		ram_block3a_119.port_b_data_in_clock = "clock1",
		ram_block3a_119.port_b_data_out_clear = "none",
		ram_block3a_119.port_b_data_width = 1,
		ram_block3a_119.port_b_first_address = 24576,
		ram_block3a_119.port_b_first_bit_number = 23,
		ram_block3a_119.port_b_last_address = 32767,
		ram_block3a_119.port_b_logical_ram_depth = 32768,
		ram_block3a_119.port_b_logical_ram_width = 32,
		ram_block3a_119.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_119.port_b_read_enable_clock = "clock1",
		ram_block3a_119.port_b_write_enable_clock = "clock1",
		ram_block3a_119.ram_block_type = "AUTO",
		ram_block3a_119.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_120
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[24]}),
	.portadataout(wire_ram_block3a_120portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[24]}),
	.portbdataout(wire_ram_block3a_120portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_120.clk0_core_clock_enable = "ena0",
		ram_block3a_120.clk0_input_clock_enable = "none",
		ram_block3a_120.clk0_output_clock_enable = "none",
		ram_block3a_120.clk1_core_clock_enable = "ena1",
		ram_block3a_120.clk1_input_clock_enable = "none",
		ram_block3a_120.connectivity_checking = "OFF",
		ram_block3a_120.init_file = "../../src/core/default_data.mif",
		ram_block3a_120.init_file_layout = "port_a",
		ram_block3a_120.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_120.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_120.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_120.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_120.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_120.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_120.operation_mode = "bidir_dual_port",
		ram_block3a_120.port_a_address_width = 13,
		ram_block3a_120.port_a_byte_enable_mask_width = 1,
		ram_block3a_120.port_a_byte_size = 1,
		ram_block3a_120.port_a_data_out_clear = "none",
		ram_block3a_120.port_a_data_out_clock = "clock0",
		ram_block3a_120.port_a_data_width = 1,
		ram_block3a_120.port_a_first_address = 24576,
		ram_block3a_120.port_a_first_bit_number = 24,
		ram_block3a_120.port_a_last_address = 32767,
		ram_block3a_120.port_a_logical_ram_depth = 32768,
		ram_block3a_120.port_a_logical_ram_width = 32,
		ram_block3a_120.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_120.port_b_address_clock = "clock1",
		ram_block3a_120.port_b_address_width = 13,
		ram_block3a_120.port_b_data_in_clock = "clock1",
		ram_block3a_120.port_b_data_out_clear = "none",
		ram_block3a_120.port_b_data_width = 1,
		ram_block3a_120.port_b_first_address = 24576,
		ram_block3a_120.port_b_first_bit_number = 24,
		ram_block3a_120.port_b_last_address = 32767,
		ram_block3a_120.port_b_logical_ram_depth = 32768,
		ram_block3a_120.port_b_logical_ram_width = 32,
		ram_block3a_120.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_120.port_b_read_enable_clock = "clock1",
		ram_block3a_120.port_b_write_enable_clock = "clock1",
		ram_block3a_120.ram_block_type = "AUTO",
		ram_block3a_120.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_121
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[25]}),
	.portadataout(wire_ram_block3a_121portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[25]}),
	.portbdataout(wire_ram_block3a_121portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_121.clk0_core_clock_enable = "ena0",
		ram_block3a_121.clk0_input_clock_enable = "none",
		ram_block3a_121.clk0_output_clock_enable = "none",
		ram_block3a_121.clk1_core_clock_enable = "ena1",
		ram_block3a_121.clk1_input_clock_enable = "none",
		ram_block3a_121.connectivity_checking = "OFF",
		ram_block3a_121.init_file = "../../src/core/default_data.mif",
		ram_block3a_121.init_file_layout = "port_a",
		ram_block3a_121.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_121.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_121.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_121.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_121.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_121.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_121.operation_mode = "bidir_dual_port",
		ram_block3a_121.port_a_address_width = 13,
		ram_block3a_121.port_a_byte_enable_mask_width = 1,
		ram_block3a_121.port_a_byte_size = 1,
		ram_block3a_121.port_a_data_out_clear = "none",
		ram_block3a_121.port_a_data_out_clock = "clock0",
		ram_block3a_121.port_a_data_width = 1,
		ram_block3a_121.port_a_first_address = 24576,
		ram_block3a_121.port_a_first_bit_number = 25,
		ram_block3a_121.port_a_last_address = 32767,
		ram_block3a_121.port_a_logical_ram_depth = 32768,
		ram_block3a_121.port_a_logical_ram_width = 32,
		ram_block3a_121.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_121.port_b_address_clock = "clock1",
		ram_block3a_121.port_b_address_width = 13,
		ram_block3a_121.port_b_data_in_clock = "clock1",
		ram_block3a_121.port_b_data_out_clear = "none",
		ram_block3a_121.port_b_data_width = 1,
		ram_block3a_121.port_b_first_address = 24576,
		ram_block3a_121.port_b_first_bit_number = 25,
		ram_block3a_121.port_b_last_address = 32767,
		ram_block3a_121.port_b_logical_ram_depth = 32768,
		ram_block3a_121.port_b_logical_ram_width = 32,
		ram_block3a_121.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_121.port_b_read_enable_clock = "clock1",
		ram_block3a_121.port_b_write_enable_clock = "clock1",
		ram_block3a_121.ram_block_type = "AUTO",
		ram_block3a_121.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_122
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[26]}),
	.portadataout(wire_ram_block3a_122portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[26]}),
	.portbdataout(wire_ram_block3a_122portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_122.clk0_core_clock_enable = "ena0",
		ram_block3a_122.clk0_input_clock_enable = "none",
		ram_block3a_122.clk0_output_clock_enable = "none",
		ram_block3a_122.clk1_core_clock_enable = "ena1",
		ram_block3a_122.clk1_input_clock_enable = "none",
		ram_block3a_122.connectivity_checking = "OFF",
		ram_block3a_122.init_file = "../../src/core/default_data.mif",
		ram_block3a_122.init_file_layout = "port_a",
		ram_block3a_122.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_122.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_122.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_122.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_122.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_122.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_122.operation_mode = "bidir_dual_port",
		ram_block3a_122.port_a_address_width = 13,
		ram_block3a_122.port_a_byte_enable_mask_width = 1,
		ram_block3a_122.port_a_byte_size = 1,
		ram_block3a_122.port_a_data_out_clear = "none",
		ram_block3a_122.port_a_data_out_clock = "clock0",
		ram_block3a_122.port_a_data_width = 1,
		ram_block3a_122.port_a_first_address = 24576,
		ram_block3a_122.port_a_first_bit_number = 26,
		ram_block3a_122.port_a_last_address = 32767,
		ram_block3a_122.port_a_logical_ram_depth = 32768,
		ram_block3a_122.port_a_logical_ram_width = 32,
		ram_block3a_122.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_122.port_b_address_clock = "clock1",
		ram_block3a_122.port_b_address_width = 13,
		ram_block3a_122.port_b_data_in_clock = "clock1",
		ram_block3a_122.port_b_data_out_clear = "none",
		ram_block3a_122.port_b_data_width = 1,
		ram_block3a_122.port_b_first_address = 24576,
		ram_block3a_122.port_b_first_bit_number = 26,
		ram_block3a_122.port_b_last_address = 32767,
		ram_block3a_122.port_b_logical_ram_depth = 32768,
		ram_block3a_122.port_b_logical_ram_width = 32,
		ram_block3a_122.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_122.port_b_read_enable_clock = "clock1",
		ram_block3a_122.port_b_write_enable_clock = "clock1",
		ram_block3a_122.ram_block_type = "AUTO",
		ram_block3a_122.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_123
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[27]}),
	.portadataout(wire_ram_block3a_123portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[27]}),
	.portbdataout(wire_ram_block3a_123portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_123.clk0_core_clock_enable = "ena0",
		ram_block3a_123.clk0_input_clock_enable = "none",
		ram_block3a_123.clk0_output_clock_enable = "none",
		ram_block3a_123.clk1_core_clock_enable = "ena1",
		ram_block3a_123.clk1_input_clock_enable = "none",
		ram_block3a_123.connectivity_checking = "OFF",
		ram_block3a_123.init_file = "../../src/core/default_data.mif",
		ram_block3a_123.init_file_layout = "port_a",
		ram_block3a_123.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_123.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_123.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_123.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_123.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_123.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_123.operation_mode = "bidir_dual_port",
		ram_block3a_123.port_a_address_width = 13,
		ram_block3a_123.port_a_byte_enable_mask_width = 1,
		ram_block3a_123.port_a_byte_size = 1,
		ram_block3a_123.port_a_data_out_clear = "none",
		ram_block3a_123.port_a_data_out_clock = "clock0",
		ram_block3a_123.port_a_data_width = 1,
		ram_block3a_123.port_a_first_address = 24576,
		ram_block3a_123.port_a_first_bit_number = 27,
		ram_block3a_123.port_a_last_address = 32767,
		ram_block3a_123.port_a_logical_ram_depth = 32768,
		ram_block3a_123.port_a_logical_ram_width = 32,
		ram_block3a_123.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_123.port_b_address_clock = "clock1",
		ram_block3a_123.port_b_address_width = 13,
		ram_block3a_123.port_b_data_in_clock = "clock1",
		ram_block3a_123.port_b_data_out_clear = "none",
		ram_block3a_123.port_b_data_width = 1,
		ram_block3a_123.port_b_first_address = 24576,
		ram_block3a_123.port_b_first_bit_number = 27,
		ram_block3a_123.port_b_last_address = 32767,
		ram_block3a_123.port_b_logical_ram_depth = 32768,
		ram_block3a_123.port_b_logical_ram_width = 32,
		ram_block3a_123.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_123.port_b_read_enable_clock = "clock1",
		ram_block3a_123.port_b_write_enable_clock = "clock1",
		ram_block3a_123.ram_block_type = "AUTO",
		ram_block3a_123.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_124
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[28]}),
	.portadataout(wire_ram_block3a_124portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[28]}),
	.portbdataout(wire_ram_block3a_124portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_124.clk0_core_clock_enable = "ena0",
		ram_block3a_124.clk0_input_clock_enable = "none",
		ram_block3a_124.clk0_output_clock_enable = "none",
		ram_block3a_124.clk1_core_clock_enable = "ena1",
		ram_block3a_124.clk1_input_clock_enable = "none",
		ram_block3a_124.connectivity_checking = "OFF",
		ram_block3a_124.init_file = "../../src/core/default_data.mif",
		ram_block3a_124.init_file_layout = "port_a",
		ram_block3a_124.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_124.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_124.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_124.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_124.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_124.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_124.operation_mode = "bidir_dual_port",
		ram_block3a_124.port_a_address_width = 13,
		ram_block3a_124.port_a_byte_enable_mask_width = 1,
		ram_block3a_124.port_a_byte_size = 1,
		ram_block3a_124.port_a_data_out_clear = "none",
		ram_block3a_124.port_a_data_out_clock = "clock0",
		ram_block3a_124.port_a_data_width = 1,
		ram_block3a_124.port_a_first_address = 24576,
		ram_block3a_124.port_a_first_bit_number = 28,
		ram_block3a_124.port_a_last_address = 32767,
		ram_block3a_124.port_a_logical_ram_depth = 32768,
		ram_block3a_124.port_a_logical_ram_width = 32,
		ram_block3a_124.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_124.port_b_address_clock = "clock1",
		ram_block3a_124.port_b_address_width = 13,
		ram_block3a_124.port_b_data_in_clock = "clock1",
		ram_block3a_124.port_b_data_out_clear = "none",
		ram_block3a_124.port_b_data_width = 1,
		ram_block3a_124.port_b_first_address = 24576,
		ram_block3a_124.port_b_first_bit_number = 28,
		ram_block3a_124.port_b_last_address = 32767,
		ram_block3a_124.port_b_logical_ram_depth = 32768,
		ram_block3a_124.port_b_logical_ram_width = 32,
		ram_block3a_124.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_124.port_b_read_enable_clock = "clock1",
		ram_block3a_124.port_b_write_enable_clock = "clock1",
		ram_block3a_124.ram_block_type = "AUTO",
		ram_block3a_124.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_125
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[29]}),
	.portadataout(wire_ram_block3a_125portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[29]}),
	.portbdataout(wire_ram_block3a_125portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_125.clk0_core_clock_enable = "ena0",
		ram_block3a_125.clk0_input_clock_enable = "none",
		ram_block3a_125.clk0_output_clock_enable = "none",
		ram_block3a_125.clk1_core_clock_enable = "ena1",
		ram_block3a_125.clk1_input_clock_enable = "none",
		ram_block3a_125.connectivity_checking = "OFF",
		ram_block3a_125.init_file = "../../src/core/default_data.mif",
		ram_block3a_125.init_file_layout = "port_a",
		ram_block3a_125.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_125.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_125.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_125.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_125.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_125.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_125.operation_mode = "bidir_dual_port",
		ram_block3a_125.port_a_address_width = 13,
		ram_block3a_125.port_a_byte_enable_mask_width = 1,
		ram_block3a_125.port_a_byte_size = 1,
		ram_block3a_125.port_a_data_out_clear = "none",
		ram_block3a_125.port_a_data_out_clock = "clock0",
		ram_block3a_125.port_a_data_width = 1,
		ram_block3a_125.port_a_first_address = 24576,
		ram_block3a_125.port_a_first_bit_number = 29,
		ram_block3a_125.port_a_last_address = 32767,
		ram_block3a_125.port_a_logical_ram_depth = 32768,
		ram_block3a_125.port_a_logical_ram_width = 32,
		ram_block3a_125.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_125.port_b_address_clock = "clock1",
		ram_block3a_125.port_b_address_width = 13,
		ram_block3a_125.port_b_data_in_clock = "clock1",
		ram_block3a_125.port_b_data_out_clear = "none",
		ram_block3a_125.port_b_data_width = 1,
		ram_block3a_125.port_b_first_address = 24576,
		ram_block3a_125.port_b_first_bit_number = 29,
		ram_block3a_125.port_b_last_address = 32767,
		ram_block3a_125.port_b_logical_ram_depth = 32768,
		ram_block3a_125.port_b_logical_ram_width = 32,
		ram_block3a_125.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_125.port_b_read_enable_clock = "clock1",
		ram_block3a_125.port_b_write_enable_clock = "clock1",
		ram_block3a_125.ram_block_type = "AUTO",
		ram_block3a_125.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_126
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[30]}),
	.portadataout(wire_ram_block3a_126portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[30]}),
	.portbdataout(wire_ram_block3a_126portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_126.clk0_core_clock_enable = "ena0",
		ram_block3a_126.clk0_input_clock_enable = "none",
		ram_block3a_126.clk0_output_clock_enable = "none",
		ram_block3a_126.clk1_core_clock_enable = "ena1",
		ram_block3a_126.clk1_input_clock_enable = "none",
		ram_block3a_126.connectivity_checking = "OFF",
		ram_block3a_126.init_file = "../../src/core/default_data.mif",
		ram_block3a_126.init_file_layout = "port_a",
		ram_block3a_126.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_126.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_126.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_126.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_126.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_126.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_126.operation_mode = "bidir_dual_port",
		ram_block3a_126.port_a_address_width = 13,
		ram_block3a_126.port_a_byte_enable_mask_width = 1,
		ram_block3a_126.port_a_byte_size = 1,
		ram_block3a_126.port_a_data_out_clear = "none",
		ram_block3a_126.port_a_data_out_clock = "clock0",
		ram_block3a_126.port_a_data_width = 1,
		ram_block3a_126.port_a_first_address = 24576,
		ram_block3a_126.port_a_first_bit_number = 30,
		ram_block3a_126.port_a_last_address = 32767,
		ram_block3a_126.port_a_logical_ram_depth = 32768,
		ram_block3a_126.port_a_logical_ram_width = 32,
		ram_block3a_126.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_126.port_b_address_clock = "clock1",
		ram_block3a_126.port_b_address_width = 13,
		ram_block3a_126.port_b_data_in_clock = "clock1",
		ram_block3a_126.port_b_data_out_clear = "none",
		ram_block3a_126.port_b_data_width = 1,
		ram_block3a_126.port_b_first_address = 24576,
		ram_block3a_126.port_b_first_bit_number = 30,
		ram_block3a_126.port_b_last_address = 32767,
		ram_block3a_126.port_b_logical_ram_depth = 32768,
		ram_block3a_126.port_b_logical_ram_width = 32,
		ram_block3a_126.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_126.port_b_read_enable_clock = "clock1",
		ram_block3a_126.port_b_write_enable_clock = "clock1",
		ram_block3a_126.ram_block_type = "AUTO",
		ram_block3a_126.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block3a_127
	( 
	.clk0(clock0),
	.clk1(clock1),
	.ena0(wire_rden_decode_a_eq[3]),
	.ena1(wire_rden_decode_b_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portabyteenamasks({byteena_a[3]}),
	.portadatain({data_a[31]}),
	.portadataout(wire_ram_block3a_127portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[31]}),
	.portbdataout(wire_ram_block3a_127portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[3])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_127.clk0_core_clock_enable = "ena0",
		ram_block3a_127.clk0_input_clock_enable = "none",
		ram_block3a_127.clk0_output_clock_enable = "none",
		ram_block3a_127.clk1_core_clock_enable = "ena1",
		ram_block3a_127.clk1_input_clock_enable = "none",
		ram_block3a_127.connectivity_checking = "OFF",
		ram_block3a_127.init_file = "../../src/core/default_data.mif",
		ram_block3a_127.init_file_layout = "port_a",
		ram_block3a_127.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_127.mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_127.mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_127.mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_127.mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
		ram_block3a_127.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_127.operation_mode = "bidir_dual_port",
		ram_block3a_127.port_a_address_width = 13,
		ram_block3a_127.port_a_byte_enable_mask_width = 1,
		ram_block3a_127.port_a_byte_size = 1,
		ram_block3a_127.port_a_data_out_clear = "none",
		ram_block3a_127.port_a_data_out_clock = "clock0",
		ram_block3a_127.port_a_data_width = 1,
		ram_block3a_127.port_a_first_address = 24576,
		ram_block3a_127.port_a_first_bit_number = 31,
		ram_block3a_127.port_a_last_address = 32767,
		ram_block3a_127.port_a_logical_ram_depth = 32768,
		ram_block3a_127.port_a_logical_ram_width = 32,
		ram_block3a_127.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_127.port_b_address_clock = "clock1",
		ram_block3a_127.port_b_address_width = 13,
		ram_block3a_127.port_b_data_in_clock = "clock1",
		ram_block3a_127.port_b_data_out_clear = "none",
		ram_block3a_127.port_b_data_width = 1,
		ram_block3a_127.port_b_first_address = 24576,
		ram_block3a_127.port_b_first_bit_number = 31,
		ram_block3a_127.port_b_last_address = 32767,
		ram_block3a_127.port_b_logical_ram_depth = 32768,
		ram_block3a_127.port_b_logical_ram_width = 32,
		ram_block3a_127.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_127.port_b_read_enable_clock = "clock1",
		ram_block3a_127.port_b_write_enable_clock = "clock1",
		ram_block3a_127.ram_block_type = "AUTO",
		ram_block3a_127.lpm_type = "cycloneive_ram_block";
	assign
		address_a_sel = address_a[14:13],
		address_a_wire = address_a,
		address_b_sel = address_b[14:13],
		address_b_wire = address_b,
		q_a = wire_mux6_result,
		q_b = wire_mux7_result,
		w_addr_val_b4w = address_b_wire[14:13],
		w_addr_val_b8w = wren_decode_addr_sel_b,
		wren_decode_addr_sel_a = address_a_wire[14:13],
		wren_decode_addr_sel_b = address_b_wire[14:13];
endmodule //data_memory_altsyncram1

//synthesis_resources = lut 144 M9K 128 reg 6 sld_mod_ram_rom 1 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  data_memory_altsyncram
	( 
	address_a,
	byteena_a,
	clock0,
	data_a,
	q_a,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   [14:0]  address_a;
	input   [3:0]  byteena_a;
	input   clock0;
	input   [31:0]  data_a;
	output   [31:0]  q_a;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   [3:0]  byteena_a;
	tri1   clock0;
	tri1   [31:0]  data_a;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [31:0]   wire_altsyncram1_q_a;
	wire  [31:0]   wire_altsyncram1_q_b;
	wire  [14:0]   wire_mgl_prim2_address;
	wire  [31:0]   wire_mgl_prim2_data_write;
	wire  wire_mgl_prim2_enable_write;
	wire  wire_mgl_prim2_tck_usr;

	data_memory_altsyncram1   altsyncram1
	( 
	.address_a(address_a),
	.address_b(wire_mgl_prim2_address),
	.byteena_a(byteena_a),
	.clock0(clock0),
	.clock1(wire_mgl_prim2_tck_usr),
	.data_a(data_a),
	.data_b(wire_mgl_prim2_data_write),
	.q_a(wire_altsyncram1_q_a),
	.q_b(wire_altsyncram1_q_b),
	.wren_a(wren_a),
	.wren_b(wire_mgl_prim2_enable_write));
	sld_mod_ram_rom   mgl_prim2
	( 
	.address(wire_mgl_prim2_address),
	.data_read(wire_altsyncram1_q_b),
	.data_write(wire_mgl_prim2_data_write),
	.enable_write(wire_mgl_prim2_enable_write),
	.tck_usr(wire_mgl_prim2_tck_usr));
	defparam
		mgl_prim2.cvalue = 32'b00000000000000000000000000000000,
		mgl_prim2.is_data_in_ram = 1,
		mgl_prim2.is_readable = 1,
		mgl_prim2.node_name = 1684108385,
		mgl_prim2.numwords = 32768,
		mgl_prim2.shift_count_bits = 6,
		mgl_prim2.width_word = 32,
		mgl_prim2.widthad = 15;
	assign
		q_a = wire_altsyncram1_q_a;
endmodule //data_memory_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module data_memory (
	address,
	byteena,
	clock,
	data,
	wren,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	[14:0]  address;
	input	[3:0]  byteena;
	input	  clock;
	input	[31:0]  data;
	input	  wren;
	output	[31:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	[3:0]  byteena;
	tri1	  clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [31:0] sub_wire0;
	wire [31:0] q = sub_wire0[31:0];

	data_memory_altsyncram	data_memory_altsyncram_component (
				.address_a (address),
				.byteena_a (byteena),
				.clock0 (clock),
				.data_a (data),
				.wren_a (wren),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrData NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "1"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "1"
// Retrieval info: PRIVATE: JTAG_ID STRING "data"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "../../src/core/default_data.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "32768"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "2"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegData NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
// Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "15"
// Retrieval info: PRIVATE: WidthData NUMERIC "32"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: BYTE_SIZE NUMERIC "8"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "../../src/core/default_data.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=data"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "32768"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "DONT_CARE"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "15"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "32"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "4"
// Retrieval info: USED_PORT: address 0 0 15 0 INPUT NODEFVAL "address[14..0]"
// Retrieval info: USED_PORT: byteena 0 0 4 0 INPUT VCC "byteena[3..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL "data[31..0]"
// Retrieval info: USED_PORT: q 0 0 32 0 OUTPUT NODEFVAL "q[31..0]"
// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
// Retrieval info: CONNECT: @address_a 0 0 15 0 address 0 0 15 0
// Retrieval info: CONNECT: @byteena_a 0 0 4 0 byteena 0 0 4 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 32 0 data 0 0 32 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 32 0 @q_a 0 0 32 0
// Retrieval info: GEN_FILE: TYPE_NORMAL data_memory.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL data_memory.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL data_memory.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL data_memory.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL data_memory_inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL data_memory_bb.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL data_memory_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
