// Seed: 2867151659
module module_0 (
    output id_0,
    input  id_1,
    input  id_2
);
  assign id_0 = id_1;
  logic id_3;
endmodule
`timescale 1ps / 1ps
module module_1 (
    output logic id_0,
    output id_1,
    output id_2,
    input id_3,
    input id_4,
    output logic id_5,
    output id_6,
    input id_7,
    output logic id_8,
    output id_9,
    input logic id_10,
    input id_11,
    output id_12
    , id_20,
    output id_13,
    input id_14
    , id_21 = id_20[1],
    output id_15,
    output id_16,
    input id_17,
    input logic id_18,
    output id_19
);
  logic id_22, id_23, id_24;
  logic id_25;
  assign id_21 = id_20;
  always id_23 = 1;
endmodule
