// Seed: 3728877706
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri id_4,
    output uwire id_5,
    input wand id_6
);
  assign id_5 = id_2;
  assign id_5 = 1;
  assign module_1.id_12 = 0;
  parameter integer id_8 = 1'b0;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input tri id_8,
    input supply1 id_9,
    input tri id_10,
    input uwire id_11
    , id_19#(
        .id_20(1),
        .id_21(1'b0),
        .id_22(-1),
        .id_23(""),
        .id_24("")
    ),
    input uwire id_12,
    output wor id_13,
    input wire id_14,
    input uwire id_15,
    input wor id_16,
    output supply1 id_17
);
  logic id_25;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_12,
      id_2,
      id_13,
      id_17,
      id_0
  );
endmodule
