#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 12 11:35:15 2021
# Process ID: 3568
# Current directory: E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9224 E:\GitHub\ComputerSystem\LogicDesign\Experiment\Exp3\memory_w_r\memory_w_r.xpr
# Log file: E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/vivado.log
# Journal file: E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.xpr
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
save_wave_config {E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
set_property xsim.view E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg [get_filesets sim_1]
save_wave_config {E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg}
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips led_mem]
generate_target all [get_files  E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/led_mem.xci]
catch { config_ip_cache -export [get_ips -all led_mem] }
export_ip_user_files -of_objects [get_files E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/led_mem.xci] -no_script -sync -force -quiet
reset_run led_mem_synth_1
launch_runs -jobs 8 led_mem_synth_1
export_simulation -of_objects [get_files E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/led_mem.xci] -directory E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.ip_user_files/sim_scripts -ip_user_files_dir E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.ip_user_files -ipstatic_source_dir E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.cache/compile_simlib/modelsim} {questa=E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.cache/compile_simlib/questa} {riviera=E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.cache/compile_simlib/riviera} {activehdl=E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
run all
run all
run all
run all
run all
run all
run all
run all
save_wave_config {E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
save_wave_config {E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
save_wave_config {E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg}
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
save_wave_config {E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
run 10 us
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run 10 us
run 10 us
run 10 us
run all
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
run 10 us
run 10 us
save_wave_config {E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
run all
run all
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
run 10 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
run 10 us
run 10 us
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run 10 us
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
close_sim
launch_simulation
open_wave_config E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/testbench_behav.wcfg
source testbench.tcl
run all
close_sim
