<stg><name>convolution.5</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2 %weight_buf_addr = getelementptr i32 %weight_buf, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_buf_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="4">
<![CDATA[
entry:12 %weight_buf_load = load i4 %weight_buf_addr

]]></Node>
<StgValue><ssdm name="weight_buf_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %weight_buf_addr_17 = getelementptr i32 %weight_buf, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weight_buf_addr_17"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %weight_buf_addr_18 = getelementptr i32 %weight_buf, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weight_buf_addr_18"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="4">
<![CDATA[
entry:12 %weight_buf_load = load i4 %weight_buf_addr

]]></Node>
<StgValue><ssdm name="weight_buf_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
entry:14 %weight_buf_load_17 = load i4 %weight_buf_addr_17

]]></Node>
<StgValue><ssdm name="weight_buf_load_17"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="4">
<![CDATA[
entry:16 %weight_buf_load_18 = load i4 %weight_buf_addr_18

]]></Node>
<StgValue><ssdm name="weight_buf_load_18"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %weight_buf_addr_19 = getelementptr i32 %weight_buf, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weight_buf_addr_19"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %weight_buf_addr_20 = getelementptr i32 %weight_buf, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weight_buf_addr_20"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
entry:14 %weight_buf_load_17 = load i4 %weight_buf_addr_17

]]></Node>
<StgValue><ssdm name="weight_buf_load_17"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="4">
<![CDATA[
entry:16 %weight_buf_load_18 = load i4 %weight_buf_addr_18

]]></Node>
<StgValue><ssdm name="weight_buf_load_18"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="4">
<![CDATA[
entry:18 %weight_buf_load_19 = load i4 %weight_buf_addr_19

]]></Node>
<StgValue><ssdm name="weight_buf_load_19"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="4">
<![CDATA[
entry:20 %weight_buf_load_20 = load i4 %weight_buf_addr_20

]]></Node>
<StgValue><ssdm name="weight_buf_load_20"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1 %weight_buf_addr19 = getelementptr i32 %weight_buf, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weight_buf_addr19"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %weight_buf_addr_21 = getelementptr i32 %weight_buf, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weight_buf_addr_21"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="4">
<![CDATA[
entry:18 %weight_buf_load_19 = load i4 %weight_buf_addr_19

]]></Node>
<StgValue><ssdm name="weight_buf_load_19"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="4">
<![CDATA[
entry:20 %weight_buf_load_20 = load i4 %weight_buf_addr_20

]]></Node>
<StgValue><ssdm name="weight_buf_load_20"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
entry:22 %weight_buf_load_21 = load i4 %weight_buf_addr_21

]]></Node>
<StgValue><ssdm name="weight_buf_load_21"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="4">
<![CDATA[
entry:24 %weight_buf_load_22 = load i4 %weight_buf_addr19

]]></Node>
<StgValue><ssdm name="weight_buf_load_22"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %weight_buf_addr_22 = getelementptr i32 %weight_buf, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weight_buf_addr_22"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %weight_buf_addr_23 = getelementptr i32 %weight_buf, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weight_buf_addr_23"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
entry:22 %weight_buf_load_21 = load i4 %weight_buf_addr_21

]]></Node>
<StgValue><ssdm name="weight_buf_load_21"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="4">
<![CDATA[
entry:24 %weight_buf_load_22 = load i4 %weight_buf_addr19

]]></Node>
<StgValue><ssdm name="weight_buf_load_22"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
entry:26 %weight_buf_load_23 = load i4 %weight_buf_addr_22

]]></Node>
<StgValue><ssdm name="weight_buf_load_23"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4">
<![CDATA[
entry:28 %weight_buf_load_24 = load i4 %weight_buf_addr_23

]]></Node>
<StgValue><ssdm name="weight_buf_load_24"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="39" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
entry:26 %weight_buf_load_23 = load i4 %weight_buf_addr_22

]]></Node>
<StgValue><ssdm name="weight_buf_load_23"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4">
<![CDATA[
entry:28 %weight_buf_load_24 = load i4 %weight_buf_addr_23

]]></Node>
<StgValue><ssdm name="weight_buf_load_24"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %biases_buf_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %biases_buf

]]></Node>
<StgValue><ssdm name="biases_buf_read"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %conv3 = sitofp i32 %biases_buf_read

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %w = sitofp i32 %weight_buf_load

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:15 %w_s = sitofp i32 %weight_buf_load_17

]]></Node>
<StgValue><ssdm name="w_s"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
entry:17 %w_7 = sitofp i32 %weight_buf_load_18

]]></Node>
<StgValue><ssdm name="w_7"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
entry:19 %w_8 = sitofp i32 %weight_buf_load_19

]]></Node>
<StgValue><ssdm name="w_8"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
entry:21 %w_9 = sitofp i32 %weight_buf_load_20

]]></Node>
<StgValue><ssdm name="w_9"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
entry:23 %w_1 = sitofp i32 %weight_buf_load_21

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
entry:25 %w_2 = sitofp i32 %weight_buf_load_22

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
entry:27 %w_3 = sitofp i32 %weight_buf_load_23

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %w_4 = sitofp i32 %weight_buf_load_24

]]></Node>
<StgValue><ssdm name="w_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="52" st_id="8" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %conv3 = sitofp i32 %biases_buf_read

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %w = sitofp i32 %weight_buf_load

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:15 %w_s = sitofp i32 %weight_buf_load_17

]]></Node>
<StgValue><ssdm name="w_s"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
entry:17 %w_7 = sitofp i32 %weight_buf_load_18

]]></Node>
<StgValue><ssdm name="w_7"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
entry:19 %w_8 = sitofp i32 %weight_buf_load_19

]]></Node>
<StgValue><ssdm name="w_8"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
entry:21 %w_9 = sitofp i32 %weight_buf_load_20

]]></Node>
<StgValue><ssdm name="w_9"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
entry:23 %w_1 = sitofp i32 %weight_buf_load_21

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
entry:25 %w_2 = sitofp i32 %weight_buf_load_22

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
entry:27 %w_3 = sitofp i32 %weight_buf_load_23

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %w_4 = sitofp i32 %weight_buf_load_24

]]></Node>
<StgValue><ssdm name="w_4"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:30 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="63" st_id="9" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %conv3 = sitofp i32 %biases_buf_read

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %w = sitofp i32 %weight_buf_load

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:15 %w_s = sitofp i32 %weight_buf_load_17

]]></Node>
<StgValue><ssdm name="w_s"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
entry:17 %w_7 = sitofp i32 %weight_buf_load_18

]]></Node>
<StgValue><ssdm name="w_7"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
entry:19 %w_8 = sitofp i32 %weight_buf_load_19

]]></Node>
<StgValue><ssdm name="w_8"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
entry:21 %w_9 = sitofp i32 %weight_buf_load_20

]]></Node>
<StgValue><ssdm name="w_9"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
entry:23 %w_1 = sitofp i32 %weight_buf_load_21

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
entry:25 %w_2 = sitofp i32 %weight_buf_load_22

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
entry:27 %w_3 = sitofp i32 %weight_buf_load_23

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %w_4 = sitofp i32 %weight_buf_load_24

]]></Node>
<StgValue><ssdm name="w_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="73" st_id="10" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %conv3 = sitofp i32 %biases_buf_read

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %w = sitofp i32 %weight_buf_load

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:15 %w_s = sitofp i32 %weight_buf_load_17

]]></Node>
<StgValue><ssdm name="w_s"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
entry:17 %w_7 = sitofp i32 %weight_buf_load_18

]]></Node>
<StgValue><ssdm name="w_7"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
entry:19 %w_8 = sitofp i32 %weight_buf_load_19

]]></Node>
<StgValue><ssdm name="w_8"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
entry:21 %w_9 = sitofp i32 %weight_buf_load_20

]]></Node>
<StgValue><ssdm name="w_9"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
entry:23 %w_1 = sitofp i32 %weight_buf_load_21

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
entry:25 %w_2 = sitofp i32 %weight_buf_load_22

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
entry:27 %w_3 = sitofp i32 %weight_buf_load_23

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %w_4 = sitofp i32 %weight_buf_load_24

]]></Node>
<StgValue><ssdm name="w_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="83" st_id="11" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %conv3 = sitofp i32 %biases_buf_read

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %w = sitofp i32 %weight_buf_load

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:15 %w_s = sitofp i32 %weight_buf_load_17

]]></Node>
<StgValue><ssdm name="w_s"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
entry:17 %w_7 = sitofp i32 %weight_buf_load_18

]]></Node>
<StgValue><ssdm name="w_7"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
entry:19 %w_8 = sitofp i32 %weight_buf_load_19

]]></Node>
<StgValue><ssdm name="w_8"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
entry:21 %w_9 = sitofp i32 %weight_buf_load_20

]]></Node>
<StgValue><ssdm name="w_9"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
entry:23 %w_1 = sitofp i32 %weight_buf_load_21

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
entry:25 %w_2 = sitofp i32 %weight_buf_load_22

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
entry:27 %w_3 = sitofp i32 %weight_buf_load_23

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %w_4 = sitofp i32 %weight_buf_load_24

]]></Node>
<StgValue><ssdm name="w_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="93" st_id="12" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %conv3 = sitofp i32 %biases_buf_read

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %w = sitofp i32 %weight_buf_load

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:15 %w_s = sitofp i32 %weight_buf_load_17

]]></Node>
<StgValue><ssdm name="w_s"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
entry:17 %w_7 = sitofp i32 %weight_buf_load_18

]]></Node>
<StgValue><ssdm name="w_7"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
entry:19 %w_8 = sitofp i32 %weight_buf_load_19

]]></Node>
<StgValue><ssdm name="w_8"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
entry:21 %w_9 = sitofp i32 %weight_buf_load_20

]]></Node>
<StgValue><ssdm name="w_9"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
entry:23 %w_1 = sitofp i32 %weight_buf_load_21

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
entry:25 %w_2 = sitofp i32 %weight_buf_load_22

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
entry:27 %w_3 = sitofp i32 %weight_buf_load_23

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %w_4 = sitofp i32 %weight_buf_load_24

]]></Node>
<StgValue><ssdm name="w_4"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="0">
<![CDATA[
entry:31 %call_ln0 = call void @convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols, i32 %pad_img, i32 %w, i32 %w_s, i32 %w_7, i32 %w_8, i32 %w_9, i32 %w_1, i32 %w_2, i32 %w_3, i32 %w_4, i32 %conv3, i32 %conv_to_pool_streams_5

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="0">
<![CDATA[
entry:31 %call_ln0 = call void @convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols, i32 %pad_img, i32 %w, i32 %w_s, i32 %w_7, i32 %w_8, i32 %w_9, i32 %w_1, i32 %w_2, i32 %w_3, i32 %w_4, i32 %conv3, i32 %conv_to_pool_streams_5

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
entry:32 %ret_ln81 = ret

]]></Node>
<StgValue><ssdm name="ret_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
