* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:24:17

* File Generated:     Dec 22 2023 15:36:38

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP384
    Package:       QN32

Design statistics:
------------------
    FFs:                  28
    LUTs:                 58
    RAMs:                 0
    IOBs:                 16
    GBs:                  1
    PLLs:                 0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 58/384
        Combinational Logic Cells: 30       out of   384       7.8125%
        Sequential Logic Cells:    28       out of   384       7.29167%
        Logic Tiles:               13       out of   48        27.0833%
    Registers: 
        Logic Registers:           28       out of   384       7.29167%
        IO Registers:              0        out of   280       0
    Block RAMs:                    0        out of   0         -nan%
    Pins:
        Input Pins:                4        out of   21        19.0476%
        Output Pins:               12       out of   21        57.1429%
        InOut Pins:                0        out of   21        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   0       

IO Bank Utilization:
--------------------
    Bank 3: 6        out of   6         100%
    Bank 1: 4        out of   5         80%
    Bank 0: 6        out of   6         100%
    Bank 2: 0        out of   4         0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name
    ----------  ---------  -----------  -------  -------  -----------                   -----------
    5           Input      SB_LVCMOS    No       3        Simple Input                  BUTTON1  
    6           Input      SB_LVCMOS    No       3        Simple Input                  BUTTON2  
    7           Input      SB_LVCMOS    No       3        Simple Input                  BUTTON3  
    8           Input      SB_LVCMOS    No       3        Simple Input                  clk      

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name
    ----------  ---------  -----------  -------  -------  -----------                   -----------
    1           Output     SB_LVCMOS    No       3        Simple Output                 LED[1]   
    2           Output     SB_LVCMOS    No       3        Simple Output                 LED[0]   
    18          Output     SB_LVCMOS    No       1        Simple Output                 BNC1     
    20          Output     SB_LVCMOS    No       1        Simple Output                 BNC2     
    22          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  LED[9]   
    23          Output     SB_LVCMOS    No       1        Output Tristatable by Enable  LED[8]   
    26          Output     SB_LVCMOS    No       0        Output Tristatable by Enable  LED[7]   
    27          Output     SB_LVCMOS    No       0        Output Tristatable by Enable  LED[6]   
    29          Output     SB_LVCMOS    No       0        Output Tristatable by Enable  LED[5]   
    30          Output     SB_LVCMOS    No       0        Output Tristatable by Enable  LED[4]   
    31          Output     SB_LVCMOS    No       0        Simple Output                 LED[3]   
    32          Output     SB_LVCMOS    No       0        Simple Output                 LED[2]   

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    1              3        IO         28      clk_c_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 0 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      424 out of   7992      5.30531%
                          Span 4       37 out of   2320      1.59483%
                         Span 12        2 out of    528      0.378788%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect       10 out of    336      2.97619%

