{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630286990184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630286990184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 11:29:50 2021 " "Processing started: Mon Aug 30 11:29:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630286990184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630286990184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAOSST -c VGAOSST " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAOSST -c VGAOSST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630286990184 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630286990439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630286990439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630286996284 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630286996284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630286996284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_timing-display_size " "Found design unit 1: vga_timing-display_size" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630286996285 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_timing " "Found entity 1: vga_timing" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630286996285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630286996285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER " "Found entity 1: VGA_CONTROLLER" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630286996286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630286996286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630286996287 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630286996287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630286996287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_CONTROLLER " "Elaborating entity \"VGA_CONTROLLER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630286996316 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Red " "Found inconsistent dimensions for element \"Red\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 384 1000 1248 401 "red\[7..0\]" "" } { 336 1248 1296 360 "red\[7\]" "" } { 376 1248 1298 393 "red\[5\]" "" } { 392 1248 1296 409 "red\[4\]" "" } { 408 1248 1296 425 "red\[3\]" "" } { 424 1248 1303 441 "red\[2\]" "" } { 440 1248 1305 457 "red\[1\]" "" } { 456 1248 1307 473 "red\[0\]" "" } { 360 1248 1298 377 "red\[6\]" "" } { 408 1408 1584 424 "Red" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630286996317 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Green " "Found inconsistent dimensions for element \"Green\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 400 1000 1192 417 "green\[7..0\]" "" } { 496 1248 1309 513 "green\[7\]" "" } { 512 1248 1301 529 "green\[6\]" "" } { 528 1248 1314 545 "green\[5\]" "" } { 544 1248 1314 561 "green\[4\]" "" } { 560 1248 1309 577 "green\[3\]" "" } { 576 1248 1317 593 "green\[2\]" "" } { 592 1248 1320 609 "green\[1\]" "" } { 608 1248 1307 625 "green\[0\]" "" } { 560 1408 1584 576 "Green" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630286996317 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Blue " "Found inconsistent dimensions for element \"Blue\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 416 1000 1168 433 "blue\[7..0\]" "" } { 648 1248 1296 665 "blue\[7\]" "" } { 664 1248 1311 681 "blue\[6\]" "" } { 680 1248 1298 697 "blue\[5\]" "" } { 696 1248 1308 713 "blue\[4\]" "" } { 712 1248 1297 729 "blue\[3\]" "" } { 728 1248 1296 745 "blue\[2\]" "" } { 744 1248 1302 761 "blue\[1\]" "" } { 760 1248 1305 777 "blue\[0\]" "" } { 712 1408 1584 728 "Blue" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630286996317 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue " "Converted elements in bus name \"blue\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[7..0\] blue7..0 " "Converted element name(s) from \"blue\[7..0\]\" to \"blue7..0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 416 1000 1168 433 "blue\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996317 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[7\] blue7 " "Converted element name(s) from \"blue\[7\]\" to \"blue7\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 648 1248 1296 665 "blue\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996317 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[6\] blue6 " "Converted element name(s) from \"blue\[6\]\" to \"blue6\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 664 1248 1311 681 "blue\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996317 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[5\] blue5 " "Converted element name(s) from \"blue\[5\]\" to \"blue5\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 680 1248 1298 697 "blue\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996317 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[4\] blue4 " "Converted element name(s) from \"blue\[4\]\" to \"blue4\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 696 1248 1308 713 "blue\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996317 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[3\] blue3 " "Converted element name(s) from \"blue\[3\]\" to \"blue3\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 712 1248 1297 729 "blue\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996317 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[2\] blue2 " "Converted element name(s) from \"blue\[2\]\" to \"blue2\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 728 1248 1296 745 "blue\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996317 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[1\] blue1 " "Converted element name(s) from \"blue\[1\]\" to \"blue1\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 744 1248 1302 761 "blue\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996317 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[0\] blue0 " "Converted element name(s) from \"blue\[0\]\" to \"blue0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 760 1248 1305 777 "blue\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996317 ""}  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 416 1000 1168 433 "blue\[7..0\]" "" } { 648 1248 1296 665 "blue\[7\]" "" } { 664 1248 1311 681 "blue\[6\]" "" } { 680 1248 1298 697 "blue\[5\]" "" } { 696 1248 1308 713 "blue\[4\]" "" } { 712 1248 1297 729 "blue\[3\]" "" } { 728 1248 1296 745 "blue\[2\]" "" } { 744 1248 1302 761 "blue\[1\]" "" } { 760 1248 1305 777 "blue\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1630286996317 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green " "Converted elements in bus name \"green\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[7..0\] green7..0 " "Converted element name(s) from \"green\[7..0\]\" to \"green7..0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 400 1000 1192 417 "green\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[7\] green7 " "Converted element name(s) from \"green\[7\]\" to \"green7\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 496 1248 1309 513 "green\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[6\] green6 " "Converted element name(s) from \"green\[6\]\" to \"green6\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 512 1248 1301 529 "green\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[5\] green5 " "Converted element name(s) from \"green\[5\]\" to \"green5\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 528 1248 1314 545 "green\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[4\] green4 " "Converted element name(s) from \"green\[4\]\" to \"green4\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 544 1248 1314 561 "green\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[3\] green3 " "Converted element name(s) from \"green\[3\]\" to \"green3\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 560 1248 1309 577 "green\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[2\] green2 " "Converted element name(s) from \"green\[2\]\" to \"green2\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 576 1248 1317 593 "green\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[1\] green1 " "Converted element name(s) from \"green\[1\]\" to \"green1\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 592 1248 1320 609 "green\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[0\] green0 " "Converted element name(s) from \"green\[0\]\" to \"green0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 608 1248 1307 625 "green\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""}  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 400 1000 1192 417 "green\[7..0\]" "" } { 496 1248 1309 513 "green\[7\]" "" } { 512 1248 1301 529 "green\[6\]" "" } { 528 1248 1314 545 "green\[5\]" "" } { 544 1248 1314 561 "green\[4\]" "" } { 560 1248 1309 577 "green\[3\]" "" } { 576 1248 1317 593 "green\[2\]" "" } { 592 1248 1320 609 "green\[1\]" "" } { 608 1248 1307 625 "green\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1630286996318 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red " "Converted elements in bus name \"red\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[7..0\] red7..0 " "Converted element name(s) from \"red\[7..0\]\" to \"red7..0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 384 1000 1248 401 "red\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[7\] red7 " "Converted element name(s) from \"red\[7\]\" to \"red7\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 336 1248 1296 360 "red\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[5\] red5 " "Converted element name(s) from \"red\[5\]\" to \"red5\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 376 1248 1298 393 "red\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[4\] red4 " "Converted element name(s) from \"red\[4\]\" to \"red4\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 392 1248 1296 409 "red\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[3\] red3 " "Converted element name(s) from \"red\[3\]\" to \"red3\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 408 1248 1296 425 "red\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[2\] red2 " "Converted element name(s) from \"red\[2\]\" to \"red2\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 424 1248 1303 441 "red\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[1\] red1 " "Converted element name(s) from \"red\[1\]\" to \"red1\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 440 1248 1305 457 "red\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[0\] red0 " "Converted element name(s) from \"red\[0\]\" to \"red0\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 456 1248 1307 473 "red\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[6\] red6 " "Converted element name(s) from \"red\[6\]\" to \"red6\"" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 360 1248 1298 377 "red\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996318 ""}  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 384 1000 1248 401 "red\[7..0\]" "" } { 336 1248 1296 360 "red\[7\]" "" } { 376 1248 1298 393 "red\[5\]" "" } { 392 1248 1296 409 "red\[4\]" "" } { 408 1248 1296 425 "red\[3\]" "" } { 424 1248 1303 441 "red\[2\]" "" } { 440 1248 1305 457 "red\[1\]" "" } { 456 1248 1307 473 "red\[0\]" "" } { 360 1248 1298 377 "red\[6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1630286996318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:inst3 " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:inst3\"" {  } { { "VGA_CONTROLLER.bdf" "inst3" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 368 808 1000 480 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630286996319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_timing vga_timing:inst " "Elaborating entity \"vga_timing\" for hierarchy \"vga_timing:inst\"" {  } { { "VGA_CONTROLLER.bdf" "inst" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 368 344 584 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630286996320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst1\"" {  } { { "VGA_CONTROLLER.bdf" "inst1" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 184 -32 296 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630286996326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst1\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630286996351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst1\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630286996352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst1\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630286996353 ""}  } { { "PLL.vhd" "" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630286996353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/GitHub Docs/VGAOSST/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630286996391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630286996391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/apps/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630286996391 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 35 -1 0 } } { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1630286996749 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1630286996749 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630286996831 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_timing:inst\|horizontal_coord\[31\] Low " "Register vga_timing:inst\|horizontal_coord\[31\] will power up to Low" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 69 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1630286996925 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1630286996925 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630286997093 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630286997186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630286997186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630286997210 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630286997210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630286997210 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1630286997210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630286997210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630286997226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 11:29:57 2021 " "Processing ended: Mon Aug 30 11:29:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630286997226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630286997226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630286997226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630286997226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1630286998277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630286998278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 11:29:58 2021 " "Processing started: Mon Aug 30 11:29:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630286998278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1630286998278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGAOSST -c VGAOSST " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGAOSST -c VGAOSST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1630286998278 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1630286998351 ""}
{ "Info" "0" "" "Project  = VGAOSST" {  } {  } 0 0 "Project  = VGAOSST" 0 0 "Fitter" 0 0 1630286998351 ""}
{ "Info" "0" "" "Revision = VGAOSST" {  } {  } 0 0 "Revision = VGAOSST" 0 0 "Fitter" 0 0 1630286998351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1630286998395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1630286998395 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGAOSST EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"VGAOSST\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1630286998400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630286998437 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630286998437 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/GitHub Docs/VGAOSST/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1630286998472 ""}  } { { "db/pll_altpll.v" "" { Text "E:/GitHub Docs/VGAOSST/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1630286998472 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1630286998518 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1630286998521 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630286998608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630286998608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630286998608 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1630286998608 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/apps/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630286998609 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/apps/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630286998609 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/apps/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630286998609 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/apps/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630286998609 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/apps/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630286998609 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1630286998609 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_101 IOPAD_X34_Y18_N21 " "Can't place multiple pins assigned to pin location Pin_101 (IOPAD_X34_Y18_N21)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "H_SYNC Pin_101 IOPAD_X34_Y18_N21 " "Pin H_SYNC is assigned to pin location Pin_101 (IOPAD_X34_Y18_N21)" {  } { { "c:/apps/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus/quartus/bin64/pin_planner.ppl" { H_SYNC } } } { "c:/apps/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H_SYNC" } } } } { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { { 392 632 808 408 "H_SYNC" "" } } } } { "temporary_test_loc" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1630286998610 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "~ALTERA_nCEO~ Pin_101 IOPAD_X34_Y18_N21 " "Pin ~ALTERA_nCEO~ is assigned to pin location Pin_101 (IOPAD_X34_Y18_N21)" {  } { { "c:/apps/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/GitHub Docs/VGAOSST/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1630286998610 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1630286998610 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630286998610 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1630286998648 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630286998687 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 30 11:29:58 2021 " "Processing ended: Mon Aug 30 11:29:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630286998687 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630286998687 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630286998687 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630286998687 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 38 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 38 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630286999293 ""}
