Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4d72e3dd1ec849a189c095b08ee27235 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sw_led_unit_behav xil_defaultlib.sw_led_unit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.sw_led_unit
Built simulation snapshot sw_led_unit_behav
