{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 30 16:08:07 2025 " "Info: Processing started: Sun Nov 30 16:08:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Modulo10_74161_Counter -c Modulo10_74161_Counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Modulo10_74161_Counter -c Modulo10_74161_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "194demo.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 194demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 194demo " "Info: Found entity 1: 194demo" {  } { { "194demo.bdf" "" { Schematic "E:/Quartus_FPGA/Modulo10_74161_Counter25_11_29/194demo.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo10_74161_syn.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file modulo10_74161_syn.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Modulo10_74161_Syn " "Info: Found entity 1: Modulo10_74161_Syn" {  } { { "Modulo10_74161_Syn.bdf" "" { Schematic "E:/Quartus_FPGA/Modulo10_74161_Counter25_11_29/Modulo10_74161_Syn.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo10_74161_asyn.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file modulo10_74161_asyn.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Modulo10_74161_Asyn " "Info: Found entity 1: Modulo10_74161_Asyn" {  } { { "Modulo10_74161_Asyn.bdf" "" { Schematic "E:/Quartus_FPGA/Modulo10_74161_Counter25_11_29/Modulo10_74161_Asyn.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circular_74161.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file circular_74161.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_74161 " "Info: Found entity 1: Circular_74161" {  } { { "Circular_74161.bdf" "" { Schematic "E:/Quartus_FPGA/Modulo10_74161_Counter25_11_29/Circular_74161.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circular_74194.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file circular_74194.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_74194 " "Info: Found entity 1: Circular_74194" {  } { { "Circular_74194.bdf" "" { Schematic "E:/Quartus_FPGA/Modulo10_74161_Counter25_11_29/Circular_74194.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "74161_seqgenerator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 74161_seqgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74161_SeqGenerator " "Info: Found entity 1: 74161_SeqGenerator" {  } { { "74161_SeqGenerator.bdf" "" { Schematic "E:/Quartus_FPGA/Modulo10_74161_Counter25_11_29/74161_SeqGenerator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "74194_seqgenerator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 74194_seqgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74194_SeqGenerator " "Info: Found entity 1: 74194_SeqGenerator" {  } { { "74194_SeqGenerator.bdf" "" { Schematic "E:/Quartus_FPGA/Modulo10_74161_Counter25_11_29/74194_SeqGenerator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "74194_SeqGenerator " "Info: Elaborating entity \"74194_SeqGenerator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74194 74194:inst " "Info: Elaborating entity \"74194\" for hierarchy \"74194:inst\"" {  } { { "74194_SeqGenerator.bdf" "inst" { Schematic "E:/Quartus_FPGA/Modulo10_74161_Counter25_11_29/74194_SeqGenerator.bdf" { { 120 296 416 312 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74194:inst " "Info: Elaborated megafunction instantiation \"74194:inst\"" {  } { { "74194_SeqGenerator.bdf" "" { Schematic "E:/Quartus_FPGA/Modulo10_74161_Counter25_11_29/74194_SeqGenerator.bdf" { { 120 296 416 312 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst1 " "Info: Elaborating entity \"74151\" for hierarchy \"74151:inst1\"" {  } { { "74194_SeqGenerator.bdf" "inst1" { Schematic "E:/Quartus_FPGA/Modulo10_74161_Counter25_11_29/74194_SeqGenerator.bdf" { { 168 544 664 392 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst1 " "Info: Elaborated megafunction instantiation \"74151:inst1\"" {  } { { "74194_SeqGenerator.bdf" "" { Schematic "E:/Quartus_FPGA/Modulo10_74161_Counter25_11_29/74194_SeqGenerator.bdf" { { 168 544 664 392 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 74151:inst1\|f74151:sub " "Info: Elaborating entity \"f74151\" for hierarchy \"74151:inst1\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "e:/altera/91sp2/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74151:inst1\|f74151:sub 74151:inst1 " "Info: Elaborated megafunction instantiation \"74151:inst1\|f74151:sub\", which is child of megafunction instantiation \"74151:inst1\"" {  } { { "74151.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "74194_SeqGenerator.bdf" "" { Schematic "E:/Quartus_FPGA/Modulo10_74161_Counter25_11_29/74194_SeqGenerator.bdf" { { 168 544 664 392 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CASCADE" "1 " "Info: Ignored 1 CASCADE buffer(s)" {  } {  } 0 0 "Ignored %1!d! CASCADE buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "194demo " "Warning: Ignored assignments for entity \"194demo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 194demo -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity 194demo -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 194demo -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 194demo -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Modulo10_74161_Counter " "Warning: Ignored assignments for entity \"Modulo10_74161_Counter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Modulo10_74161_Counter -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Modulo10_74161_Counter -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Modulo10_74161_Counter -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Modulo10_74161_Counter -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Info: Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 30 16:08:08 2025 " "Info: Processing ended: Sun Nov 30 16:08:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
