/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  reg [7:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_21z;
  reg [39:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [9:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_1z[2] ? celloutsig_1_2z : celloutsig_1_1z[1];
  assign celloutsig_0_10z = celloutsig_0_1z ? celloutsig_0_7z[2] : celloutsig_0_8z;
  assign celloutsig_1_2z = ~(celloutsig_1_0z & in_data[181]);
  assign celloutsig_1_11z = ~(in_data[189] | celloutsig_1_5z);
  assign celloutsig_1_19z = ~(celloutsig_1_8z[2] | celloutsig_1_11z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z | in_data[64]);
  assign celloutsig_0_1z = ~(in_data[13] | celloutsig_0_0z);
  assign celloutsig_0_24z = ~(celloutsig_0_18z[5] | celloutsig_0_11z);
  assign celloutsig_1_0z = ~(in_data[126] | in_data[180]);
  assign celloutsig_1_3z = ~(in_data[122] | celloutsig_1_1z[0]);
  assign celloutsig_0_25z = ~((celloutsig_0_12z[7] | celloutsig_0_0z) & (celloutsig_0_22z[9] | celloutsig_0_14z));
  assign celloutsig_0_0z = in_data[50] | in_data[52];
  assign celloutsig_1_8z = { celloutsig_1_6z[4], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z } & celloutsig_1_4z;
  assign celloutsig_0_7z = { in_data[64:63], celloutsig_0_0z } & celloutsig_0_6z[3:1];
  assign celloutsig_0_12z = { celloutsig_0_3z[3:1], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_10z } & celloutsig_0_4z[12:4];
  assign celloutsig_0_19z = { in_data[74:67], celloutsig_0_11z, celloutsig_0_11z } & in_data[49:40];
  assign celloutsig_0_21z = { celloutsig_0_18z[6:4], celloutsig_0_6z } & celloutsig_0_12z;
  assign celloutsig_0_27z = { celloutsig_0_21z[7:1], celloutsig_0_25z, celloutsig_0_24z } & { celloutsig_0_19z[7:0], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[108:105] & in_data[161:158];
  assign celloutsig_1_4z = { celloutsig_1_1z[2:0], celloutsig_1_0z } / { 1'h1, in_data[101], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_4z[6:2], celloutsig_0_7z } >= { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_14z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z } <= { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_2z = celloutsig_0_1z & ~(celloutsig_0_0z);
  assign celloutsig_0_4z = { celloutsig_0_3z[12:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } % { 1'h1, in_data[41:29] };
  assign celloutsig_0_3z = { in_data[50:41], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[15:7], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_18z = celloutsig_1_6z[8:1] % { 1'h1, celloutsig_1_8z[1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_6z = { celloutsig_0_3z[4:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[65:61] };
  assign celloutsig_0_8z = celloutsig_0_3z[8] & celloutsig_0_6z[5];
  assign celloutsig_0_11z = | { celloutsig_0_10z, celloutsig_0_3z[11:1] };
  assign celloutsig_0_28z = { celloutsig_0_4z[10:1], celloutsig_0_25z } >>> { celloutsig_0_4z[8:0], celloutsig_0_9z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 10'h000;
    else if (clkin_data[32]) celloutsig_1_6z = { in_data[122:117], celloutsig_1_1z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_18z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_18z = { celloutsig_0_4z[6:0], celloutsig_0_11z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_22z = 40'h0000000000;
    else if (clkin_data[0]) celloutsig_0_22z = in_data[91:52];
  assign { out_data[135:128], out_data[96], out_data[40:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
