{
  "processor": "Stanford MIPS",
  "manufacturer": "Stanford University",
  "year": 1983,
  "schema_version": "1.0",
  "source": "Hennessy et al., 'MIPS: A Microprocessor Architecture', IEEE MICRO 1982",
  "instruction_count": 55,
  "instructions": [
    {
      "mnemonic": "ADD",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "overflow",
      "notes": "Rd <- Rs + Rt; trap on overflow"
    },
    {
      "mnemonic": "ADDI",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "overflow",
      "notes": "Rt <- Rs + imm16; trap on overflow"
    },
    {
      "mnemonic": "ADDU",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Rd <- Rs + Rt; no overflow trap"
    },
    {
      "mnemonic": "ADDIU",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Rt <- Rs + imm16; no overflow trap"
    },
    {
      "mnemonic": "SUB",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "overflow",
      "notes": "Rd <- Rs - Rt; trap on overflow"
    },
    {
      "mnemonic": "SUBU",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Rd <- Rs - Rt; no overflow trap"
    },
    {
      "mnemonic": "AND",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Rd <- Rs AND Rt"
    },
    {
      "mnemonic": "ANDI",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Rt <- Rs AND imm16 (zero-extended)"
    },
    {
      "mnemonic": "OR",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Rd <- Rs OR Rt"
    },
    {
      "mnemonic": "ORI",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Rt <- Rs OR imm16 (zero-extended)"
    },
    {
      "mnemonic": "XOR",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Rd <- Rs XOR Rt"
    },
    {
      "mnemonic": "XORI",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Rt <- Rs XOR imm16 (zero-extended)"
    },
    {
      "mnemonic": "NOR",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Rd <- NOT(Rs OR Rt)"
    },
    {
      "mnemonic": "SLL",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Rd <- Rt << shamt (shift left logical)"
    },
    {
      "mnemonic": "SRL",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Rd <- Rt >> shamt (shift right logical)"
    },
    {
      "mnemonic": "SRA",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Rd <- Rt >> shamt (shift right arithmetic)"
    },
    {
      "mnemonic": "SLLV",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Rd <- Rt << Rs (shift left logical variable)"
    },
    {
      "mnemonic": "SRLV",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Rd <- Rt >> Rs (shift right logical variable)"
    },
    {
      "mnemonic": "SRAV",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Rd <- Rt >> Rs (shift right arithmetic variable)"
    },
    {
      "mnemonic": "SLT",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Rd <- (Rs < Rt) ? 1 : 0 (signed compare)"
    },
    {
      "mnemonic": "SLTI",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Rt <- (Rs < imm16) ? 1 : 0 (signed compare)"
    },
    {
      "mnemonic": "SLTU",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Rd <- (Rs < Rt) ? 1 : 0 (unsigned compare)"
    },
    {
      "mnemonic": "SLTIU",
      "bytes": 4,
      "cycles": 1,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Rt <- (Rs < imm16) ? 1 : 0 (unsigned compare)"
    },
    {
      "mnemonic": "LW",
      "bytes": 4,
      "cycles": 1,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Load word; 1 cycle but has load delay slot"
    },
    {
      "mnemonic": "LH",
      "bytes": 4,
      "cycles": 1,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Load halfword signed; 1 cycle with load delay slot"
    },
    {
      "mnemonic": "LHU",
      "bytes": 4,
      "cycles": 1,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Load halfword unsigned; 1 cycle with load delay slot"
    },
    {
      "mnemonic": "LB",
      "bytes": 4,
      "cycles": 1,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Load byte signed; 1 cycle with load delay slot"
    },
    {
      "mnemonic": "LBU",
      "bytes": 4,
      "cycles": 1,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Load byte unsigned; 1 cycle with load delay slot"
    },
    {
      "mnemonic": "SW",
      "bytes": 4,
      "cycles": 1,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Store word"
    },
    {
      "mnemonic": "SH",
      "bytes": 4,
      "cycles": 1,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Store halfword"
    },
    {
      "mnemonic": "SB",
      "bytes": 4,
      "cycles": 1,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Store byte"
    },
    {
      "mnemonic": "LUI",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Load upper immediate; Rt <- imm16 << 16"
    },
    {
      "mnemonic": "BEQ",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "pc_relative",
      "flags_affected": "none",
      "notes": "Branch if equal; 1 cycle + branch delay slot"
    },
    {
      "mnemonic": "BNE",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "pc_relative",
      "flags_affected": "none",
      "notes": "Branch if not equal; 1 cycle + branch delay slot"
    },
    {
      "mnemonic": "BGTZ",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "pc_relative",
      "flags_affected": "none",
      "notes": "Branch if greater than zero; 1 cycle + branch delay slot"
    },
    {
      "mnemonic": "BGEZ",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "pc_relative",
      "flags_affected": "none",
      "notes": "Branch if greater or equal to zero; 1 cycle + branch delay slot"
    },
    {
      "mnemonic": "BLTZ",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "pc_relative",
      "flags_affected": "none",
      "notes": "Branch if less than zero; 1 cycle + branch delay slot"
    },
    {
      "mnemonic": "BLEZ",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "pc_relative",
      "flags_affected": "none",
      "notes": "Branch if less or equal to zero; 1 cycle + branch delay slot"
    },
    {
      "mnemonic": "J",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "pseudo_direct",
      "flags_affected": "none",
      "notes": "Jump; 1 cycle + branch delay slot"
    },
    {
      "mnemonic": "JAL",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "pseudo_direct",
      "flags_affected": "none",
      "notes": "Jump and link; saves return address in r31; 1 cycle + delay slot"
    },
    {
      "mnemonic": "JR",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Jump register; 1 cycle + branch delay slot"
    },
    {
      "mnemonic": "JALR",
      "bytes": 4,
      "cycles": 1,
      "category": "control",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Jump and link register; 1 cycle + delay slot"
    },
    {
      "mnemonic": "MULT",
      "bytes": 4,
      "cycles": 12,
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Signed multiply; result in HI/LO; multi-cycle, interlocked"
    },
    {
      "mnemonic": "MULTU",
      "bytes": 4,
      "cycles": 12,
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Unsigned multiply; result in HI/LO; multi-cycle, interlocked"
    },
    {
      "mnemonic": "DIV",
      "bytes": 4,
      "cycles": 35,
      "category": "divide",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Signed divide; quotient in LO, remainder in HI; multi-cycle"
    },
    {
      "mnemonic": "DIVU",
      "bytes": 4,
      "cycles": 35,
      "category": "divide",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Unsigned divide; quotient in LO, remainder in HI; multi-cycle"
    },
    {
      "mnemonic": "MFHI",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Move from HI register"
    },
    {
      "mnemonic": "MFLO",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Move from LO register"
    },
    {
      "mnemonic": "MTHI",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Move to HI register"
    },
    {
      "mnemonic": "MTLO",
      "bytes": 4,
      "cycles": 1,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Move to LO register"
    },
    {
      "mnemonic": "SYSCALL",
      "bytes": 4,
      "cycles": 1,
      "category": "special",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "System call trap; transfers to exception handler"
    },
    {
      "mnemonic": "BREAK",
      "bytes": 4,
      "cycles": 1,
      "category": "special",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "Breakpoint trap; transfers to exception handler"
    },
    {
      "mnemonic": "LWL",
      "bytes": 4,
      "cycles": 1,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Load word left (unaligned); 1 cycle with load delay slot"
    },
    {
      "mnemonic": "LWR",
      "bytes": 4,
      "cycles": 1,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Load word right (unaligned); 1 cycle with load delay slot"
    },
    {
      "mnemonic": "SWL",
      "bytes": 4,
      "cycles": 1,
      "category": "memory",
      "addressing_mode": "base_offset",
      "flags_affected": "none",
      "notes": "Store word left (unaligned)"
    }
  ]
}
