#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d6a8383f60 .scope module, "ALU" "ALU" 2 124;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALU";
    .port_info 1 /INPUT 1 "ALUimm";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 32 "value1";
    .port_info 5 /INPUT 32 "value2";
    .port_info 6 /INPUT 3 "funct3";
    .port_info 7 /INPUT 7 "funct7";
    .port_info 8 /OUTPUT 32 "ALUresult";
L_000001d6a8388260 .functor BUFZ 32, v000001d6a839ab60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000001d6a83a65f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d6a839a8e0_0 .net "ALU", 0 0, o000001d6a83a65f8;  0 drivers
o000001d6a83a6628 .functor BUFZ 1, C4<z>; HiZ drive
v000001d6a8399da0_0 .net "ALUimm", 0 0, o000001d6a83a6628;  0 drivers
v000001d6a839a0c0_0 .net "ALUresult", 31 0, L_000001d6a8388260;  1 drivers
o000001d6a83a6688 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001d6a839a480_0 .net "funct3", 2 0, o000001d6a83a6688;  0 drivers
o000001d6a83a66b8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000001d6a8399800_0 .net "funct7", 6 0, o000001d6a83a66b8;  0 drivers
v000001d6a839ab60_0 .var "result", 31 0;
o000001d6a83a6718 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001d6a839ac00_0 .net "rs1", 4 0, o000001d6a83a6718;  0 drivers
o000001d6a83a6748 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001d6a8399e40_0 .net "rs2", 4 0, o000001d6a83a6748;  0 drivers
o000001d6a83a6778 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d6a83991c0_0 .net "value1", 31 0, o000001d6a83a6778;  0 drivers
o000001d6a83a67a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d6a839a3e0_0 .net "value2", 31 0, o000001d6a83a67a8;  0 drivers
E_000001d6a83a47d0/0 .event anyedge, v000001d6a839a480_0, v000001d6a839a8e0_0, v000001d6a8399800_0, v000001d6a83991c0_0;
E_000001d6a83a47d0/1 .event anyedge, v000001d6a839a3e0_0, v000001d6a839ac00_0, v000001d6a8399e40_0;
E_000001d6a83a47d0 .event/or E_000001d6a83a47d0/0, E_000001d6a83a47d0/1;
S_000001d6a83840f0 .scope module, "bench" "bench" 3 3;
 .timescale 0 0;
v000001d6a8400660_0 .var "CLK", 0 0;
v000001d6a84007a0_0 .net "LEDS", 31 0, L_000001d6a8387fc0;  1 drivers
L_000001d6a8420088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d6a8400520_0 .net "RESET", 0 0, L_000001d6a8420088;  1 drivers
v000001d6a83ffee0_0 .net "clk", 0 0, L_000001d6a84003e0;  1 drivers
v000001d6a83ff080_0 .var "prev_LEDS", 31 0;
S_000001d6a8389d20 .scope module, "divide" "clock_divider" 3 10, 2 153 0, S_000001d6a83840f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "dCLK";
P_000001d6a83a4e90 .param/l "DIV" 0 2 158, +C4<00000000000000000000000000010100>;
v000001d6a839a520_0 .net "CLK", 0 0, v000001d6a8400660_0;  1 drivers
v000001d6a8399620_0 .net "RESET", 0 0, L_000001d6a8420088;  alias, 1 drivers
v000001d6a839a700_0 .net "dCLK", 0 0, L_000001d6a84003e0;  alias, 1 drivers
v000001d6a8399f80_0 .var "divided_clk", 20 0;
E_000001d6a83a4650 .event posedge, v000001d6a839a520_0;
L_000001d6a84003e0 .part v000001d6a8399f80_0, 20, 1;
S_000001d6a8389eb0 .scope module, "test" "SOC" 3 16, 2 1 0, S_000001d6a83840f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "LEDS";
P_000001d6a835b3b0 .param/l "decode" 1 2 16, +C4<00000000000000000000000000000001>;
P_000001d6a835b3e8 .param/l "execute" 1 2 17, +C4<00000000000000000000000000000010>;
P_000001d6a835b420 .param/l "fetch" 1 2 15, +C4<00000000000000000000000000000000>;
P_000001d6a835b458 .param/l "memory" 1 2 18, +C4<00000000000000000000000000000011>;
P_000001d6a835b490 .param/l "writeback" 1 2 19, +C4<00000000000000000000000000000100>;
L_000001d6a8387fc0 .functor BUFZ 32, v000001d6a83fde30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d6a839aac0_0 .net "ALU", 0 0, L_000001d6a84005c0;  1 drivers
v000001d6a839ad40_0 .net "ALUimm", 0 0, L_000001d6a8400ca0;  1 drivers
v000001d6a83998a0_0 .net "AUIPC", 0 0, L_000001d6a84002a0;  1 drivers
v000001d6a8399940_0 .net "CLK", 0 0, L_000001d6a84003e0;  alias, 1 drivers
v000001d6a8399b20_0 .net "JAL", 0 0, L_000001d6a8400840;  1 drivers
v000001d6a8399c60_0 .net "JALR", 0 0, L_000001d6a84008e0;  1 drivers
v000001d6a839a200_0 .net "LEDS", 31 0, L_000001d6a8387fc0;  alias, 1 drivers
v000001d6a83fde30_0 .var "LEDSoutput", 31 0;
v000001d6a83fd6b0_0 .net "LUI", 0 0, L_000001d6a83ff440;  1 drivers
v000001d6a83fda70 .array "MEM", 255 0, 31 0;
v000001d6a83fe650_0 .var "PC", 31 0;
v000001d6a83fd750_0 .net "RESET", 0 0, L_000001d6a8420088;  alias, 1 drivers
L_000001d6a8420550 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001d6a83fe150_0 .net/2u *"_ivl_100", 11 0, L_000001d6a8420550;  1 drivers
v000001d6a83fd610_0 .net *"_ivl_105", 0 0, L_000001d6a8411dc0;  1 drivers
v000001d6a83fe0b0_0 .net *"_ivl_106", 19 0, L_000001d6a8412ea0;  1 drivers
v000001d6a83fd110_0 .net *"_ivl_109", 6 0, L_000001d6a84129a0;  1 drivers
v000001d6a83fe470_0 .net *"_ivl_111", 4 0, L_000001d6a8411780;  1 drivers
v000001d6a83fd7f0_0 .net *"_ivl_115", 0 0, L_000001d6a84118c0;  1 drivers
v000001d6a83fd1b0_0 .net *"_ivl_116", 19 0, L_000001d6a8412360;  1 drivers
v000001d6a83fd4d0_0 .net *"_ivl_119", 0 0, L_000001d6a8412d60;  1 drivers
v000001d6a83fdbb0_0 .net *"_ivl_121", 5 0, L_000001d6a8411140;  1 drivers
v000001d6a83fd070_0 .net *"_ivl_123", 3 0, L_000001d6a84115a0;  1 drivers
L_000001d6a8420598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d6a83fe330_0 .net/2u *"_ivl_124", 0 0, L_000001d6a8420598;  1 drivers
v000001d6a83febf0_0 .net *"_ivl_129", 0 0, L_000001d6a8412cc0;  1 drivers
v000001d6a83feb50_0 .net *"_ivl_130", 11 0, L_000001d6a8411f00;  1 drivers
v000001d6a83fe790_0 .net *"_ivl_133", 7 0, L_000001d6a8411a00;  1 drivers
v000001d6a83fded0_0 .net *"_ivl_135", 0 0, L_000001d6a8411320;  1 drivers
v000001d6a83fe1f0_0 .net *"_ivl_137", 9 0, L_000001d6a8412180;  1 drivers
L_000001d6a84205e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d6a83fe6f0_0 .net/2u *"_ivl_138", 0 0, L_000001d6a84205e0;  1 drivers
v000001d6a83fe830_0 .net *"_ivl_15", 6 0, L_000001d6a83ff120;  1 drivers
L_000001d6a8420238 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v000001d6a83fe8d0_0 .net/2u *"_ivl_16", 6 0, L_000001d6a8420238;  1 drivers
v000001d6a83fe970_0 .net *"_ivl_21", 6 0, L_000001d6a83ffd00;  1 drivers
L_000001d6a8420280 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v000001d6a83fd890_0 .net/2u *"_ivl_22", 6 0, L_000001d6a8420280;  1 drivers
v000001d6a83fd250_0 .net *"_ivl_27", 6 0, L_000001d6a8400f20;  1 drivers
L_000001d6a84202c8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001d6a83fe5b0_0 .net/2u *"_ivl_28", 6 0, L_000001d6a84202c8;  1 drivers
v000001d6a83fd2f0_0 .net *"_ivl_33", 6 0, L_000001d6a83ff4e0;  1 drivers
L_000001d6a8420310 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001d6a83fd930_0 .net/2u *"_ivl_34", 6 0, L_000001d6a8420310;  1 drivers
v000001d6a83fd9d0_0 .net *"_ivl_39", 6 0, L_000001d6a83ff620;  1 drivers
L_000001d6a8420358 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000001d6a83fea10_0 .net/2u *"_ivl_40", 6 0, L_000001d6a8420358;  1 drivers
v000001d6a83fd390_0 .net *"_ivl_45", 6 0, L_000001d6a8400340;  1 drivers
L_000001d6a84203a0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v000001d6a83fd430_0 .net/2u *"_ivl_46", 6 0, L_000001d6a84203a0;  1 drivers
v000001d6a83fec90_0 .net *"_ivl_51", 6 0, L_000001d6a83ff1c0;  1 drivers
L_000001d6a84203e8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001d6a83fdb10_0 .net/2u *"_ivl_52", 6 0, L_000001d6a84203e8;  1 drivers
v000001d6a83fdc50_0 .net *"_ivl_57", 6 0, L_000001d6a8400700;  1 drivers
L_000001d6a8420430 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001d6a83fdf70_0 .net/2u *"_ivl_58", 6 0, L_000001d6a8420430;  1 drivers
v000001d6a83fd570_0 .net *"_ivl_63", 6 0, L_000001d6a8400d40;  1 drivers
L_000001d6a8420478 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001d6a83fdcf0_0 .net/2u *"_ivl_64", 6 0, L_000001d6a8420478;  1 drivers
v000001d6a83fed30_0 .net *"_ivl_69", 6 0, L_000001d6a83ff6c0;  1 drivers
L_000001d6a84204c0 .functor BUFT 1, C4<0001111>, C4<0>, C4<0>, C4<0>;
v000001d6a83fedd0_0 .net/2u *"_ivl_70", 6 0, L_000001d6a84204c0;  1 drivers
v000001d6a83feab0_0 .net *"_ivl_75", 6 0, L_000001d6a83ff3a0;  1 drivers
L_000001d6a8420508 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v000001d6a83fdd90_0 .net/2u *"_ivl_76", 6 0, L_000001d6a8420508;  1 drivers
v000001d6a83fe010_0 .net *"_ivl_91", 0 0, L_000001d6a8411d20;  1 drivers
v000001d6a83fe290_0 .net *"_ivl_92", 19 0, L_000001d6a8411500;  1 drivers
v000001d6a83fee70_0 .net *"_ivl_95", 11 0, L_000001d6a84110a0;  1 drivers
v000001d6a83fe3d0_0 .net *"_ivl_99", 19 0, L_000001d6a8412c20;  1 drivers
v000001d6a83fe510_0 .net "branch", 0 0, L_000001d6a83ffe40;  1 drivers
v000001d6a83fef10_0 .net "branchImmediate", 31 0, L_000001d6a8411960;  1 drivers
v000001d6a8400020_0 .net "fence", 0 0, L_000001d6a83ff300;  1 drivers
v000001d6a8400c00_0 .net "funct3", 2 0, L_000001d6a8411820;  1 drivers
v000001d6a8400160_0 .net "funct7", 6 0, L_000001d6a8412220;  1 drivers
v000001d6a83ffc60_0 .net "immediateImmediate", 31 0, L_000001d6a84122c0;  1 drivers
v000001d6a83fff80_0 .var "instruction", 31 0;
v000001d6a83ffda0_0 .net "jumpImmediate", 31 0, L_000001d6a8412540;  1 drivers
v000001d6a83ffa80_0 .net "load", 0 0, L_000001d6a8400e80;  1 drivers
v000001d6a83ff580_0 .net "rd", 4 0, L_000001d6a8411aa0;  1 drivers
v000001d6a8400a20_0 .net "rs1", 4 0, L_000001d6a84111e0;  1 drivers
v000001d6a8400ac0_0 .var "rs1Register", 31 0;
L_000001d6a84200d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_000001d6a83a6b68 .resolv tri, L_000001d6a84200d0, v000001d6a8399760_0;
v000001d6a83ffb20_0 .net8 "rs1Value", 31 0, RS_000001d6a83a6b68;  2 drivers
v000001d6a83ff800_0 .net "rs2", 4 0, L_000001d6a84124a0;  1 drivers
v000001d6a8400b60_0 .var "rs2Register", 31 0;
L_000001d6a8420118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_000001d6a83a6bf8 .resolv tri, L_000001d6a8420118, v000001d6a839aca0_0;
v000001d6a83ff9e0_0 .net8 "rs2Value", 31 0, RS_000001d6a83a6bf8;  2 drivers
v000001d6a8400480_0 .var "state", 2 0;
v000001d6a83ff8a0_0 .net "store", 0 0, L_000001d6a8400980;  1 drivers
v000001d6a83ff260_0 .net "storeImmediate", 31 0, L_000001d6a8412720;  1 drivers
v000001d6a84000c0_0 .net "system", 0 0, L_000001d6a83ff760;  1 drivers
v000001d6a8400200_0 .net "upperImmediate", 31 0, L_000001d6a8412860;  1 drivers
L_000001d6a8420160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_000001d6a83a6c58 .resolv tri, v000001d6a83ffbc0_0, L_000001d6a8420160;
v000001d6a8400de0_0 .net8 "writeData", 31 0, RS_000001d6a83a6c58;  2 drivers
v000001d6a83ffbc0_0 .var "writeDataRegister", 31 0;
L_000001d6a84201a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d6a83ff940_0 .net "writeEnable", 0 0, L_000001d6a84201a8;  1 drivers
L_000001d6a83ff120 .part v000001d6a83fff80_0, 0, 7;
L_000001d6a83ff440 .cmp/eq 7, L_000001d6a83ff120, L_000001d6a8420238;
L_000001d6a83ffd00 .part v000001d6a83fff80_0, 0, 7;
L_000001d6a84002a0 .cmp/eq 7, L_000001d6a83ffd00, L_000001d6a8420280;
L_000001d6a8400f20 .part v000001d6a83fff80_0, 0, 7;
L_000001d6a8400840 .cmp/eq 7, L_000001d6a8400f20, L_000001d6a84202c8;
L_000001d6a83ff4e0 .part v000001d6a83fff80_0, 0, 7;
L_000001d6a84008e0 .cmp/eq 7, L_000001d6a83ff4e0, L_000001d6a8420310;
L_000001d6a83ff620 .part v000001d6a83fff80_0, 0, 7;
L_000001d6a8400ca0 .cmp/eq 7, L_000001d6a83ff620, L_000001d6a8420358;
L_000001d6a8400340 .part v000001d6a83fff80_0, 0, 7;
L_000001d6a84005c0 .cmp/eq 7, L_000001d6a8400340, L_000001d6a84203a0;
L_000001d6a83ff1c0 .part v000001d6a83fff80_0, 0, 7;
L_000001d6a83ffe40 .cmp/eq 7, L_000001d6a83ff1c0, L_000001d6a84203e8;
L_000001d6a8400700 .part v000001d6a83fff80_0, 0, 7;
L_000001d6a8400e80 .cmp/eq 7, L_000001d6a8400700, L_000001d6a8420430;
L_000001d6a8400d40 .part v000001d6a83fff80_0, 0, 7;
L_000001d6a8400980 .cmp/eq 7, L_000001d6a8400d40, L_000001d6a8420478;
L_000001d6a83ff6c0 .part v000001d6a83fff80_0, 0, 7;
L_000001d6a83ff300 .cmp/eq 7, L_000001d6a83ff6c0, L_000001d6a84204c0;
L_000001d6a83ff3a0 .part v000001d6a83fff80_0, 0, 7;
L_000001d6a83ff760 .cmp/eq 7, L_000001d6a83ff3a0, L_000001d6a8420508;
L_000001d6a84111e0 .part v000001d6a83fff80_0, 15, 5;
L_000001d6a84124a0 .part v000001d6a83fff80_0, 20, 5;
L_000001d6a8411aa0 .part v000001d6a83fff80_0, 7, 5;
L_000001d6a8411820 .part v000001d6a83fff80_0, 12, 3;
L_000001d6a8412220 .part v000001d6a83fff80_0, 25, 7;
L_000001d6a8411d20 .part v000001d6a83fff80_0, 31, 1;
LS_000001d6a8411500_0_0 .concat [ 1 1 1 1], L_000001d6a8411d20, L_000001d6a8411d20, L_000001d6a8411d20, L_000001d6a8411d20;
LS_000001d6a8411500_0_4 .concat [ 1 1 1 1], L_000001d6a8411d20, L_000001d6a8411d20, L_000001d6a8411d20, L_000001d6a8411d20;
LS_000001d6a8411500_0_8 .concat [ 1 1 1 1], L_000001d6a8411d20, L_000001d6a8411d20, L_000001d6a8411d20, L_000001d6a8411d20;
LS_000001d6a8411500_0_12 .concat [ 1 1 1 1], L_000001d6a8411d20, L_000001d6a8411d20, L_000001d6a8411d20, L_000001d6a8411d20;
LS_000001d6a8411500_0_16 .concat [ 1 1 1 1], L_000001d6a8411d20, L_000001d6a8411d20, L_000001d6a8411d20, L_000001d6a8411d20;
LS_000001d6a8411500_1_0 .concat [ 4 4 4 4], LS_000001d6a8411500_0_0, LS_000001d6a8411500_0_4, LS_000001d6a8411500_0_8, LS_000001d6a8411500_0_12;
LS_000001d6a8411500_1_4 .concat [ 4 0 0 0], LS_000001d6a8411500_0_16;
L_000001d6a8411500 .concat [ 16 4 0 0], LS_000001d6a8411500_1_0, LS_000001d6a8411500_1_4;
L_000001d6a84110a0 .part v000001d6a83fff80_0, 20, 12;
L_000001d6a84122c0 .concat [ 12 20 0 0], L_000001d6a84110a0, L_000001d6a8411500;
L_000001d6a8412c20 .part v000001d6a83fff80_0, 12, 20;
L_000001d6a8412860 .concat [ 12 20 0 0], L_000001d6a8420550, L_000001d6a8412c20;
L_000001d6a8411dc0 .part v000001d6a83fff80_0, 31, 1;
LS_000001d6a8412ea0_0_0 .concat [ 1 1 1 1], L_000001d6a8411dc0, L_000001d6a8411dc0, L_000001d6a8411dc0, L_000001d6a8411dc0;
LS_000001d6a8412ea0_0_4 .concat [ 1 1 1 1], L_000001d6a8411dc0, L_000001d6a8411dc0, L_000001d6a8411dc0, L_000001d6a8411dc0;
LS_000001d6a8412ea0_0_8 .concat [ 1 1 1 1], L_000001d6a8411dc0, L_000001d6a8411dc0, L_000001d6a8411dc0, L_000001d6a8411dc0;
LS_000001d6a8412ea0_0_12 .concat [ 1 1 1 1], L_000001d6a8411dc0, L_000001d6a8411dc0, L_000001d6a8411dc0, L_000001d6a8411dc0;
LS_000001d6a8412ea0_0_16 .concat [ 1 1 1 1], L_000001d6a8411dc0, L_000001d6a8411dc0, L_000001d6a8411dc0, L_000001d6a8411dc0;
LS_000001d6a8412ea0_1_0 .concat [ 4 4 4 4], LS_000001d6a8412ea0_0_0, LS_000001d6a8412ea0_0_4, LS_000001d6a8412ea0_0_8, LS_000001d6a8412ea0_0_12;
LS_000001d6a8412ea0_1_4 .concat [ 4 0 0 0], LS_000001d6a8412ea0_0_16;
L_000001d6a8412ea0 .concat [ 16 4 0 0], LS_000001d6a8412ea0_1_0, LS_000001d6a8412ea0_1_4;
L_000001d6a84129a0 .part v000001d6a83fff80_0, 25, 7;
L_000001d6a8411780 .part v000001d6a83fff80_0, 7, 5;
L_000001d6a8412720 .concat [ 5 7 20 0], L_000001d6a8411780, L_000001d6a84129a0, L_000001d6a8412ea0;
L_000001d6a84118c0 .part v000001d6a83fff80_0, 31, 1;
LS_000001d6a8412360_0_0 .concat [ 1 1 1 1], L_000001d6a84118c0, L_000001d6a84118c0, L_000001d6a84118c0, L_000001d6a84118c0;
LS_000001d6a8412360_0_4 .concat [ 1 1 1 1], L_000001d6a84118c0, L_000001d6a84118c0, L_000001d6a84118c0, L_000001d6a84118c0;
LS_000001d6a8412360_0_8 .concat [ 1 1 1 1], L_000001d6a84118c0, L_000001d6a84118c0, L_000001d6a84118c0, L_000001d6a84118c0;
LS_000001d6a8412360_0_12 .concat [ 1 1 1 1], L_000001d6a84118c0, L_000001d6a84118c0, L_000001d6a84118c0, L_000001d6a84118c0;
LS_000001d6a8412360_0_16 .concat [ 1 1 1 1], L_000001d6a84118c0, L_000001d6a84118c0, L_000001d6a84118c0, L_000001d6a84118c0;
LS_000001d6a8412360_1_0 .concat [ 4 4 4 4], LS_000001d6a8412360_0_0, LS_000001d6a8412360_0_4, LS_000001d6a8412360_0_8, LS_000001d6a8412360_0_12;
LS_000001d6a8412360_1_4 .concat [ 4 0 0 0], LS_000001d6a8412360_0_16;
L_000001d6a8412360 .concat [ 16 4 0 0], LS_000001d6a8412360_1_0, LS_000001d6a8412360_1_4;
L_000001d6a8412d60 .part v000001d6a83fff80_0, 7, 1;
L_000001d6a8411140 .part v000001d6a83fff80_0, 25, 6;
L_000001d6a84115a0 .part v000001d6a83fff80_0, 8, 4;
LS_000001d6a8411960_0_0 .concat [ 1 4 6 1], L_000001d6a8420598, L_000001d6a84115a0, L_000001d6a8411140, L_000001d6a8412d60;
LS_000001d6a8411960_0_4 .concat [ 20 0 0 0], L_000001d6a8412360;
L_000001d6a8411960 .concat [ 12 20 0 0], LS_000001d6a8411960_0_0, LS_000001d6a8411960_0_4;
L_000001d6a8412cc0 .part v000001d6a83fff80_0, 31, 1;
LS_000001d6a8411f00_0_0 .concat [ 1 1 1 1], L_000001d6a8412cc0, L_000001d6a8412cc0, L_000001d6a8412cc0, L_000001d6a8412cc0;
LS_000001d6a8411f00_0_4 .concat [ 1 1 1 1], L_000001d6a8412cc0, L_000001d6a8412cc0, L_000001d6a8412cc0, L_000001d6a8412cc0;
LS_000001d6a8411f00_0_8 .concat [ 1 1 1 1], L_000001d6a8412cc0, L_000001d6a8412cc0, L_000001d6a8412cc0, L_000001d6a8412cc0;
L_000001d6a8411f00 .concat [ 4 4 4 0], LS_000001d6a8411f00_0_0, LS_000001d6a8411f00_0_4, LS_000001d6a8411f00_0_8;
L_000001d6a8411a00 .part v000001d6a83fff80_0, 12, 8;
L_000001d6a8411320 .part v000001d6a83fff80_0, 20, 1;
L_000001d6a8412180 .part v000001d6a83fff80_0, 21, 10;
LS_000001d6a8412540_0_0 .concat [ 1 10 1 8], L_000001d6a84205e0, L_000001d6a8412180, L_000001d6a8411320, L_000001d6a8411a00;
LS_000001d6a8412540_0_4 .concat [ 12 0 0 0], L_000001d6a8411f00;
L_000001d6a8412540 .concat [ 20 12 0 0], LS_000001d6a8412540_0_0, LS_000001d6a8412540_0_4;
S_000001d6a837bb40 .scope module, "bank" "registerBanks" 2 73, 2 171 0, S_000001d6a8389eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "registerType";
    .port_info 5 /INPUT 1 "writeEnable";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "rs1Data";
    .port_info 8 /OUTPUT 32 "rs2Data";
v000001d6a8399300_0 .net "CLK", 0 0, L_000001d6a84003e0;  alias, 1 drivers
v000001d6a8399a80 .array "integerRegisters", 31 0, 31 0;
v000001d6a839a980_0 .net "rd", 4 0, L_000001d6a8411aa0;  alias, 1 drivers
L_000001d6a84201f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d6a839a840_0 .net "registerType", 0 0, L_000001d6a84201f0;  1 drivers
v000001d6a8399ee0_0 .net "rs1", 4 0, L_000001d6a84111e0;  alias, 1 drivers
v000001d6a83993a0_0 .net8 "rs1Data", 31 0, RS_000001d6a83a6b68;  alias, 2 drivers
v000001d6a8399760_0 .var "rs1Out", 31 0;
v000001d6a83999e0_0 .net "rs2", 4 0, L_000001d6a84124a0;  alias, 1 drivers
v000001d6a8399440_0 .net8 "rs2Data", 31 0, RS_000001d6a83a6bf8;  alias, 2 drivers
v000001d6a839aca0_0 .var "rs2Out", 31 0;
v000001d6a839a020_0 .net8 "writeData", 31 0, RS_000001d6a83a6c58;  alias, 2 drivers
v000001d6a839aa20_0 .net "writeEnable", 0 0, L_000001d6a84201a8;  alias, 1 drivers
E_000001d6a83a5210 .event posedge, v000001d6a839a700_0;
    .scope S_000001d6a8383f60;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6a839ab60_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000001d6a8383f60;
T_1 ;
    %wait E_000001d6a83a47d0;
    %load/vec4 v000001d6a839a480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v000001d6a839a8e0_0;
    %load/vec4 v000001d6a8399800_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %load/vec4 v000001d6a83991c0_0;
    %load/vec4 v000001d6a839a3e0_0;
    %sub;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %load/vec4 v000001d6a83991c0_0;
    %load/vec4 v000001d6a839a3e0_0;
    %add;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %store/vec4 v000001d6a839ab60_0, 0, 32;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v000001d6a83991c0_0;
    %ix/getv 4, v000001d6a839ac00_0;
    %shiftl 4;
    %store/vec4 v000001d6a839ab60_0, 0, 32;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v000001d6a83991c0_0;
    %load/vec4 v000001d6a839a3e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000001d6a839ab60_0, 0, 32;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v000001d6a83991c0_0;
    %load/vec4 v000001d6a839a3e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000001d6a839ab60_0, 0, 32;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v000001d6a83991c0_0;
    %load/vec4 v000001d6a839a3e0_0;
    %xor;
    %store/vec4 v000001d6a839ab60_0, 0, 32;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v000001d6a8399800_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_1.11, 8;
    %load/vec4 v000001d6a83991c0_0;
    %ix/getv 4, v000001d6a8399e40_0;
    %shiftr 4;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %load/vec4 v000001d6a83991c0_0;
    %ix/getv 4, v000001d6a8399e40_0;
    %shiftr 4;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %store/vec4 v000001d6a839ab60_0, 0, 32;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v000001d6a83991c0_0;
    %load/vec4 v000001d6a839a3e0_0;
    %or;
    %store/vec4 v000001d6a839ab60_0, 0, 32;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v000001d6a83991c0_0;
    %load/vec4 v000001d6a839a3e0_0;
    %and;
    %store/vec4 v000001d6a839ab60_0, 0, 32;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d6a8389d20;
T_2 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v000001d6a8399f80_0, 0, 21;
    %end;
    .thread T_2;
    .scope S_000001d6a8389d20;
T_3 ;
    %wait E_000001d6a83a4650;
    %load/vec4 v000001d6a8399f80_0;
    %addi 1, 0, 21;
    %assign/vec4 v000001d6a8399f80_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d6a837bb40;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6a8399760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6a839aca0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_000001d6a837bb40;
T_5 ;
    %wait E_000001d6a83a5210;
    %load/vec4 v000001d6a839a840_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000001d6a839aa20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v000001d6a839a980_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001d6a839a020_0;
    %load/vec4 v000001d6a839a980_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6a8399a80, 0, 4;
T_5.2 ;
    %load/vec4 v000001d6a8399ee0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d6a8399a80, 4;
    %assign/vec4 v000001d6a8399760_0, 0;
    %load/vec4 v000001d6a83999e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d6a8399a80, 4;
    %assign/vec4 v000001d6a839aca0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d6a8389eb0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6a83fe650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6a83fde30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6a8400ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6a8400b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6a83ffbc0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d6a8400480_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6a83fff80_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_000001d6a8389eb0;
T_7 ;
    %pushi/vec4 179, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6a83fda70, 4, 0;
    %pushi/vec4 1081491, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6a83fda70, 4, 0;
    %pushi/vec4 1081491, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6a83fda70, 4, 0;
    %pushi/vec4 1081491, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6a83fda70, 4, 0;
    %pushi/vec4 1081491, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6a83fda70, 4, 0;
    %pushi/vec4 1122339, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6a83fda70, 4, 0;
    %pushi/vec4 1048691, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d6a83fda70, 4, 0;
    %end;
    .thread T_7;
    .scope S_000001d6a8389eb0;
T_8 ;
    %wait E_000001d6a83a5210;
    %load/vec4 v000001d6a8400480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %ix/getv 4, v000001d6a83fe650_0;
    %load/vec4a v000001d6a83fda70, 4;
    %assign/vec4 v000001d6a83fff80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001d6a8400480_0, 0;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v000001d6a83ffb20_0;
    %assign/vec4 v000001d6a8400ac0_0, 0;
    %load/vec4 v000001d6a83ff9e0_0;
    %assign/vec4 v000001d6a8400b60_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d6a8400480_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001d6a8400480_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001d6a8400480_0, 0;
    %load/vec4 v000001d6a83fff80_0;
    %assign/vec4 v000001d6a83fde30_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001d6a83ff940_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.8, 9;
    %load/vec4 v000001d6a83ff580_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d6a83ffbc0_0, 0;
T_8.6 ;
    %load/vec4 v000001d6a83fe650_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d6a83fe650_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d6a8400480_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d6a83840f0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6a83ff080_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_000001d6a83840f0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6a8400660_0, 0, 1;
T_10.0 ;
    %delay 1, 0;
    %load/vec4 v000001d6a8400660_0;
    %inv;
    %store/vec4 v000001d6a8400660_0, 0, 1;
    %load/vec4 v000001d6a84007a0_0;
    %load/vec4 v000001d6a83ff080_0;
    %cmp/ne;
    %jmp/0xz  T_10.1, 4;
    %vpi_call 3 33 "$display", "LEDS = %b", v000001d6a84007a0_0 {0 0 0};
T_10.1 ;
    %load/vec4 v000001d6a84007a0_0;
    %assign/vec4 v000001d6a83ff080_0, 0;
    %jmp T_10.0;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "././processor.v";
    "testbench.v";
