SpyGlass run started at 07:59:29  on 10 13 2024 

SpyGlass Predictive Analyzer(R) - Version SpyGlass_vL-2016.06
Last compiled on May 20 2016

All Rights Reserved. Use, disclosure or duplication
without prior written permission of Synopsys Inc. is prohibited.
Technical support: email spyglass_support@synopsys.com.


Running SpyGlass 64-bit Executable: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/obj/check.Linux4

RULE-CHECKING IN MIXED MODE
Loading Policy: spyglass (Version: SpyGlass_vL-2016.06) from path: /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/policies/spyglass
Loading Shared library libspyglassrules-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/lib/libspyglassrules-Linux4.spyso 
Loading Shared library libsdcInitRules-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/lib/libsdcInitRules-Linux4.spyso 
Loading Shared library librmerules-Linux4.spyso from /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/lib/librmerules-Linux4.spyso 
##build_id : SpyGlass_vL-2016.06
##system   : Linux IC_EDA 3.10.0-1160.53.1.el7.x86_64 #1 SMP Fri Jan 14 13:59:45 UTC 2022 x86_64
##cwd      : /home/ICer/vcs_class/cnn/new
##lang     : Verilog+VHDL
##args     : -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -lib WORK ./spyglass-1/WORK \
             -nl \
             -policy='none' \
             -mixed \
             -batch \
             -wdir './spyglass-1/Design_Read' \
             -templatedir '/home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/auxi/policy_data/spyglass/design_read' \
             --goal_info 'Design_Read@' \
             --template_info 'Design_Read' \
             -projectwdir './spyglass-1' \
             -64bit  \
             computeAdd.v \
             computeMult.v \
             computeUnit.v \
             convLayer.v \
             convLayer_test.v \
             convUnit.v \
             dataReuse.v \
             dataReuse_test.v \
             fifo100.v \
             fifo784.v \
             maxValue.v \
             quantify.v \
             ramResult.v \
             ramWrite.v

##verbosity level   : 2
##exact cmdline arg : -batch -project spyglass-1.prj -designread  -64bit
##spyglass_run.csh begins :
;	cd /home/ICer/vcs_class/cnn/new
;	setenv SPYGLASS_LD_PRELOAD /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/lib/libsgjemalloc-Linux4.so
;	setenv SPYGLASS_DW_PATH /home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/dw_support
;	/home/synopsys/SpyGlass-L2016.06/SPYGLASS_HOME/bin/spyglass  -batch -project spyglass-1.prj -designread  -64bit
##spyglass_run.csh ends
##files    : computeAdd.v \
             computeMult.v \
             computeUnit.v \
             convLayer.v \
             convLayer_test.v \
             convUnit.v \
             dataReuse.v \
             dataReuse_test.v \
             fifo100.v \
             fifo784.v \
             maxValue.v \
             quantify.v \
             ramResult.v \
             ramWrite.v


INFO [6]    Work Directory `./spyglass-1/WORK' does not exist.

INFO [75]    Creating the Work Directory `./spyglass-1/WORK/64' for 64bit  precompiled dump.
Checking Rule ZeroSizeFile (Rule 1 of total 103) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule PrecompileLibCheck01 (Rule 2 of total 103) .... done (Time = 0.00s, Memory = -1.4K)
Checking Rule PrecompileLibCheck02 (Rule 3 of total 103) .... done (Time = 0.00s, Memory = 16.0K)
Checking Rule PrecompileLibCheck03 (Rule 4 of total 103) .... done (Time = 0.00s, Memory = 63.0K)
Checking Rule PrecompileLibCheck04 (Rule 5 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 6 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 7 of total 103) .... done (Time = 0.00s, Memory = -14.0K)
Checking Rule SGDC_clock05 (Rule 8 of total 103) .... done (Time = 0.00s, Memory = 0.9K)
Checking Rule SGDC_clock09 (Rule 9 of total 103) .... done (Time = 0.00s, Memory = 2.8K)
Checking Rule SGDC_force_ta05 (Rule 10 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 11 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 12 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 13 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain06 (Rule 14 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain07 (Rule 15 of total 103) .... done (Time = 0.00s, Memory = 15.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 16 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 17 of total 103) .... done (Time = 0.00s, Memory = 16.0K)
Checking Rule SGDC_waive01 (Rule 18 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 19 of total 103) .... done (Time = 0.00s, Memory = -3.5K)
Checking Rule SGDC_waive03 (Rule 20 of total 103) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive04 (Rule 21 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 22 of total 103) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive06 (Rule 23 of total 103) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule SGDC_waive07 (Rule 24 of total 103) .... done (Time = 0.00s, Memory = -5.8K)
Checking Rule SGDC_waive08 (Rule 25 of total 103) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive09 (Rule 26 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 27 of total 103) .... done (Time = 0.00s, Memory = 2.2K)
Checking Rule SGDC_waive11 (Rule 28 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 29 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 30 of total 103) .... done (Time = 0.00s, Memory = 0.9K)
Checking Rule SGDC_waive21 (Rule 31 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 32 of total 103) .... done (Time = 0.00s, Memory = 2.9K)
Checking Rule SGDC_waive30 (Rule 33 of total 103) .... done (Time = 0.00s, Memory = 0.4K)
Checking Rule SGDC_waive32 (Rule 34 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 35 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 36 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 37 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 38 of total 103) .... done (Time = 0.00s, Memory = 4.7K)
Checking Rule SGDC_libgroup01 (Rule 39 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 40 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 41 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 42 of total 103) .... done (Time = 0.00s, Memory = 15.0K)
Checking Rule SGDC_ungroup01 (Rule 43 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 44 of total 103) .... done (Time = 0.00s, Memory = 15.4K)
Checking Rule SGDC_abstract_port14 (Rule 45 of total 103) .... done (Time = 0.00s, Memory = 12.0K)
Checking Rule SGDC_abstract_port15 (Rule 46 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 47 of total 103) .... done (Time = 0.00s, Memory = 0.8K)
Checking Rule sdc_init_rule (Rule 48 of total 103) .... done (Time = 0.00s, Memory = 56.6K)
Checking Rule CMD_ignorelibs01 (Rule 49 of total 103) .... done (Time = 0.00s, Memory = 2.8K)
Checking Rule ReportRuleNotRun (Rule 50 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 51 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 52 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis started: 0 sec, 471382 KB, 2274732 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis started: 0 sec, 471382 KB, 2274732 KB
 Analyzing source file "computeAdd.v" ....
 Analyzing source file "computeMult.v" ....
 Analyzing source file "computeUnit.v" ....
 Analyzing source file "convLayer.v" ....
 Analyzing source file "convLayer_test.v" ....
 Analyzing source file "convUnit.v" ....
 Analyzing source file "dataReuse.v" ....
 Analyzing source file "dataReuse_test.v" ....
 Analyzing source file "fifo100.v" ....
 Analyzing source file "fifo784.v" ....
 Analyzing source file "maxValue.v" ....
 Analyzing source file "quantify.v" ....
 Analyzing source file "ramResult.v" ....
 Analyzing source file "ramWrite.v" ....
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis finished: 0 sec, 539236 KB, 2342572 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis finished: 0 sec, 67854 KB, 67840 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration started: 0 sec, 539241 KB, 2342572 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration started: 0 sec, 5 KB, 0 KB
 Elaborating Top Verilog Design Unit 'convLayer_test' .....
 done
 Elaborating Top Verilog Design Unit 'dataReuse_test' .....
 done
 Elaborating Top Verilog Design Unit 'fifo100' .....
 done
 Elaborating Top Verilog Design Unit 'fifo784' .....
 done
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration finished: 0 sec, 606039 KB, 2409388 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration finished: 0 sec, 66798 KB, 66816 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker started: 0 sec, 606039 KB, 2409388 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker started: 0 sec, 0 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker finished: 0 sec, 606105 KB, 2409388 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker finished: 0 sec, 66 KB, 0 KB
Checking Rule ElabSummary (Rule 53 of total 103)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/Design_Read/spyglass_reports/SpyGlass/elab_summary.rpt' in "w" mode ...
##FILEDEBUG[sgCloseFile]: File './spyglass-1/Design_Read/spyglass_reports/SpyGlass/elab_summary.rpt' closed.
 .... done (Time = 0.00s, Memory = -3.5K)
Checking Rule ReportCheckDataSummary (Rule 54 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
 Reading waiver file "./spyglass-1/Design_Read/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc" ...
 Generating SGDC file "./spyglass-1/Design_Read/spyglass_spysch/constraint/pragma2Constraint.sgdc" from pragmas in HDL source files ....
 Generating WAIVER file "./spyglass-1/Design_Read/spyglass_spysch/waiver/pragma2Waiver.swl" from pragmas in HDL source files ....
Checking Rule SGDC_waive37 (Rule 55 of total 103) .... done (Time = 0.00s, Memory = 1.9K)
Checking Rule SGDC_waive35 (Rule 56 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule DetectTopDesignUnits (Rule 57 of total 103) Detected 4 top level design units: 
     convLayer_test
     dataReuse_test
     fifo100
     fifo784
 .... done (Time = 0.00s, Memory = 8.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 77.9K)
Checking Rule SGDC_testmode03 (Rule 58 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportObsoletePragmas (Rule 59 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule GenerateConfMap (Rule 60 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HdlLibDuCheck (Rule 61 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RtlDesignInfo (Rule 62 of total 103)
##SGDEBUG [BENCHMARK_DATA]: Number of RTL Design Units = 14
##SGDEBUG: RTL statistics for Verilog design units:
##SGDEBUG[BENCHMARK_DATA]: RTL Ports = 213 5054 128
##SGDEBUG[BENCHMARK_DATA]: RTL Insts = 67
##SGDEBUG[BENCHMARK_DATA]: RTL Nets = 193 4884 160
##SGDEBUG[BENCHMARK_DATA]: RTL Terms = 513 7991 242

##SGDEBUG: NOTE: Following estimated data is applicable for structural designs only.
##SGDEBUG:     In case of RTL designs, this data may differ significantly from the actual figure.
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Insts = 58
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Nets = 4213
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Terms = 6507
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Paths = 25
 .... done (Time = 0.00s, Memory = 1.9K)
Checking Rule CheckCelldefine (Rule 63 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive23 (Rule 64 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive26 (Rule 65 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive27 (Rule 66 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive29 (Rule 67 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AnalyzeBBox (Rule 68 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 54 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive24 (Rule 69 of total 103) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive25 (Rule 70 of total 103) .... done (Time = 0.00s, Memory = 18.1K)
Checking Rule SGDC_waive31 (Rule 71 of total 103) .... done (Time = 0.00s, Memory = 0.0K)

Generating data for Console...
##SGDEBUG [PEAK_MEMORY]: 2410928 KB for entire run at 'AnalyzeBBox.Exit' stage
##SGDEBUG [VMPEAK_MEMORY]: 2410928 KB for entire run
##SGDEBUG [BENCHMARK_ABSOLUTE]: Rule checking finished: 1 sec, 607678 KB, 2410896 KB
##SGDEBUG [BENCHMARK_INCR]: Rule checking finished: 1 sec, 1573 KB, 1508 KB


=====================================================================================
							Rule Parameter Table
=====================================================================================

	PARAMETER-NAME                                     VALUE
-------------------------------------------------------------------------------------
	-allow_clock_on_output_port                        no
	-check_clock_group_violations                      no
	-debug_proc                                        no
	-force_genclk_for_txv                              no
	-library_gen_clock_naming                          yes
	-netlist_clock_polarity                            yes
	-populate_comboelements_for_minmax_in_fromto       no
	-preserve_path                                     no
	-pt                                                no
	-show_all_sdc_violations                           no
	-show_sdc_progress                                 no
	-suppress_sdc_violation_in_abstract                no
	-tc_disable_caching                                no
	-tc_stop_parsing_ignored_commands                  no
	-truncate_through                                  yes
	-write_sdc                                         no
=====================================================================================



=====================================================================================
                               Rule Status Table

 RULE-NAME                      POLICY-NAME     ENABLED VIOL-CNT RULE-TYPE   ERROR-MSG         
=====================================================================================
 ElabSummary                    SpyGlass        Yes            1 SETUP          -               
 ErrorAnalyzeBBox               SpyGlass        Yes            6 SETUP          -               
 DetectTopDesignUnits           SpyGlass        Yes            4 RTLALLDULIST   -               
-------------------------------------------------------------------------------------
Note: VSDU type of rules (as seen in the above table) are not run on
      unsynthesized modules reported by 'ErrorAnalyzeBBox/InfoAnalyzeBBox' messages
      (Please see messages starting with keyword 'UnsynthesizedDU')

##status : SpyGlass Rule Checking Complete.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      Design_Read
   Command-line read  :      0 error,      0 warning,      0 information message 
   Design Read        :      0 error,      0 warning,      5 information messages
      Found 4 top modules:
         convLayer_test   (file: convLayer_test.v)
         dataReuse_test   (file: dataReuse_test.v)
         fifo100          (file: fifo100.v)
         fifo784          (file: fifo784.v)

** Blackbox Resolution:      6 errors,     0 warning,      0 information message 
   SGDC Checks        :      0 error,      0 warning,      0 information message 
   -------------------------------------------------------------------------------------
   Total              :      6 errors,     0 warning,      5 information messages

  Total Number of Generated Messages     :        11 (6 errors, 0 warning, 5 Infos)
  Number of Reported Messages            :        11 (6 errors, 0 warning, 5 Infos)

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------



SpyGlass Rule Checking Complete.

Generating moresimple report from './spyglass-1/Design_Read/spyglass.vdb' to './spyglass-1/Design_Read/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/Design_Read/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './spyglass-1/Design_Read/spyglass.vdb' to './spyglass-1/Design_Read/spyglass_reports/no_msg_reporting_rules.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/Design_Read/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/Design_Read/'.

SpyGlass Exit Code 0 (Rule-checking completed with errors)
SpyGlass total run-time is 0:0:0 (0 secs)
SpyGlass run completed at 07:59:54 PM on Oct 13 2024
