# CSE100 Labs in Verilog for the Basys3 FPGA using Xilinx Vivado

This top-level README provides an overview of **CSE100 laboratory projects**, along with direct links to each project's detailed README file.  
Each lab builds foundational digital design skills using **Verilog**, **Vivado**, **state machines**, **counters**, and ultimately a full **VGA game**.

---

# ðŸ“˜ Lab Summaries & Links

---

## ðŸ”¹ **Lab 1 â€“ Introduction to Vivado Projects**
Basic Vivado project setup, exploring RTL structure, constraints, and synthesis flow.  
âž¡ **[Open Lab 1 README](Lab01/README.md)**

---

## ðŸ”¹ **Lab 2 â€“ Counters and Sevenâ€‘Segment Display**
Implements a 16â€‘bit up/down counter using cascaded 4â€‘bit modules, connected to switches, buttons, LEDs, and a multiplexed 7â€‘segment display.  
âž¡ **[Open Lab 2 README](Lab02/README.md)**

---

## ðŸ”¹ **Lab 3 â€“ Hierarchical Counters & Display Logic**
Designs a loadable 16â€‘bit counter, selector, ring counter, edge detector, and integrates them into a complete top module.  
âž¡ **[Open Lab 3 README](Lab03/README.md)**

---

## ðŸ”¹ **Lab 4 â€“ FSM Design: Turkey Pattern Game**
Implements a full finite state machine with random pattern generation, LED display logic, and user interactions.  
âž¡ **[Open Lab 4 README](Lab04/README.md)**

---

## ðŸ”¹ **Lab 5 â€“ Dualâ€‘IR Sensor State Machine (Turkey Counter)**
Detects leftâ†’right and rightâ†’left crossings using a twoâ€‘sensor FSM. Includes up/down counter, LED animation, and sevenâ€‘segment output.  
âž¡ **[Open Lab 5 README](Lab05/README.md)**

---

## ðŸ”¹ **Lab 6 â€“ Slug vs. Trains VGA Game + Python Simulator**
A full VGA video game project with synchronized Verilog modules, including slug movement, train tracks, collisions, scoring, lives, and a Python simulator mirroring VGA output.  
âž¡ **[Open Lab 6 README](Lab06/README.md)**

---

# ðŸ“š Technology Used Across Labs
- **Vivado 2025.1**  
- **Structural & Behavioral Verilog**  
- **Finite State Machines (FSMs)**  
- **Counters, LFSRs, Debouncing & Edge Detection**  
- **7-Segment Display Drivers**  
- **VGA Timing Generation**  
- **Randomization via LFSR**  
- **Python + Pygame for hardware-accurate simulation**

---

# ðŸŽ¯ Final Notes
This master README acts as a hub for navigation. Each lab folder contains:
- Source files  
- XDC constraints  
- Individual lab README  
- Build instructions