---
title: "COF Packaging and System-Level Evaluation"
lang: ja-en
layout: default
---

---

# ğŸ“¦ COF Packaging and System-Level Evaluation  
**COFãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚°ã¨ã‚·ã‚¹ãƒ†ãƒ ãƒ¬ãƒ™ãƒ«è©•ä¾¡**  
*COF Packaging and System-Level Evaluation*

---

## âš ï¸ æœ¬è³‡æ–™ã®å‰æ / Disclaimer

æœ¬è³‡æ–™ã¯ **COF (Chip on Film) æŠ€è¡“ã«é–¢ã™ã‚‹ä¸€èˆ¬çš„ã‹ã¤æ•™è‚²çš„ãªè§£èª¬**ã‚’ç›®çš„ã¨ã—ã¦ä½œæˆã—ãŸã‚‚ã®ã§ã™ã€‚  
*This document is intended as a general and educational overview of COF (Chip on Film) technology.*

- ç‰¹å®šä¼æ¥­ãƒ»è£½å“å›ºæœ‰ã®ãƒ—ãƒ­ã‚»ã‚¹æ¡ä»¶ã‚„è¨­è¨ˆä»•æ§˜ã«ã¯è§¦ã‚Œã¦ã„ã¾ã›ã‚“ã€‚  
  *It does not disclose any company-specific processes or proprietary specifications.*  
- è¨˜è¼‰ã•ã‚Œã¦ã„ã‚‹æ•°å€¤ãƒ»ãƒ•ãƒ­ãƒ¼ãƒ»è©¦é¨“å†…å®¹ã¯ **å…¬é–‹æƒ…å ±ã‚„æ•™è‚²è³‡æ–™ãƒ¬ãƒ™ãƒ«ã®ä¸€èˆ¬çŸ¥è­˜**ã«åŸºã¥ãã‚‚ã®ã§ã‚ã‚Šã€å®Ÿéš›ã®é‡ç”£æ¡ä»¶ã‚’ç¤ºã™ã‚‚ã®ã§ã¯ã‚ã‚Šã¾ã›ã‚“ã€‚  
  *All numerical values, flows, and test descriptions are based on public domain or educational-level knowledge, not production parameters.*  
- æœ¬è³‡æ–™ã¯ **æ•™è‚²ãƒ»å­¦ç¿’ç”¨é€”ã«é™å®š**ã•ã‚Œã€è¨­è¨ˆãƒ»è£½é€ ã«ç›´æ¥ä½¿ç”¨ã™ã‚‹ã“ã¨ã¯æ„å›³ã•ã‚Œã¦ã„ã¾ã›ã‚“ã€‚  
  *The content is for learning purposes only, and is not intended for direct use in design or manufacturing.*  

---

## 1. ğŸ§© COFåŸºæè£½é€  / COF Substrate Fabrication

- **FCCLåŸºæ**: è–„å‹Cuç®” (ç´„8 Âµm) ã¨ãƒãƒªã‚¤ãƒŸãƒ‰ãƒ•ã‚£ãƒ«ãƒ ã®ç©å±¤  
  *FCCL substrate: Thin Cu foil (~8 Âµm) laminated with polyimide film*  
- **åŠ å·¥**: ãƒ­ãƒ¼ãƒ«ã‹ã‚‰çŸ­å†Šã«ã‚¹ãƒªãƒƒãƒˆåŠ å·¥ã€æ¬é€ç”¨ã‚¹ãƒ—ãƒ­ã‚±ãƒƒãƒˆãƒ›ãƒ¼ãƒ«å½¢æˆ  
  *Processing: Slit from roll into strips, form sprocket holes for transport*  
- **ãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°**: ãƒ•ã‚©ãƒˆãƒªã‚½ï¼‹ã‚¨ãƒƒãƒãƒ³ã‚°ã§å¾®ç´°é…ç·šå½¢æˆ  
  *Patterning: Fine wiring via photolithography and etching*  
- **ä¿è­·è†œ**: ã‚½ãƒ«ãƒ€ãƒ¼ãƒ¬ã‚¸ã‚¹ãƒˆã§é…ç·šã‚’è¢«è¦†ã€ãƒ‘ãƒƒãƒ‰ã®ã¿é–‹å£  
  *Protective layer: Solder resist covers wiring, pads opened*  
- **ãƒ‘ãƒƒãƒ‰å‡¦ç†**: ç›´Auã‚ã£ãï¼ˆ~0.5 Âµmï¼‰ã€Cuæ‹¡æ•£ã¯é™å®šçš„  
  *Pad treatment: Direct Au plating (~0.5 Âµm), limited Cu diffusion*  

---

## 2. âš™ï¸ COF ICå®Ÿè£… / COF IC Assembly

- **æ¥åˆæ–¹å¼**: ãƒ•ãƒªãƒƒãƒ—ãƒãƒƒãƒ—Auãƒãƒ³ãƒ—æ¥åˆ  
  *Bonding method: Flip-chip Au bump connection*  
- **è£œå¼·**: ã‚¢ãƒ³ãƒ€ãƒ¼ãƒ•ã‚£ãƒ«æ¨¹è„‚ã§å……å¡«ã—ã€æ©Ÿæ¢°çš„å¼·åº¦ã¨çµ¶ç¸æ€§ã‚’ç¢ºä¿  
  *Reinforcement: Underfill resin for mechanical strength and insulation*  
- **ãƒ‡ã‚¶ã‚¤ãƒ³ãƒ«ãƒ¼ãƒ«**: ç•°é›»ä½é…ç·šé–“ã«ã¯ç¢ºå®Ÿã«æ¨¹è„‚ãŒå…¥ã‚Šè¾¼ã‚€ã“ã¨ã‚’ä¿è¨¼  
  *Design rule: Ensure resin fills between different potential wirings*  
- **æ¤œè¨¼è©¦é¨“**: HTS/HAST/85-85ã«ã‚ˆã‚Šã‚·ãƒ¼ãƒˆæŠµæŠ—ã‚„ãƒªãƒ¼ã‚¯å®‰å®šæ€§ã‚’ç¢ºèª  
  *Verification: HTS/HAST/85-85 tests for sheet resistance and leakage stability*  

---

## 3. ğŸ”— COFã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿å®Ÿè£… / COFâ€“Actuator Assembly

- **COFç«¯å­ (Au) â‡” ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿é…ç·š (Au)** ã‚’ **NCP (Non-Conductive Paste)** ã§æ¥åˆ  
  *Bond COF terminals (Au) to actuator wiring (Au) using NCP*  

- **å°é€šæ©Ÿæ§‹**: Auâ€“Aué‡‘å±æ¥è§¦ã€NCPã¯ç©ºéš™å……å¡«ãƒ»è£œå¼·ãƒ»é˜²æ¹¿ã«å¯„ä¸  
  *Conduction: Auâ€“Au metal contact, NCP fills voids, reinforces, and protects from moisture*  

- **NCPæ¡ç”¨ã®ç†ç”± / Why NCP is used**  
  - **è¶…ç‹­ãƒ”ãƒƒãƒæ¥åˆã‚’å®Ÿç¾ã™ã‚‹ãŸã‚ã€å°é›»ç²’å­ã‚’å«ã¾ãªã„NCPãŒå¿…è¦**  
    *NCP without conductive particles is required to achieve ultra-fine-pitch bonding.*  
  - ãã®ãŸã‚ã€**COFç«¯å­ã‚‚ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿å®Ÿè£…é…ç·šã‚‚Auã§ã‚ã‚‹ã“ã¨ãŒå¿…é ˆ**  
    *Thus, both COF terminals and actuator wiring must be Au.*  

### âš ï¸ ãƒã‚¤ã‚°ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ãƒªã‚¹ã‚¯ / Migration Risk

- ç‹­ãƒ”ãƒƒãƒã§ç•°é›»ä½é…ç·šãŒå­˜åœ¨ã—ã€ã‹ã¤ **é«˜é›»åœ§ (ä¾‹: 30V)ãƒ»é«˜æ¸©é«˜æ¹¿ç’°å¢ƒ** ã§ã¯ã€é‡‘å±ãƒã‚¤ã‚°ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã®ãƒªã‚¹ã‚¯ãŒé«˜ã¾ã‚‹  
  *When narrow-pitch, different-potential wirings exist under high voltage (e.g., 30V) and high temperature/humidity, the risk of metal migration increases.*  

- **Auã¯ã‚¤ã‚ªãƒ³åŒ–å‚¾å‘ãŒä½ãã¦ã‚‚å®Œå…¨ã«å®‰å…¨ã§ã¯ãªã„**  
  *Even though Au has a low ionization tendency, it is not completely immune.*  

- ç­†è€…ã®çµŒé¨“ã¨ã—ã¦ã‚‚ã€**Aué…ç·šé–“ã§ãƒã‚¤ã‚°ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³äº‹ä¾‹ãŒç™ºç”Ÿ**ã—ãŸã“ã¨ãŒã‚ã‚‹  
  *Based on the authorâ€™s experience, migration cases have occurred even between Au wirings.*  

- **è¨­è¨ˆãƒ»å®Ÿè£…ä¸Šã®å¯¾ç­–ä¾‹ / Design & Implementation Countermeasures**  
  - é…ç·šé–“éš”ã‚’è¨­è¨ˆãƒ«ãƒ¼ãƒ«ä»¥ä¸Šã«ç¢ºä¿  
    *Ensure wiring spacing beyond minimum design rules*  
  - é˜²æ¹¿æ€§ã®é«˜ã„æ¨¹è„‚ã‚’é©ç”¨ã—ã€ã‚¤ã‚ªãƒ³æ°´åˆ†ã®ä»‹åœ¨ã‚’æŠ‘åˆ¶  
    *Apply moisture-resistant resin to suppress ionic water intrusion*  
  - é«˜æ¸©é«˜æ¹¿è©¦é¨“ï¼ˆ85/85, HASTï¼‰ã§ãƒã‚¤ã‚°ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã®é€²å±•æœ‰ç„¡ã‚’ç¢ºèª  
    *Check for migration progression through 85/85 and HAST tests*
    
---

## 4. ğŸ§ª æ¥åˆæ–¹å¼ã®æ¯”è¼ƒ / Bonding Methods

| é …ç›® / Item          | **NCP** | **ACP** | **ACF** |
|-----------------------|---------|---------|---------|
| ææ–™å½¢æ…‹ / Form       | ãƒšãƒ¼ã‚¹ãƒˆ (éå°é›») | ãƒšãƒ¼ã‚¹ãƒˆ (å°é›»ç²’å­å«) | ãƒ•ã‚£ãƒ«ãƒ  (å°é›»ç²’å­å«) |
| *Form*                | Paste (non-conductive) | Paste (with conductive particles) | Film (with conductive particles) |
| å°é€šæ©Ÿæ§‹ / Conduction | Auâ€“Auç›´æ¥æ¥è§¦ | ç²’å­ãŒå‚ç›´æ–¹å‘ã§å°é€š | ç²’å­ãŒå‚ç›´æ–¹å‘ã§å°é€š |
| *Conduction*          | Direct Auâ€“Au contact | Particles conduct vertically | Particles conduct vertically |
| çµ¶ç¸æ€§ / Insulation   | é«˜ã„ | ç²’å­åˆ†æ•£ã«ä¾å­˜ | ç²’å­åˆ†æ•£ã«ä¾å­˜ |
| *Insulation*          | High | Depends on particle dispersion | Depends on particle dispersion |
| å®Ÿè£…ãƒ”ãƒƒãƒ / Pitch    | è¶…ç‹­ãƒ”ãƒƒãƒå¯¾å¿œ | ç‹­ãƒ”ãƒƒãƒå¯¾å¿œ | ç‹­ãƒ”ãƒƒãƒå¯¾å¿œ |
| *Pitch*               | Ultra-fine pitch capable | Fine pitch capable | Fine pitch capable |
| ãƒªãƒ¯ãƒ¼ã‚¯æ€§ / Rework   | ä¸€éƒ¨å¯èƒ½ | å›°é›£ | å›°é›£ |
| *Reworkability*       | Partially possible | Difficult | Difficult |
| ä¸»ãªå¿œç”¨ / Application| MEMS, Auãƒãƒ³ãƒ— | å°å‹ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«, ã‚»ãƒ³ã‚µãƒ¼ | LCDãƒ‰ãƒ©ã‚¤ãƒIC, FPCæ¥ç¶š |
| *Application*         | MEMS, Au bump | Small modules, sensors | LCD driver ICs, FPC connections |

---

## 5. ğŸ”¥ ç†±è¨­è¨ˆ / Thermal Design

- **COFåŸºæã®ç‰¹å¾´**  
  - PIéƒ¨åˆ†ã¯ç†±ä¼å°ç‡ãŒä½ãã€éš£æ¥ç´ å­ï¼ˆä¾‹ï¼šã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿ï¼‰ã¸ã®ä¸è¦ãªç†±æµå…¥ã‚’æŠ‘åˆ¶  
    *PI has low thermal conductivity, suppressing unwanted heat transfer to adjacent devices (e.g., actuators).*  
  - ä¸€æ–¹ã§ã€ICå±€æ‰€ç™ºç†±ã®æ”¾ç†±ã¯é›£ã—ãã€COFå˜ä½“ã§ã®ç†±æ‹¡æ•£è‡ªç”±åº¦ã¯ä½ã„  
    *Conversely, dissipating local IC heat is difficult, limiting thermal spreading freedom within COF alone.*  

### âœ… ç†±è¨­è¨ˆã«ãŠã‘ã‚‹ã€Œåˆ©ç‚¹ã€ã¨ã€Œåˆ¶ç´„ã€ / Advantages vs Constraints

| è¦³ç‚¹ / Aspect | **åˆ©ç‚¹ï¼ˆAdvantageï¼‰** | **åˆ¶ç´„ï¼ˆConstraintï¼‰** |
|--------------|----------------------|-------------------------|
| ç†±æµå…¥ / Heat Inflow | éš£æ¥ç´ å­ã¸ã®ä¸è¦ãªç†±æµå…¥ã‚’é˜²ã’ã‚‹ | â€” |
| æ”¾ç†± / Heat Dissipation | â€” | ICå±€æ‰€ã®ç†±ãŒã“ã‚‚ã‚Šã‚„ã™ã„ |
| è¨­è¨ˆå½±éŸ¿ / Design Impact | ç†±å¹²æ¸‰ã®ä½æ¸› | æ”¾ç†±çµŒè·¯ã‚’å¤–éƒ¨ã«å¿…ãšè¨­è¨ˆã™ã‚‹å¿…è¦ã‚ã‚Š |


### ğŸ”„ ç†±æŒ™å‹•ã®å› æœé–¢ä¿‚ / Thermal Behavior Causal Flow

```mermaid
graph TD
  A[COFåŸºæ: ä½ç†±ä¼å°] --> B[éš£æ¥ç´ å­ã¸ç†±ã‚’é®æ–­ / Thermal Isolation]
  A --> C[ICå±€æ‰€ç†±ãŒã“ã‚‚ã‚‹ / Local Heat Trapping]
  B --> D[åˆ©ç‚¹: å¹²æ¸‰ä½æ¸› / Advantage]
  C --> E[åˆ¶ç´„: æ”¾ç†±æ€§ä¸è¶³ / Constraint]
```

---

## 6. ğŸ“¡ Systemè©•ä¾¡ / System-Level Evaluation

### (1) COFå˜ä½“è©•ä¾¡  
- é–‹æ”¾/çŸ­çµ¡æ¤œæŸ» (Open/Short Test)  
- ICãƒªãƒ¼ã‚¯æ¸¬å®š (Leak Current Measurement)  
- ãƒ•ã‚¡ãƒ³ã‚¯ã‚·ãƒ§ãƒ³ãƒ†ã‚¹ãƒˆ (Logic/Functionality Test)  
- è€ä¹…è©¦é¨“: Heat Cycle  
  *Durability Test: Heat Cycle*  
  - ä¾‹: **JEDEC JESD22-A104** (â€“40â„ƒã€œ125â„ƒ, 500 cycles)  

### (2) COF + ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿å®Ÿè£…è©•ä¾¡  
- é–‹æ”¾/çŸ­çµ¡æ¤œæŸ»  
  *Open/Short Test*  
- PZTã‚»ã‚°ãƒ¡ãƒ³ãƒˆã®ã‚ªãƒ¼ãƒ—ãƒ³/ã‚·ãƒ§ãƒ¼ãƒˆæ¤œæŸ»  
  *Open/Short Test of PZT Segments*  
- è€ä¹…è©¦é¨“  
  - Heat Cycleï¼ˆä¾‹: JESD22-A104 æº–æ‹ ï¼‰  
  - **PZTè€ä¹…è©¦é¨“ï¼ˆä¾‹: 180å„„ãƒ‘ãƒ«ã‚¹ã§ç‰¹æ€§åŠ£åŒ–5%ä»¥å†…ï¼‰**  
    *PZT endurance test (e.g., within 5% degradation after 18 billion pulses)*  
  - é«˜æ¸©é«˜æ¹¿è©¦é¨“ 85/85ï¼ˆä¾‹: **JEDEC JESD22-A101**ï¼‰  
    *85â„ƒ / 85%RH high temperature humidity test*  
  - HASTè©¦é¨“ï¼ˆä¾‹: **JEDEC JESD22-A110**ï¼‰  
    *Highly Accelerated Stress Test under pressure steam*  

### (3) ãƒ˜ãƒƒãƒ‰ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«è©•ä¾¡  
- å°å­—æ©Ÿèƒ½æ¤œæŸ»ï¼ˆFunctional Printing Testï¼‰  
  *Functional printing test*  
- åå‡ºç‰¹æ€§è©¦é¨“ï¼ˆJetting Characteristics Testï¼‰  
  *Jetting characteristics test*  
- è€ä¹…è©¦é¨“  
  - Heat Cycleï¼ˆä¾‹: JESD22-A104 æº–æ‹ ï¼‰  
  - PZTè€ä¹…ï¼ˆãƒ‘ãƒ«ã‚¹é§†å‹•ã«ã‚ˆã‚‹åŠ£åŒ–ç¢ºèªï¼‰  
    *PZT endurance test (confirming degradation by pulse driving)*  
  - åå‡ºå®‰å®šæ€§è©¦é¨“ï¼ˆJetting Stability over Long Durationï¼‰  
    *Long-term jetting stability test*  

### (4) ãƒ—ãƒªãƒ³ã‚¿æ©Ÿä½“å®Ÿè£…è©•ä¾¡  
- å°å­—å“è³ªæ¤œæŸ»ï¼ˆPrint Quality Testï¼‰  
  *Print quality test*  
- è€ä¹…è©¦é¨“  
  - é•·æ™‚é–“é‹è»¢è©¦é¨“ï¼ˆå°å­—å“è³ªç¶­æŒã€æ¬é€ãƒ»é§†å‹•ç³»ã®å®‰å®šæ€§ç¢ºèªï¼‰  
    *Long-duration operation test (print quality retention, stability of transport and drive system)*  
  - ç’°å¢ƒè©¦é¨“ï¼ˆæ¸©æ¹¿åº¦ã€æŒ¯å‹•ã€å¡µåŸƒå½±éŸ¿ãªã©, ä¾‹: **IEC 60068-2**ï¼‰  
    *Environmental tests (temperature/humidity, vibration, dust impact, etc.)*  

#### EMI/EMCè©¦é¨“ / EMI/EMC Evaluation

- **æ–°è¦ICå®Ÿè£…æ™‚ã®è©•ä¾¡ / New IC Evaluation**  
  - I/Oæ•°ã‚„ãƒ‰ãƒ©ã‚¤ãƒ–èƒ½åŠ›ã®å¤‰åŒ–ã«ã‚ˆã‚Šã€ã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°ãƒã‚¤ã‚ºç‰¹æ€§ãŒå¤‰åŒ–  
  - é«˜é€Ÿã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹è¿½åŠ ã«ã‚ˆã‚‹æ”¾å°„ãƒã‚¤ã‚ºã‚¹ãƒšã‚¯ãƒˆãƒ«ã®å¤‰å‹•  
  *Changes in I/O and drive capability alter switching noise; faster interfaces affect EMI spectrum.*  

- **COFåŸºæå¤‰æ›´æ™‚ã®è©•ä¾¡ / COF Substrate Evaluation**  
  - PIã‚„ãƒ•ã‚£ãƒ©ãƒ¼ã®é•ã„ã«ã‚ˆã‚Š **èª˜é›»ç‡ (Dk)** ãŒå¤‰åŒ–  
  - **å› æœãƒã‚§ãƒ¼ãƒ³ / Causal Chain:**  

    ```mermaid
    graph TB
      A[COFåŸºæå¤‰æ›´ / Substrate change] --> B[èª˜é›»ç‡Dkå¤‰åŒ– / Dk variation]
      B --> C[ç‰¹æ€§ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹å¤‰å‹• / Impedance variation]
      C --> D[ä¿¡å·åå°„ãƒ»ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯å¢—å¤§ / Reflections & Crosstalk]
      D --> E[æ”¾å°„EMIå¢—åŠ  / Increased EMI radiation]
    ```  

  - ã‚ˆã£ã¦ **åŸºæå¤‰æ›´ã ã‘ã§ã‚‚EMCå†è©•ä¾¡ãŒå¿…è¦**  
  *Even a substrate change alone requires EMC re-evaluation.*  

- **ç›¸äº’å½±éŸ¿ã®è¦³ç‚¹ / Mutual Influence**  
  - **COFãŒãƒ—ãƒªãƒ³ã‚¿å…¨ä½“ã«ä¸ãˆã‚‹å½±éŸ¿**ï¼ˆæ”¾å°„/ä¼å°ãƒã‚¤ã‚ºæºã¨ãªã‚‹å¯èƒ½æ€§ï¼‰  
    *COFâ€™s effect on the printer (potential source of radiated/conducted noise)*  
  - **ãƒ—ãƒªãƒ³ã‚¿ç’°å¢ƒãŒCOFæŒ™å‹•ã«ä¸ãˆã‚‹å½±éŸ¿**ï¼ˆå¤–æ¥ãƒã‚¤ã‚ºã®æ„Ÿå—æ€§ï¼‰  
    *Printerâ€™s effect on COF (susceptibility to external noise)*  

---

## 7. ğŸ§  SystemDKè¦–ç‚¹ã¾ã¨ã‚ / SystemDK Perspective

- COFã¯ **åŸºæ â†’ ICå®Ÿè£… â†’ ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿å®Ÿè£… â†’ ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ« â†’ ã‚·ã‚¹ãƒ†ãƒ ** ã®éšå±¤æ§‹é€ ã§è©•ä¾¡ã™ã¹ã  
  *COF should be evaluated hierarchically: substrate â†’ IC assembly â†’ actuator assembly â†’ module â†’ system.*  
- ç†±ãƒ»é›»æ°—ãƒ»ä¿¡å·ãƒ»EMCç‰¹æ€§ãŒéšå±¤ã‚’è¶…ãˆã¦ç›¸äº’ä½œç”¨ã™ã‚‹  
  *Thermal, electrical, signal, and EMC properties interact across layers.*  
- SystemDKçš„ã«ã¯ã€  
  **ææ–™ç‰©æ€§ â†’ å®Ÿè£…ä¿¡é ¼æ€§ â†’ ä¿¡å·ä¼é€ç‰¹æ€§ â†’ EMI/EMCæŒ™å‹•**  
  ã‚’å› æœé–¢ä¿‚ã¨ã—ã¦æŠŠæ¡ã™ã‚‹ã“ã¨ãŒé‡è¦  
  *From the SystemDK viewpoint: material properties â†’ assembly reliability â†’ signal transmission â†’ EMI/EMC behavior must be understood as causal chains.*  

---

## 8. ğŸ“š å­¦ç¿’èª²é¡Œä¾‹ / Learning Exercises

- **Q1.** COFåŸºæã®èª˜é›»ç‡DkãŒ+0.5å¤‰åŒ–ã—ãŸå ´åˆã€ç‰¹æ€§ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ãƒ»EMCæŒ™å‹•ã«ã©ã†å½±éŸ¿ã™ã‚‹ã‹ï¼Ÿ  
  *If the dielectric constant Dk of the COF substrate increases by +0.5, how will it affect characteristic impedance and EMC behavior?*  
- **Q2.** NCPã¨ACFã®æ¥åˆæ–¹å¼ã‚’æ¯”è¼ƒã—ã€ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿å®Ÿè£…ã«æœ€é©ãªæ–¹å¼ã‚’è«–ã˜ã‚ˆã€‚  
  *Compare NCP and ACF bonding methods, and discuss which is optimal for actuator assembly.*  
- **Q3.** COFã®ä½ç†±ä¼å°ç‡ãŒã€Œåˆ©ç‚¹ã€ã¨ã€Œåˆ¶ç´„ã€ã«ãªã‚‹äº‹ä¾‹ã‚’ãã‚Œãã‚ŒæŒ™ã’ã‚ˆã€‚  
  *Give examples where COFâ€™s low thermal conductivity is an advantage and where it is a constraint.*  

---

## ğŸ”— é–¢é€£ç«  / Linked Chapters
- [`f_chapter2_chiplet_pkg/`](../f_chapter2_chiplet_pkg/) â€” Chiplet & Package Basics  
- [`d_chapter5_analog_mixed_signal/`](../d_chapter5_analog_mixed_signal/) â€” AMS & Physical Constraints  
- [`f_chapter4_fsm_pid_llm/`](../f_chapter4_fsm_pid_llm/) â€” Control SoC PoC Integration  
- [`chapter6_test_and_package/6.4_packaging.md`](../chapter6_test_and_package/6.4_packaging.md) â€” Package Process Basics  
