// Seed: 1851836231
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply0 id_3
);
  wire id_5, id_6;
  supply1 id_7;
  assign id_1 = id_2;
  tri id_8;
  assign module_1.type_12 = 0;
  always_comb @(posedge 1) id_8 = ~id_7;
  assign id_8 = 1 < 1;
  tri  id_9 = 1;
  wire id_10;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output tri id_2,
    output tri id_3,
    input supply0 id_4,
    input uwire id_5,
    output supply1 id_6,
    output supply1 id_7,
    input wire id_8,
    output tri1 id_9,
    output tri id_10,
    output wand id_11,
    input supply0 id_12,
    input wand id_13,
    output wor id_14,
    input wire id_15,
    output wire id_16,
    output uwire id_17,
    output uwire id_18,
    output wor id_19,
    input wor id_20,
    input uwire id_21,
    input uwire id_22,
    output tri id_23
);
  wand id_25;
  module_0 modCall_1 (
      id_20,
      id_9,
      id_12,
      id_8
  );
  assign id_25 = 1;
  wire id_26;
  xnor primCall (
      id_19, id_8, id_15, id_12, id_21, id_5, id_0, id_4, id_13, id_25, id_20, id_22, id_1
  );
endmodule
