
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003364                       # Number of seconds simulated
sim_ticks                                  3364293867                       # Number of ticks simulated
final_tick                               574867216986                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151646                       # Simulator instruction rate (inst/s)
host_op_rate                                   198895                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 242082                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894776                       # Number of bytes of host memory used
host_seconds                                 13897.33                       # Real time elapsed on the host
sim_insts                                  2107476889                       # Number of instructions simulated
sim_ops                                    2764115778                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       214528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        72320                       # Number of bytes read from this memory
system.physmem.bytes_read::total               290944                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        80512                       # Number of bytes written to this memory
system.physmem.bytes_written::total             80512                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1676                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          565                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2273                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             629                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  629                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       608746                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63766130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       608746                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21496339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                86479960                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       608746                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       608746                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1217492                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23931322                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23931322                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23931322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       608746                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63766130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       608746                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21496339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              110411282                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8067852                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2871206                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2508144                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185278                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1414071                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374282                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207130                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5866                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3381827                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15970381                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2871206                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581412                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3288305                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         907123                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        415111                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667197                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        73971                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7806064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.356681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4517759     57.87%     57.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163508      2.09%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298766      3.83%     63.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280384      3.59%     67.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          457025      5.85%     73.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475988      6.10%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114697      1.47%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85511      1.10%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1412426     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7806064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355882                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.979508                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3491422                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       401579                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3180221                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12740                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        720092                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313393                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17867813                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        720092                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3640532                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         152731                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44589                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3042612                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       205499                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17386544                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69633                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        84039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23098699                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79151029                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79151029                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8185649                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2046                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           549074                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2664095                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582099                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9755                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       210364                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16439932                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13837579                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18204                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5008776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13739405                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7806064                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.772670                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838858                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2739401     35.09%     35.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1446741     18.53%     53.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1266086     16.22%     69.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772435      9.90%     79.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       803436     10.29%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472767      6.06%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211041      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55720      0.71%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38437      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7806064                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54538     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17700     21.51%     87.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10054     12.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10859077     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109600      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2373632     17.15%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494270      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13837579                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.715150                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82292                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005947                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35581717                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21450763                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13377164                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13919871                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34773                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       779141                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143158                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        720092                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          90768                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6050                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16441936                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19787                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2664095                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582099                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3036                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        98002                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208116                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13573650                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2279630                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       263928                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761804                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048360                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482174                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.682437                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13392699                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13377164                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8215741                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20089534                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.658082                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408956                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5070225                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185569                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7085972                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604830                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.307184                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3289704     46.43%     46.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493715     21.08%     67.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833631     11.76%     79.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       284079      4.01%     83.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272767      3.85%     87.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       114442      1.62%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298516      4.21%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88754      1.25%     94.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410364      5.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7085972                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410364                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23117611                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33604713                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3242                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 261788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.806785                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.806785                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.239488                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.239488                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62765061                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17546449                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18395252                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8067852                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3021889                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2467871                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202726                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1254061                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1187145                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          310226                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8890                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3121539                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16408345                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3021889                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1497371                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3554701                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1054420                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        514974                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1519828                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        78531                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8041261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.522049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4486560     55.79%     55.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          290869      3.62%     59.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          438158      5.45%     64.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          302296      3.76%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          211867      2.63%     71.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          205908      2.56%     73.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124225      1.54%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          267000      3.32%     78.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1714378     21.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8041261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374559                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.033794                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3212008                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       537090                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3392289                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        50031                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        849830                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       506359                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          299                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19635403                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        849830                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3393669                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          47018                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       228338                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3257062                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       265333                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19043028                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        110526                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        90354                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26724101                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88618827                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88618827                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16413918                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10310146                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3392                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1636                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           794590                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1742775                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       888937                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10675                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       262458                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17741265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3266                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14159090                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28286                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5931985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18145211                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8041261                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760805                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916364                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2914466     36.24%     36.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1600391     19.90%     56.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1149945     14.30%     70.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       765090      9.51%     79.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       772651      9.61%     89.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       371281      4.62%     94.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       330312      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62342      0.78%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74783      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8041261                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          77063     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15289     14.11%     85.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16029     14.79%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11845045     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       178678      1.26%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1631      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1390612      9.82%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       743124      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14159090                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.755001                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             108381                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007655                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36496108                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23676555                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13766643                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14267471                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        44939                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       676194                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          622                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       210572                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        849830                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          24207                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4656                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17744533                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64333                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1742775                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       888937                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1636                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3954                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       122364                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111386                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       233750                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13898841                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1300492                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       260249                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2025825                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1975729                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            725333                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.722744                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13772669                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13766643                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8915663                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25323245                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.706358                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352074                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9543250                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11763521                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5981020                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3260                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       204159                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7191431                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.635769                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.171132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2787494     38.76%     38.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2043343     28.41%     67.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       772202     10.74%     77.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       433062      6.02%     83.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       363858      5.06%     88.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       163730      2.28%     91.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       156369      2.17%     93.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       106692      1.48%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       364681      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7191431                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9543250                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11763521                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1744941                       # Number of memory references committed
system.switch_cpus1.commit.loads              1066576                       # Number of loads committed
system.switch_cpus1.commit.membars               1630                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1706673                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10590322                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       243332                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       364681                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24571291                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36339528                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1619                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  26591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9543250                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11763521                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9543250                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845399                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845399                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.182874                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.182874                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62422504                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19151290                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18058211                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3260                       # number of misc regfile writes
system.l20.replacements                          1692                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          136039                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5788                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.503628                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           68.965071                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.516604                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   857.737484                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3153.780841                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016837                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003788                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.209409                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769966                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3347                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3347                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             847                       # number of Writeback hits
system.l20.Writeback_hits::total                  847                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3347                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3347                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3347                       # number of overall hits
system.l20.overall_hits::total                   3347                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1676                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1692                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1676                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1692                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1676                       # number of overall misses
system.l20.overall_misses::total                 1692                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2270644                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    167842269                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      170112913                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2270644                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    167842269                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       170112913                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2270644                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    167842269                       # number of overall miss cycles
system.l20.overall_miss_latency::total      170112913                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5023                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5039                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          847                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              847                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5023                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5039                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5023                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5039                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.333665                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.335781                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.333665                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.335781                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.333665                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.335781                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 141915.250000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100144.551909                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100539.546690                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 141915.250000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100144.551909                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100539.546690                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 141915.250000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100144.551909                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100539.546690                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 276                       # number of writebacks
system.l20.writebacks::total                      276                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1676                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1692                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1676                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1692                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1676                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1692                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2150416                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    155280625                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    157431041                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2150416                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    155280625                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    157431041                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2150416                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    155280625                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    157431041                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.333665                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.335781                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.333665                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.335781                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.333665                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.335781                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       134401                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92649.537589                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93044.350473                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       134401                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92649.537589                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93044.350473                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       134401                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92649.537589                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93044.350473                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           581                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          260186                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4677                       # Sample count of references to valid blocks.
system.l21.avg_refs                         55.630960                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.311145                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   280.135106                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3688.553749                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003738                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.068392                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.900526                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         2604                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2604                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             875                       # number of Writeback hits
system.l21.Writeback_hits::total                  875                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         2604                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2604                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         2604                       # number of overall hits
system.l21.overall_hits::total                   2604                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          565                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  581                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          565                       # number of demand (read+write) misses
system.l21.demand_misses::total                   581                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          565                       # number of overall misses
system.l21.overall_misses::total                  581                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1560680                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     57300580                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       58861260                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1560680                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     57300580                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        58861260                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1560680                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     57300580                       # number of overall miss cycles
system.l21.overall_miss_latency::total       58861260                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3169                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3185                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          875                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              875                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3169                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3185                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3169                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3185                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.178290                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.182418                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.178290                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.182418                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.178290                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.182418                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 97542.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 101416.955752                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 101310.258176                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 97542.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 101416.955752                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 101310.258176                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 97542.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 101416.955752                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 101310.258176                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 353                       # number of writebacks
system.l21.writebacks::total                      353                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          565                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             581                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          565                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              581                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          565                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             581                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1436781                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     52954341                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     54391122                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1436781                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     52954341                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     54391122                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1436781                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     52954341                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     54391122                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178290                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.182418                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.178290                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.182418                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.178290                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.182418                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89798.812500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93724.497345                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 93616.388985                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 89798.812500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 93724.497345                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 93616.388985                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 89798.812500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 93724.497345                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 93616.388985                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.855463                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001699292                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844750.077348                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.855463                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025409                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869961                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667178                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667178                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667178                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667178                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667178                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667178                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3021793                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3021793                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3021793                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3021793                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3021793                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3021793                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667197                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667197                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667197                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667197                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667197                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667197                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 159041.736842                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159041.736842                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 159041.736842                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159041.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 159041.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159041.736842                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2286921                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2286921                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2286921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2286921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2286921                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2286921                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 142932.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 142932.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5023                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223934806                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5279                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42419.929153                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.047999                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.952001                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777531                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222469                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2066449                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2066449                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2503389                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2503389                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2503389                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2503389                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16420                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16420                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16420                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16420                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16420                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16420                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1122513829                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1122513829                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1122513829                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1122513829                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1122513829                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1122513829                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2082869                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2082869                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2519809                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2519809                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2519809                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2519809                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007883                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007883                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006516                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006516                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006516                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006516                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 68362.596163                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68362.596163                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 68362.596163                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68362.596163                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 68362.596163                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68362.596163                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          847                       # number of writebacks
system.cpu0.dcache.writebacks::total              847                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11397                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11397                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11397                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11397                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11397                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11397                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5023                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5023                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5023                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5023                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5023                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5023                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    192840183                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    192840183                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    192840183                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    192840183                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    192840183                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    192840183                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002412                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002412                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001993                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001993                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001993                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001993                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38391.435994                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38391.435994                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38391.435994                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38391.435994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38391.435994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38391.435994                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.311108                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089461095                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2358140.898268                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.311108                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024537                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.739281                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1519808                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1519808                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1519808                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1519808                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1519808                       # number of overall hits
system.cpu1.icache.overall_hits::total        1519808                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2047160                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2047160                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2047160                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2047160                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2047160                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2047160                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1519828                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1519828                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1519828                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1519828                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1519828                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1519828                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       102358                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       102358                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       102358                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       102358                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       102358                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       102358                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1576927                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1576927                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1576927                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1576927                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1576927                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1576927                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 98557.937500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 98557.937500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 98557.937500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 98557.937500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 98557.937500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 98557.937500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3169                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161253598                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3425                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              47081.342482                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   213.036821                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    42.963179                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.832175                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.167825                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       989561                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         989561                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       675104                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        675104                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1634                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1634                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1630                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1630                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1664665                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1664665                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1664665                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1664665                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6406                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6406                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6406                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6406                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6406                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6406                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    224695971                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    224695971                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    224695971                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    224695971                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    224695971                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    224695971                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       995967                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       995967                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       675104                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       675104                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1671071                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1671071                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1671071                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1671071                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006432                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006432                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003833                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003833                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003833                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003833                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35075.861848                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35075.861848                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35075.861848                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35075.861848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35075.861848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35075.861848                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          875                       # number of writebacks
system.cpu1.dcache.writebacks::total              875                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3237                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3237                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3237                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3237                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3237                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3237                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3169                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3169                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3169                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3169                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3169                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3169                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     77855368                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     77855368                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     77855368                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     77855368                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     77855368                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     77855368                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003182                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003182                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001896                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001896                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001896                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001896                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24567.803092                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24567.803092                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24567.803092                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24567.803092                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24567.803092                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24567.803092                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
