INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 16:32:31 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : covariance
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.768ns  (required time - arrival time)
  Source:                 buffI_9/oehb1/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buffI_11/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.680ns (15.455%)  route 3.720ns (84.545%))
  Logic Levels:           7  (LUT5=4 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1296, unset)         0.672     0.672    buffI_9/oehb1/clk
                         FDCE                                         r  buffI_9/oehb1/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 f  buffI_9/oehb1/data_reg_reg[0]/Q
                         net (fo=10, unplaced)        0.586     1.467    phi_n0/tehb1/data_reg_reg[5]_0[0]
                         LUT5 (Prop_lut5_I0_O)        0.153     1.620 r  phi_n0/tehb1/data_reg[2]_i_2__0/O
                         net (fo=3, unplaced)         0.682     2.302    phi_n0/tehb1/data_reg[2]_i_2__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.053     2.355 f  phi_n0/tehb1/data_reg[5]_i_4__5/O
                         net (fo=10, unplaced)        0.564     2.919    phiC_20/tehb1/add_24_dataOutArray_0[0]
                         LUT5 (Prop_lut5_I1_O)        0.053     2.972 r  phiC_20/tehb1/full_reg_i_4__3/O
                         net (fo=11, unplaced)        0.386     3.358    phiC_21/oehb1/data_reg_reg[0]_2
                         LUT6 (Prop_lut6_I5_O)        0.053     3.411 r  phiC_21/oehb1/data_reg[5]_i_4__4/O
                         net (fo=15, unplaced)        0.393     3.804    phiC_21/fork_C1/generateBlocks[1].regblock/data_reg_reg[5]_1
                         LUT6 (Prop_lut6_I2_O)        0.053     3.857 f  phiC_21/fork_C1/generateBlocks[1].regblock/reg_value_i_2__24/O
                         net (fo=4, unplaced)         0.364     4.221    fork_52/generateBlocks[1].regblock/full_reg_reg
                         LUT6 (Prop_lut6_I5_O)        0.053     4.274 r  fork_52/generateBlocks[1].regblock/data_reg[5]_i_3__6/O
                         net (fo=5, unplaced)         0.368     4.642    fork_52/generateBlocks[1].regblock/reg_value_reg_1
                         LUT5 (Prop_lut5_I0_O)        0.053     4.695 r  fork_52/generateBlocks[1].regblock/data_reg[5]_i_1__13/O
                         net (fo=6, unplaced)         0.377     5.072    buffI_11/oehb1/E[0]
                         FDCE                                         r  buffI_11/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=1296, unset)         0.638     4.638    buffI_11/oehb1/clk
                         FDCE                                         r  buffI_11/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    buffI_11/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -5.072    
  -------------------------------------------------------------------
                         slack                                 -0.768    




