

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Sun Mar 28 21:18:47 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mac_vivado_dma64_w32
* Solution:       mac_vivado_acc
* Product family: virtex7
* Target device:  xc7v2000t-flg1925-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |        ?|        ?|         2|          -|          -|     ?|    no    |
        |- Loop 2     |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |        ?|        ?|         3|          -|          -|     ?|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 5 
7 --> 8 
8 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.78>
ST_1 : Operation 9 [1/1] (2.39ns)   --->   "%mac_vec_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %mac_vec)" [../src/espacc.cc:67]   --->   Operation 9 'read' 'mac_vec_read' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (2.39ns)   --->   "%mac_len_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %mac_len)" [../src/espacc.cc:68]   --->   Operation 10 'read' 'mac_len_read' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %mac_vec_out, i32 %mac_vec_read)" [../src/espacc.cc:67]   --->   Operation 11 'write' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %mac_len_out, i32 %mac_len_read)" [../src/espacc.cc:68]   --->   Operation 12 'write' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 8.50>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_len, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_vec, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_vec_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_len_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (5.48ns)   --->   "%in_rem_2 = mul i32 %mac_len_read, %mac_vec_read" [../src/espacc.cc:73]   --->   Operation 17 'mul' 'in_rem_2' <Predicate = true> <Delay = 5.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.51ns)   --->   "%add_ln73 = add i32 %in_rem_2, -1" [../src/espacc.cc:73]   --->   Operation 18 'add' 'add_ln73' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node length)   --->   "%or_ln73 = or i32 %add_ln73, 1" [../src/espacc.cc:73]   --->   Operation 19 'or' 'or_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.51ns) (out node of the LUT)   --->   "%length = add i32 %or_ln73, 1" [../src/espacc.cc:73]   --->   Operation 20 'add' 'length' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.85ns)   --->   "br label %0" [../src/espacc.cc:75]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.85>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%i_0_i = phi i32 [ 0, %entry ], [ %i, %1 ]"   --->   Operation 22 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.26ns)   --->   "%icmp_ln75 = icmp eq i32 %i_0_i, %length" [../src/espacc.cc:75]   --->   Operation 23 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (1.51ns)   --->   "%i = add nsw i32 %i_0_i, 1" [../src/espacc.cc:75]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %.preheader.i.preheader, label %_ifconv" [../src/espacc.cc:75]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i32 %i_0_i to i1" [../src/espacc.cc:76]   --->   Operation 26 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %i_0_i, i32 1, i32 31)" [../src/espacc.cc:76]   --->   Operation 27 'partselect' 'lshr_ln' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i31 %lshr_ln to i64" [../src/espacc.cc:76]   --->   Operation 28 'zext' 'zext_ln180' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_inbuff_0_V_addr = getelementptr [3200 x i32]* %p_inbuff_0_V, i64 0, i64 %zext_ln180" [../src/espacc.cc:76]   --->   Operation 29 'getelementptr' 'p_inbuff_0_V_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_inbuff_1_V_addr = getelementptr [3200 x i32]* %p_inbuff_1_V, i64 0, i64 %zext_ln180" [../src/espacc.cc:76]   --->   Operation 30 'getelementptr' 'p_inbuff_1_V_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (2.26ns)   --->   "%p_inbuff_1_V_load = load i32* %p_inbuff_1_V_addr, align 4" [../src/espacc.cc:76]   --->   Operation 31 'load' 'p_inbuff_1_V_load' <Predicate = (!icmp_ln75)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 32 [2/2] (2.26ns)   --->   "%p_inbuff_0_V_load = load i32* %p_inbuff_0_V_addr, align 4" [../src/espacc.cc:76]   --->   Operation 32 'load' 'p_inbuff_0_V_load' <Predicate = (!icmp_ln75)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_outbuff_0_V_addr = getelementptr [50 x i32]* %p_outbuff_0_V, i64 0, i64 %zext_ln180" [../src/espacc.cc:76]   --->   Operation 33 'getelementptr' 'p_outbuff_0_V_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_outbuff_1_V_addr = getelementptr [50 x i32]* %p_outbuff_1_V, i64 0, i64 %zext_ln180" [../src/espacc.cc:76]   --->   Operation 34 'getelementptr' 'p_outbuff_1_V_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%acc_0_i = alloca i32"   --->   Operation 35 'alloca' 'acc_0_i' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%vector_number_1 = alloca i32"   --->   Operation 36 'alloca' 'vector_number_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%vector_index_1 = alloca i32"   --->   Operation 37 'alloca' 'vector_index_1' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.85ns)   --->   "store i32 0, i32* %vector_index_1" [../src/espacc.cc:86]   --->   Operation 38 'store' <Predicate = (icmp_ln75)> <Delay = 0.85>
ST_3 : Operation 39 [1/1] (0.85ns)   --->   "store i32 0, i32* %vector_number_1" [../src/espacc.cc:86]   --->   Operation 39 'store' <Predicate = (icmp_ln75)> <Delay = 0.85>
ST_3 : Operation 40 [1/1] (0.85ns)   --->   "store i32 0, i32* %acc_0_i" [../src/espacc.cc:86]   --->   Operation 40 'store' <Predicate = (icmp_ln75)> <Delay = 0.85>
ST_3 : Operation 41 [1/1] (0.85ns)   --->   "br label %.preheader.i" [../src/espacc.cc:86]   --->   Operation 41 'br' <Predicate = (icmp_ln75)> <Delay = 0.85>

State 4 <SV = 3> <Delay = 5.40>
ST_4 : Operation 42 [1/2] (2.26ns)   --->   "%p_inbuff_1_V_load = load i32* %p_inbuff_1_V_addr, align 4" [../src/espacc.cc:76]   --->   Operation 42 'load' 'p_inbuff_1_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_4 : Operation 43 [1/2] (2.26ns)   --->   "%p_inbuff_0_V_load = load i32* %p_inbuff_0_V_addr, align 4" [../src/espacc.cc:76]   --->   Operation 43 'load' 'p_inbuff_0_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_4 : Operation 44 [1/1] (0.87ns)   --->   "%select_ln180 = select i1 %trunc_ln180, i32 %p_inbuff_1_V_load, i32 %p_inbuff_0_V_load" [../src/espacc.cc:76]   --->   Operation 44 'select' 'select_ln180' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %trunc_ln180, label %branch9.i, label %branch8.i" [../src/espacc.cc:76]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.26ns)   --->   "store i32 %select_ln180, i32* %p_outbuff_0_V_addr, align 4" [../src/espacc.cc:76]   --->   Operation 46 'store' <Predicate = (!trunc_ln180)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %1" [../src/espacc.cc:76]   --->   Operation 47 'br' <Predicate = (!trunc_ln180)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.26ns)   --->   "store i32 %select_ln180, i32* %p_outbuff_1_V_addr, align 4" [../src/espacc.cc:76]   --->   Operation 48 'store' <Predicate = (trunc_ln180)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %1" [../src/espacc.cc:76]   --->   Operation 49 'br' <Predicate = (trunc_ln180)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %0" [../src/espacc.cc:75]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.88>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%in_rem_0_i = phi i32 [ %in_rem, %6 ], [ %in_rem_2, %.preheader.i.preheader ]"   --->   Operation 51 'phi' 'in_rem_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.26ns)   --->   "%icmp_ln86 = icmp sgt i32 %in_rem_0_i, 0" [../src/espacc.cc:86]   --->   Operation 52 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %2, label %.exit" [../src/espacc.cc:86]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.26ns)   --->   "%icmp_ln89 = icmp sgt i32 %in_rem_0_i, 6400" [../src/espacc.cc:89]   --->   Operation 54 'icmp' 'icmp_ln89' <Predicate = (icmp_ln86)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %in_rem_0_i to i13" [../src/espacc.cc:86]   --->   Operation 55 'trunc' 'trunc_ln86' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.62ns)   --->   "%in_len = select i1 %icmp_ln89, i13 -1792, i13 %trunc_ln86" [../src/espacc.cc:89]   --->   Operation 56 'select' 'in_len' <Predicate = (icmp_ln86)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.85ns)   --->   "br label %3" [../src/espacc.cc:92]   --->   Operation 57 'br' <Predicate = (icmp_ln86)> <Delay = 0.85>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 58 'ret' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.26>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%i1_0_i = phi i13 [ 0, %2 ], [ %i_1, %._crit_edge.i ]"   --->   Operation 59 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.06ns)   --->   "%icmp_ln92 = icmp ult i13 %i1_0_i, %in_len" [../src/espacc.cc:92]   --->   Operation 60 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln92, label %branch2.i, label %6" [../src/espacc.cc:92]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %i1_0_i, i32 1, i32 12)" [../src/espacc.cc:95]   --->   Operation 62 'partselect' 'lshr_ln1' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i12 %lshr_ln1 to i64" [../src/espacc.cc:95]   --->   Operation 63 'zext' 'zext_ln215' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%p_inbuff_0_V_addr_1 = getelementptr [3200 x i32]* %p_inbuff_0_V, i64 0, i64 %zext_ln215" [../src/espacc.cc:95]   --->   Operation 64 'getelementptr' 'p_inbuff_0_V_addr_1' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (2.26ns)   --->   "%p_inbuff_0_V_load_1 = load i32* %p_inbuff_0_V_addr_1, align 4" [../src/espacc.cc:95]   --->   Operation 65 'load' 'p_inbuff_0_V_load_1' <Predicate = (icmp_ln92)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%p_inbuff_1_V_addr_1 = getelementptr [3200 x i32]* %p_inbuff_1_V, i64 0, i64 %zext_ln215" [../src/espacc.cc:95]   --->   Operation 66 'getelementptr' 'p_inbuff_1_V_addr_1' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (2.26ns)   --->   "%p_inbuff_1_V_load_1 = load i32* %p_inbuff_1_V_addr_1, align 4" [../src/espacc.cc:95]   --->   Operation 67 'load' 'p_inbuff_1_V_load_1' <Predicate = (icmp_ln92)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_6 : Operation 68 [1/1] (1.51ns)   --->   "%in_rem = add nsw i32 %in_rem_0_i, -6400" [../src/espacc.cc:86]   --->   Operation 68 'add' 'in_rem' <Predicate = (!icmp_ln92)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader.i" [../src/espacc.cc:86]   --->   Operation 69 'br' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 7.74>
ST_7 : Operation 70 [1/2] (2.26ns)   --->   "%p_inbuff_0_V_load_1 = load i32* %p_inbuff_0_V_addr_1, align 4" [../src/espacc.cc:95]   --->   Operation 70 'load' 'p_inbuff_0_V_load_1' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_7 : Operation 71 [1/2] (2.26ns)   --->   "%p_inbuff_1_V_load_1 = load i32* %p_inbuff_1_V_addr_1, align 4" [../src/espacc.cc:95]   --->   Operation 71 'load' 'p_inbuff_1_V_load_1' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_7 : Operation 72 [1/1] (5.48ns)   --->   "%mul_ln95 = mul i32 %p_inbuff_1_V_load_1, %p_inbuff_0_V_load_1" [../src/espacc.cc:95]   --->   Operation 72 'mul' 'mul_ln95' <Predicate = true> <Delay = 5.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 3.78>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%acc_0_i_load = load i32* %acc_0_i" [../src/espacc.cc:95]   --->   Operation 73 'load' 'acc_0_i_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%vector_index_1_load = load i32* %vector_index_1" [../src/espacc.cc:97]   --->   Operation 74 'load' 'vector_index_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (1.51ns)   --->   "%acc = add i32 %mul_ln95, %acc_0_i_load" [../src/espacc.cc:95]   --->   Operation 75 'add' 'acc' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (1.51ns)   --->   "%vector_index = add i32 %vector_index_1_load, 2" [../src/espacc.cc:97]   --->   Operation 76 'add' 'vector_index' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (1.26ns)   --->   "%icmp_ln100 = icmp eq i32 %vector_index, %mac_len_read" [../src/espacc.cc:100]   --->   Operation 77 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %4, label %branch2.i.._crit_edge.i_crit_edge" [../src/espacc.cc:100]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.85ns)   --->   "store i32 %vector_index, i32* %vector_index_1" [../src/espacc.cc:100]   --->   Operation 79 'store' <Predicate = (!icmp_ln100)> <Delay = 0.85>
ST_8 : Operation 80 [1/1] (0.85ns)   --->   "store i32 %acc, i32* %acc_0_i" [../src/espacc.cc:100]   --->   Operation 80 'store' <Predicate = (!icmp_ln100)> <Delay = 0.85>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [../src/espacc.cc:100]   --->   Operation 81 'br' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%vector_number_1_load = load i32* %vector_number_1" [../src/espacc.cc:101]   --->   Operation 82 'load' 'vector_number_1_load' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln180_1 = trunc i32 %vector_number_1_load to i1" [../src/espacc.cc:101]   --->   Operation 83 'trunc' 'trunc_ln180_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%lshr_ln180_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %vector_number_1_load, i32 1, i32 31)" [../src/espacc.cc:101]   --->   Operation 84 'partselect' 'lshr_ln180_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i31 %lshr_ln180_1 to i64" [../src/espacc.cc:101]   --->   Operation 85 'zext' 'zext_ln180_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%p_outbuff_0_V_addr_1 = getelementptr [50 x i32]* %p_outbuff_0_V, i64 0, i64 %zext_ln180_1" [../src/espacc.cc:101]   --->   Operation 86 'getelementptr' 'p_outbuff_0_V_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%p_outbuff_1_V_addr_1 = getelementptr [50 x i32]* %p_outbuff_1_V, i64 0, i64 %zext_ln180_1" [../src/espacc.cc:101]   --->   Operation 87 'getelementptr' 'p_outbuff_1_V_addr_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %trunc_ln180_1, label %branch7.i, label %branch6.i" [../src/espacc.cc:101]   --->   Operation 88 'br' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (2.26ns)   --->   "store i32 %acc, i32* %p_outbuff_0_V_addr_1, align 4" [../src/espacc.cc:101]   --->   Operation 89 'store' <Predicate = (icmp_ln100 & !trunc_ln180_1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br label %5" [../src/espacc.cc:101]   --->   Operation 90 'br' <Predicate = (icmp_ln100 & !trunc_ln180_1)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (2.26ns)   --->   "store i32 %acc, i32* %p_outbuff_1_V_addr_1, align 4" [../src/espacc.cc:101]   --->   Operation 91 'store' <Predicate = (icmp_ln100 & trunc_ln180_1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "br label %5" [../src/espacc.cc:101]   --->   Operation 92 'br' <Predicate = (icmp_ln100 & trunc_ln180_1)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%vector_number_1_load_1 = load i32* %vector_number_1" [../src/espacc.cc:105]   --->   Operation 93 'load' 'vector_number_1_load_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.51ns)   --->   "%vector_number = add i32 %vector_number_1_load_1, 1" [../src/espacc.cc:105]   --->   Operation 94 'add' 'vector_number' <Predicate = (icmp_ln100)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.85ns)   --->   "store i32 0, i32* %vector_index_1" [../src/espacc.cc:106]   --->   Operation 95 'store' <Predicate = (icmp_ln100)> <Delay = 0.85>
ST_8 : Operation 96 [1/1] (0.85ns)   --->   "store i32 %vector_number, i32* %vector_number_1" [../src/espacc.cc:106]   --->   Operation 96 'store' <Predicate = (icmp_ln100)> <Delay = 0.85>
ST_8 : Operation 97 [1/1] (0.85ns)   --->   "store i32 0, i32* %acc_0_i" [../src/espacc.cc:106]   --->   Operation 97 'store' <Predicate = (icmp_ln100)> <Delay = 0.85>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [../src/espacc.cc:106]   --->   Operation 98 'br' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (1.32ns)   --->   "%i_1 = add i13 %i1_0_i, 2" [../src/espacc.cc:92]   --->   Operation 99 'add' 'i_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "br label %3" [../src/espacc.cc:92]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_inbuff_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_inbuff_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mac_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mac_len]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outbuff_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_outbuff_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mac_vec_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mac_len_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mac_vec_read           (read         ) [ 001000000]
mac_len_read           (read         ) [ 001111111]
write_ln67             (write        ) [ 000000000]
write_ln68             (write        ) [ 000000000]
specinterface_ln0      (specinterface) [ 000000000]
specinterface_ln0      (specinterface) [ 000000000]
specinterface_ln0      (specinterface) [ 000000000]
specinterface_ln0      (specinterface) [ 000000000]
in_rem_2               (mul          ) [ 000111111]
add_ln73               (add          ) [ 000000000]
or_ln73                (or           ) [ 000000000]
length                 (add          ) [ 000110000]
br_ln75                (br           ) [ 001110000]
i_0_i                  (phi          ) [ 000100000]
icmp_ln75              (icmp         ) [ 000110000]
i                      (add          ) [ 001110000]
br_ln75                (br           ) [ 000000000]
trunc_ln180            (trunc        ) [ 000010000]
lshr_ln                (partselect   ) [ 000000000]
zext_ln180             (zext         ) [ 000000000]
p_inbuff_0_V_addr      (getelementptr) [ 000010000]
p_inbuff_1_V_addr      (getelementptr) [ 000010000]
p_outbuff_0_V_addr     (getelementptr) [ 000010000]
p_outbuff_1_V_addr     (getelementptr) [ 000010000]
acc_0_i                (alloca       ) [ 000111111]
vector_number_1        (alloca       ) [ 000111111]
vector_index_1         (alloca       ) [ 000111111]
store_ln86             (store        ) [ 000000000]
store_ln86             (store        ) [ 000000000]
store_ln86             (store        ) [ 000000000]
br_ln86                (br           ) [ 000111111]
p_inbuff_1_V_load      (load         ) [ 000000000]
p_inbuff_0_V_load      (load         ) [ 000000000]
select_ln180           (select       ) [ 000000000]
br_ln76                (br           ) [ 000000000]
store_ln76             (store        ) [ 000000000]
br_ln76                (br           ) [ 000000000]
store_ln76             (store        ) [ 000000000]
br_ln76                (br           ) [ 000000000]
br_ln75                (br           ) [ 001110000]
in_rem_0_i             (phi          ) [ 000001111]
icmp_ln86              (icmp         ) [ 000001111]
br_ln86                (br           ) [ 000000000]
icmp_ln89              (icmp         ) [ 000000000]
trunc_ln86             (trunc        ) [ 000000000]
in_len                 (select       ) [ 000000111]
br_ln92                (br           ) [ 000001111]
ret_ln0                (ret          ) [ 000000000]
i1_0_i                 (phi          ) [ 000000111]
icmp_ln92              (icmp         ) [ 000001111]
br_ln92                (br           ) [ 000000000]
lshr_ln1               (partselect   ) [ 000000000]
zext_ln215             (zext         ) [ 000000000]
p_inbuff_0_V_addr_1    (getelementptr) [ 000000010]
p_inbuff_1_V_addr_1    (getelementptr) [ 000000010]
in_rem                 (add          ) [ 000101111]
br_ln86                (br           ) [ 000101111]
p_inbuff_0_V_load_1    (load         ) [ 000000000]
p_inbuff_1_V_load_1    (load         ) [ 000000000]
mul_ln95               (mul          ) [ 000000001]
acc_0_i_load           (load         ) [ 000000000]
vector_index_1_load    (load         ) [ 000000000]
acc                    (add          ) [ 000000000]
vector_index           (add          ) [ 000000000]
icmp_ln100             (icmp         ) [ 000001111]
br_ln100               (br           ) [ 000000000]
store_ln100            (store        ) [ 000000000]
store_ln100            (store        ) [ 000000000]
br_ln100               (br           ) [ 000000000]
vector_number_1_load   (load         ) [ 000000000]
trunc_ln180_1          (trunc        ) [ 000001111]
lshr_ln180_1           (partselect   ) [ 000000000]
zext_ln180_1           (zext         ) [ 000000000]
p_outbuff_0_V_addr_1   (getelementptr) [ 000000000]
p_outbuff_1_V_addr_1   (getelementptr) [ 000000000]
br_ln101               (br           ) [ 000000000]
store_ln101            (store        ) [ 000000000]
br_ln101               (br           ) [ 000000000]
store_ln101            (store        ) [ 000000000]
br_ln101               (br           ) [ 000000000]
vector_number_1_load_1 (load         ) [ 000000000]
vector_number          (add          ) [ 000000000]
store_ln106            (store        ) [ 000000000]
store_ln106            (store        ) [ 000000000]
store_ln106            (store        ) [ 000000000]
br_ln106               (br           ) [ 000000000]
i_1                    (add          ) [ 000001111]
br_ln92                (br           ) [ 000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_inbuff_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inbuff_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_inbuff_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inbuff_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mac_vec">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_vec"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mac_len">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_len"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_outbuff_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outbuff_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_outbuff_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outbuff_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mac_vec_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_vec_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mac_len_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_len_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="acc_0_i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_0_i/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="vector_number_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vector_number_1/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="vector_index_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vector_index_1/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="mac_vec_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mac_vec_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="mac_len_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mac_len_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln67_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln68_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln68/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_inbuff_0_V_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="31" slack="0"/>
<pin id="102" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inbuff_0_V_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="p_inbuff_1_V_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="31" slack="0"/>
<pin id="109" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inbuff_1_V_addr/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inbuff_1_V_load/3 p_inbuff_1_V_load_1/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inbuff_0_V_load/3 p_inbuff_0_V_load_1/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_outbuff_0_V_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="31" slack="0"/>
<pin id="128" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outbuff_0_V_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_outbuff_1_V_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="31" slack="0"/>
<pin id="135" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outbuff_1_V_addr/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/4 store_ln101/8 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/4 store_ln101/8 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_inbuff_0_V_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="12" slack="0"/>
<pin id="152" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inbuff_0_V_addr_1/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_inbuff_1_V_addr_1_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="12" slack="0"/>
<pin id="160" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inbuff_1_V_addr_1/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_outbuff_0_V_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="31" slack="0"/>
<pin id="168" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outbuff_0_V_addr_1/8 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_outbuff_1_V_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="31" slack="0"/>
<pin id="175" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outbuff_1_V_addr_1/8 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_0_i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_0_i_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/3 "/>
</bind>
</comp>

<comp id="191" class="1005" name="in_rem_0_i_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_rem_0_i (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="in_rem_0_i_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="32" slack="2"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_rem_0_i/5 "/>
</bind>
</comp>

<comp id="201" class="1005" name="i1_0_i_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="13" slack="1"/>
<pin id="203" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="i1_0_i_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="13" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/3 store_ln106/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/3 store_ln106/8 "/>
</bind>
</comp>

<comp id="223" class="1004" name="in_rem_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="in_rem_2/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln73_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="or_ln73_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="length_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="length/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln75_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="1"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="i_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln180_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln180/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="lshr_ln_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="31" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="0" index="3" bw="6" slack="0"/>
<pin id="265" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln180_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="31" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln86_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln180_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln86_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln89_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="14" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln86_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="in_len_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="12" slack="0"/>
<pin id="311" dir="0" index="2" bw="13" slack="0"/>
<pin id="312" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_len/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln92_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="13" slack="0"/>
<pin id="318" dir="0" index="1" bw="13" slack="1"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="lshr_ln1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="12" slack="0"/>
<pin id="323" dir="0" index="1" bw="13" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="0" index="3" bw="5" slack="0"/>
<pin id="326" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln215_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="12" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="in_rem_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="0" index="1" bw="14" slack="0"/>
<pin id="340" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_rem/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="mul_ln95_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln95/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="acc_0_i_load_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="4"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_i_load/8 "/>
</bind>
</comp>

<comp id="352" class="1004" name="vector_index_1_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="4"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vector_index_1_load/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="acc_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="vector_index_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vector_index/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln100_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="6"/>
<pin id="371" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln100_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="4"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/8 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln100_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="4"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="vector_number_1_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="4"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vector_number_1_load/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln180_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln180_1/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="lshr_ln180_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="31" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="0" index="3" bw="6" slack="0"/>
<pin id="395" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln180_1/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln180_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="31" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="vector_number_1_load_1_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="4"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vector_number_1_load_1/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="vector_number_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vector_number/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln106_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="4"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="i_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="13" slack="2"/>
<pin id="422" dir="0" index="1" bw="3" slack="0"/>
<pin id="423" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="426" class="1005" name="mac_vec_read_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mac_vec_read "/>
</bind>
</comp>

<comp id="431" class="1005" name="mac_len_read_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mac_len_read "/>
</bind>
</comp>

<comp id="437" class="1005" name="in_rem_2_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="2"/>
<pin id="439" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in_rem_2 "/>
</bind>
</comp>

<comp id="442" class="1005" name="length_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length "/>
</bind>
</comp>

<comp id="450" class="1005" name="i_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="455" class="1005" name="trunc_ln180_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln180 "/>
</bind>
</comp>

<comp id="460" class="1005" name="p_inbuff_0_V_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="12" slack="1"/>
<pin id="462" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_inbuff_0_V_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="p_inbuff_1_V_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="12" slack="1"/>
<pin id="467" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_inbuff_1_V_addr "/>
</bind>
</comp>

<comp id="470" class="1005" name="p_outbuff_0_V_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="1"/>
<pin id="472" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_outbuff_0_V_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="p_outbuff_1_V_addr_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="1"/>
<pin id="477" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_outbuff_1_V_addr "/>
</bind>
</comp>

<comp id="480" class="1005" name="acc_0_i_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_0_i "/>
</bind>
</comp>

<comp id="487" class="1005" name="vector_number_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="vector_number_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="vector_index_1_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="vector_index_1 "/>
</bind>
</comp>

<comp id="505" class="1005" name="in_len_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="13" slack="1"/>
<pin id="507" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="in_len "/>
</bind>
</comp>

<comp id="513" class="1005" name="p_inbuff_0_V_addr_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="12" slack="1"/>
<pin id="515" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_inbuff_0_V_addr_1 "/>
</bind>
</comp>

<comp id="518" class="1005" name="p_inbuff_1_V_addr_1_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="12" slack="1"/>
<pin id="520" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_inbuff_1_V_addr_1 "/>
</bind>
</comp>

<comp id="523" class="1005" name="in_rem_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_rem "/>
</bind>
</comp>

<comp id="528" class="1005" name="mul_ln95_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln95 "/>
</bind>
</comp>

<comp id="539" class="1005" name="i_1_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="13" slack="1"/>
<pin id="541" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="36" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="36" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="36" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="70" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="76" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="98" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="164" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="179"><net_src comp="171" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="200"><net_src comp="194" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="231"><net_src comp="223" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="184" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="184" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="184" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="184" pin="4"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="260" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="277"><net_src comp="270" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="282"><net_src comp="24" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="112" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="118" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="290"><net_src comp="283" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="291"><net_src comp="283" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="296"><net_src comp="194" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="194" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="194" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="298" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="304" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="205" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="50" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="205" pin="4"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="334"><net_src comp="321" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="341"><net_src comp="191" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="54" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="112" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="118" pin="3"/><net_sink comp="343" pin=1"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="360"><net_src comp="355" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="361"><net_src comp="355" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="366"><net_src comp="352" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="28" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="362" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="355" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="383" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="38" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="383" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="36" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="40" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="403"><net_src comp="390" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="413"><net_src comp="406" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="36" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="201" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="56" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="70" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="434"><net_src comp="76" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="440"><net_src comp="223" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="445"><net_src comp="239" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="453"><net_src comp="250" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="458"><net_src comp="256" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="463"><net_src comp="98" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="468"><net_src comp="105" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="473"><net_src comp="124" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="478"><net_src comp="131" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="483"><net_src comp="58" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="490"><net_src comp="62" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="494"><net_src comp="487" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="498"><net_src comp="66" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="508"><net_src comp="308" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="516"><net_src comp="148" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="521"><net_src comp="156" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="526"><net_src comp="337" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="531"><net_src comp="343" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="542"><net_src comp="420" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="205" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_outbuff_0_V | {4 8 }
	Port: p_outbuff_1_V | {4 8 }
	Port: mac_vec_out | {1 }
	Port: mac_len_out | {1 }
 - Input state : 
	Port: compute : p_inbuff_0_V | {3 4 6 7 }
	Port: compute : p_inbuff_1_V | {3 4 6 7 }
	Port: compute : mac_vec | {1 }
	Port: compute : mac_len | {1 }
  - Chain level:
	State 1
	State 2
		add_ln73 : 1
		or_ln73 : 2
		length : 2
	State 3
		icmp_ln75 : 1
		i : 1
		br_ln75 : 2
		trunc_ln180 : 1
		lshr_ln : 1
		zext_ln180 : 2
		p_inbuff_0_V_addr : 3
		p_inbuff_1_V_addr : 3
		p_inbuff_1_V_load : 4
		p_inbuff_0_V_load : 4
		p_outbuff_0_V_addr : 3
		p_outbuff_1_V_addr : 3
		store_ln86 : 1
		store_ln86 : 1
		store_ln86 : 1
	State 4
		select_ln180 : 1
		store_ln76 : 2
		store_ln76 : 2
	State 5
		icmp_ln86 : 1
		br_ln86 : 2
		icmp_ln89 : 1
		trunc_ln86 : 1
		in_len : 2
	State 6
		icmp_ln92 : 1
		br_ln92 : 2
		lshr_ln1 : 1
		zext_ln215 : 2
		p_inbuff_0_V_addr_1 : 3
		p_inbuff_0_V_load_1 : 4
		p_inbuff_1_V_addr_1 : 3
		p_inbuff_1_V_load_1 : 4
	State 7
		mul_ln95 : 1
	State 8
		acc : 1
		vector_index : 1
		icmp_ln100 : 2
		br_ln100 : 3
		store_ln100 : 2
		store_ln100 : 2
		trunc_ln180_1 : 1
		lshr_ln180_1 : 1
		zext_ln180_1 : 2
		p_outbuff_0_V_addr_1 : 3
		p_outbuff_1_V_addr_1 : 3
		br_ln101 : 2
		store_ln101 : 4
		store_ln101 : 4
		vector_number : 1
		store_ln106 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln73_fu_227     |    0    |    0    |    39   |
|          |      length_fu_239      |    0    |    0    |    39   |
|          |         i_fu_250        |    0    |    0    |    39   |
|    add   |      in_rem_fu_337      |    0    |    0    |    39   |
|          |        acc_fu_355       |    0    |    0    |    39   |
|          |   vector_index_fu_362   |    0    |    0    |    39   |
|          |   vector_number_fu_409  |    0    |    0    |    39   |
|          |        i_1_fu_420       |    0    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln75_fu_245    |    0    |    0    |    18   |
|          |     icmp_ln86_fu_292    |    0    |    0    |    18   |
|   icmp   |     icmp_ln89_fu_298    |    0    |    0    |    18   |
|          |     icmp_ln92_fu_316    |    0    |    0    |    13   |
|          |    icmp_ln100_fu_368    |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|    mul   |     in_rem_2_fu_223     |    3    |    0    |    21   |
|          |     mul_ln95_fu_343     |    3    |    0    |    21   |
|----------|-------------------------|---------|---------|---------|
|  select  |   select_ln180_fu_283   |    0    |    0    |    32   |
|          |      in_len_fu_308      |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|   read   | mac_vec_read_read_fu_70 |    0    |    0    |    0    |
|          | mac_len_read_read_fu_76 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |  write_ln67_write_fu_82 |    0    |    0    |    0    |
|          |  write_ln68_write_fu_90 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    or    |      or_ln73_fu_233     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln180_fu_256   |    0    |    0    |    0    |
|   trunc  |    trunc_ln86_fu_304    |    0    |    0    |    0    |
|          |   trunc_ln180_1_fu_386  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      lshr_ln_fu_260     |    0    |    0    |    0    |
|partselect|     lshr_ln1_fu_321     |    0    |    0    |    0    |
|          |   lshr_ln180_1_fu_390   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln180_fu_270    |    0    |    0    |    0    |
|   zext   |    zext_ln215_fu_331    |    0    |    0    |    0    |
|          |   zext_ln180_1_fu_400   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    6    |    0    |   465   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      acc_0_i_reg_480      |   32   |
|       i1_0_i_reg_201      |   13   |
|       i_0_i_reg_180       |   32   |
|        i_1_reg_539        |   13   |
|         i_reg_450         |   32   |
|       in_len_reg_505      |   13   |
|     in_rem_0_i_reg_191    |   32   |
|      in_rem_2_reg_437     |   32   |
|       in_rem_reg_523      |   32   |
|       length_reg_442      |   32   |
|    mac_len_read_reg_431   |   32   |
|    mac_vec_read_reg_426   |   32   |
|      mul_ln95_reg_528     |   32   |
|p_inbuff_0_V_addr_1_reg_513|   12   |
| p_inbuff_0_V_addr_reg_460 |   12   |
|p_inbuff_1_V_addr_1_reg_518|   12   |
| p_inbuff_1_V_addr_reg_465 |   12   |
| p_outbuff_0_V_addr_reg_470|    6   |
| p_outbuff_1_V_addr_reg_475|    6   |
|    trunc_ln180_reg_455    |    1   |
|   vector_index_1_reg_495  |   32   |
|  vector_number_1_reg_487  |   32   |
+---------------------------+--------+
|           Total           |   484  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |   4  |  12  |   48   ||    21   |
| grp_access_fu_118 |  p0  |   4  |  12  |   48   ||    21   |
| grp_access_fu_138 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_138 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_143 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_143 |  p1  |   2  |  32  |   64   ||    9    |
|   i1_0_i_reg_201  |  p0  |   2  |  13  |   26   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   274  ||  6.256  ||    87   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   465  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   87   |
|  Register |    -   |    -   |   484  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    6   |   484  |   552  |
+-----------+--------+--------+--------+--------+
