
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.46

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.19 source latency registers[8][13]$_SDFFCE_PN0P_/CK ^
  -0.19 target latency read_data2[13]$_SDFFCE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: write_data[12] (input port clocked by core_clock)
Endpoint: registers[29][12]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.79    0.00    0.00    0.20 v write_data[12] (in)
                                         write_data[12] (net)
                  0.00    0.00    0.20 v _07050_/A (BUF_X2)
     5   14.18    0.01    0.03    0.23 v _07050_/Z (BUF_X2)
                                         _01157_ (net)
                  0.01    0.00    0.23 v _12786_/A1 (NAND2_X1)
     1    1.76    0.01    0.02    0.25 ^ _12786_/ZN (NAND2_X1)
                                         _05837_ (net)
                  0.01    0.00    0.25 ^ _12788_/A (OAI21_X1)
     1    1.19    0.01    0.01    0.26 v _12788_/ZN (OAI21_X1)
                                         _01068_ (net)
                  0.01    0.00    0.26 v registers[29][12]$_SDFFCE_PN0P_/D (DFF_X1)
                                  0.26   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.75    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   70.46    0.05    0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.05    0.00    0.08 ^ clkbuf_4_2_0_clk/A (CLKBUF_X3)
    11   26.75    0.02    0.07    0.15 ^ clkbuf_4_2_0_clk/Z (CLKBUF_X3)
                                         clknet_4_2_0_clk (net)
                  0.02    0.00    0.15 ^ clkbuf_leaf_149_clk/A (CLKBUF_X3)
     8   10.37    0.01    0.04    0.19 ^ clkbuf_leaf_149_clk/Z (CLKBUF_X3)
                                         clknet_leaf_149_clk (net)
                  0.01    0.00    0.19 ^ registers[29][12]$_SDFFCE_PN0P_/CK (DFF_X1)
                          0.00    0.19   clock reconvergence pessimism
                          0.00    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: read_data1[13]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.75    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   70.46    0.05    0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.05    0.00    0.08 ^ clkbuf_4_8_0_clk/A (CLKBUF_X3)
    11   27.88    0.02    0.07    0.15 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
                                         clknet_4_8_0_clk (net)
                  0.02    0.00    0.15 ^ clkbuf_leaf_133_clk/A (CLKBUF_X3)
     8    9.67    0.01    0.04    0.19 ^ clkbuf_leaf_133_clk/Z (CLKBUF_X3)
                                         clknet_leaf_133_clk (net)
                  0.01    0.00    0.19 ^ read_data1[13]$_SDFFCE_PN0P_/CK (DFF_X2)
     2   11.79    0.02    0.13    0.32 ^ read_data1[13]$_SDFFCE_PN0P_/Q (DFF_X2)
                                         net9 (net)
                  0.02    0.00    0.32 ^ output9/A (BUF_X1)
     1    0.51    0.00    0.02    0.34 ^ output9/Z (BUF_X1)
                                         read_data1[13] (net)
                  0.00    0.00    0.34 ^ read_data1[13] (out)
                                  0.34   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: read_data1[13]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.75    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   70.46    0.05    0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.05    0.00    0.08 ^ clkbuf_4_8_0_clk/A (CLKBUF_X3)
    11   27.88    0.02    0.07    0.15 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
                                         clknet_4_8_0_clk (net)
                  0.02    0.00    0.15 ^ clkbuf_leaf_133_clk/A (CLKBUF_X3)
     8    9.67    0.01    0.04    0.19 ^ clkbuf_leaf_133_clk/Z (CLKBUF_X3)
                                         clknet_leaf_133_clk (net)
                  0.01    0.00    0.19 ^ read_data1[13]$_SDFFCE_PN0P_/CK (DFF_X2)
     2   11.79    0.02    0.13    0.32 ^ read_data1[13]$_SDFFCE_PN0P_/Q (DFF_X2)
                                         net9 (net)
                  0.02    0.00    0.32 ^ output9/A (BUF_X1)
     1    0.51    0.00    0.02    0.34 ^ output9/Z (BUF_X1)
                                         read_data1[13] (net)
                  0.00    0.00    0.34 ^ read_data1[13] (out)
                                  0.34   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.1410401612520218

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7104

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
7.1887102127075195

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6865

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: registers[25][29]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data2[29]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.15 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
   0.04    0.19 ^ clkbuf_leaf_44_clk/Z (CLKBUF_X3)
   0.00    0.19 ^ registers[25][29]$_SDFFCE_PN0P_/CK (DFF_X1)
   0.09    0.28 v registers[25][29]$_SDFFCE_PN0P_/Q (DFF_X1)
   0.06    0.34 v _10300_/Z (MUX2_X1)
   0.06    0.40 v _10301_/Z (MUX2_X1)
   0.07    0.47 v _10302_/Z (MUX2_X1)
   0.05    0.52 ^ _10312_/ZN (OAI221_X1)
   0.03    0.55 v _10313_/ZN (OAI22_X1)
   0.00    0.55 v read_data2[29]$_SDFFCE_PN0P_/D (DFF_X2)
           0.55   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.08    1.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    1.15 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
   0.04    1.19 ^ clkbuf_leaf_70_clk/Z (CLKBUF_X3)
   0.00    1.19 ^ read_data2[29]$_SDFFCE_PN0P_/CK (DFF_X2)
   0.00    1.19   clock reconvergence pessimism
  -0.04    1.15   library setup time
           1.15   data required time
---------------------------------------------------------
           1.15   data required time
          -0.55   data arrival time
---------------------------------------------------------
           0.60   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: read_data1[2]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[2]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.15 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
   0.04    0.19 ^ clkbuf_leaf_67_clk/Z (CLKBUF_X3)
   0.00    0.19 ^ read_data1[2]$_SDFFCE_PN0P_/CK (DFF_X1)
   0.09    0.28 v read_data1[2]$_SDFFCE_PN0P_/Q (DFF_X1)
   0.01    0.29 ^ _09010_/ZN (INV_X1)
   0.01    0.30 v _09046_/ZN (OAI22_X1)
   0.00    0.30 v read_data1[2]$_SDFFCE_PN0P_/D (DFF_X1)
           0.30   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.15 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
   0.04    0.19 ^ clkbuf_leaf_67_clk/Z (CLKBUF_X3)
   0.00    0.19 ^ read_data1[2]$_SDFFCE_PN0P_/CK (DFF_X1)
   0.00    0.19   clock reconvergence pessimism
   0.00    0.20   library hold time
           0.20   data required time
---------------------------------------------------------
           0.20   data required time
          -0.30   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1906

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1908

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.3410

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.4590

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
134.604106

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.55e-03   7.37e-05   8.42e-05   7.70e-03  52.8%
Combinational          8.25e-04   1.18e-03   1.72e-04   2.18e-03  14.9%
Clock                  2.26e-03   2.46e-03   7.18e-06   4.72e-03  32.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.06e-02   3.71e-03   2.63e-04   1.46e-02 100.0%
                          72.8%      25.4%       1.8%
