{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 28 11:24:08 2010 " "Info: Processing started: Wed Jul 28 11:24:08 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mem -c Mem --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mem -c Mem --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register memory\[8\]\[15\] register DataOut\[15\]~reg0 125.33 MHz 7.979 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 125.33 MHz between source register \"memory\[8\]\[15\]\" and destination register \"DataOut\[15\]~reg0\" (period= 7.979 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.794 ns + Longest register register " "Info: + Longest register to register delay is 7.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory\[8\]\[15\] 1 REG LC_X31_Y12_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y12_N1; Fanout = 1; REG Node = 'memory\[8\]\[15\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory[8][15] } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.114 ns) 1.463 ns DataOut~4221 2 COMB LC_X31_Y13_N0 1 " "Info: 2: + IC(1.349 ns) + CELL(0.114 ns) = 1.463 ns; Loc. = LC_X31_Y13_N0; Fanout = 1; COMB Node = 'DataOut~4221'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { memory[8][15] DataOut~4221 } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.114 ns) 3.137 ns DataOut~4222 3 COMB LC_X38_Y13_N2 1 " "Info: 3: + IC(1.560 ns) + CELL(0.114 ns) = 3.137 ns; Loc. = LC_X38_Y13_N2; Fanout = 1; COMB Node = 'DataOut~4222'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { DataOut~4221 DataOut~4222 } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.114 ns) 4.482 ns DataOut~4225 4 COMB LC_X37_Y15_N7 1 " "Info: 4: + IC(1.231 ns) + CELL(0.114 ns) = 4.482 ns; Loc. = LC_X37_Y15_N7; Fanout = 1; COMB Node = 'DataOut~4225'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { DataOut~4222 DataOut~4225 } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.114 ns) 5.879 ns DataOut~4228 5 COMB LC_X36_Y13_N0 1 " "Info: 5: + IC(1.283 ns) + CELL(0.114 ns) = 5.879 ns; Loc. = LC_X36_Y13_N0; Fanout = 1; COMB Node = 'DataOut~4228'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { DataOut~4225 DataOut~4228 } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.309 ns) 7.794 ns DataOut\[15\]~reg0 6 REG LC_X32_Y17_N6 1 " "Info: 6: + IC(1.606 ns) + CELL(0.309 ns) = 7.794 ns; Loc. = LC_X32_Y17_N6; Fanout = 1; REG Node = 'DataOut\[15\]~reg0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { DataOut~4228 DataOut[15]~reg0 } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.765 ns ( 9.82 % ) " "Info: Total cell delay = 0.765 ns ( 9.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.029 ns ( 90.18 % ) " "Info: Total interconnect delay = 7.029 ns ( 90.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { memory[8][15] DataOut~4221 DataOut~4222 DataOut~4225 DataOut~4228 DataOut[15]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { memory[8][15] {} DataOut~4221 {} DataOut~4222 {} DataOut~4225 {} DataOut~4228 {} DataOut[15]~reg0 {} } { 0.000ns 1.349ns 1.560ns 1.231ns 1.283ns 1.606ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.076 ns - Smallest " "Info: - Smallest clock skew is 0.076 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.187 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_29 1056 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1056; CLK Node = 'Clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns DataOut\[15\]~reg0 2 REG LC_X32_Y17_N6 1 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X32_Y17_N6; Fanout = 1; REG Node = 'DataOut\[15\]~reg0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { Clk DataOut[15]~reg0 } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { Clk DataOut[15]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { Clk {} Clk~out0 {} DataOut[15]~reg0 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.111 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_29 1056 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1056; CLK Node = 'Clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns memory\[8\]\[15\] 2 REG LC_X31_Y12_N1 1 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X31_Y12_N1; Fanout = 1; REG Node = 'memory\[8\]\[15\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { Clk memory[8][15] } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { Clk memory[8][15] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { Clk {} Clk~out0 {} memory[8][15] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { Clk DataOut[15]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { Clk {} Clk~out0 {} DataOut[15]~reg0 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { Clk memory[8][15] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { Clk {} Clk~out0 {} memory[8][15] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { memory[8][15] DataOut~4221 DataOut~4222 DataOut~4225 DataOut~4228 DataOut[15]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { memory[8][15] {} DataOut~4221 {} DataOut~4222 {} DataOut~4225 {} DataOut~4228 {} DataOut[15]~reg0 {} } { 0.000ns 1.349ns 1.560ns 1.231ns 1.283ns 1.606ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { Clk DataOut[15]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { Clk {} Clk~out0 {} DataOut[15]~reg0 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { Clk memory[8][15] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { Clk {} Clk~out0 {} memory[8][15] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "memory\[2\]\[2\] Addr\[2\] Clk 14.590 ns register " "Info: tsu for register \"memory\[2\]\[2\]\" (data pin = \"Addr\[2\]\", clock pin = \"Clk\") is 14.590 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.664 ns + Longest pin register " "Info: + Longest pin to register delay is 17.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Addr\[2\] 1 PIN PIN_140 48 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_140; Fanout = 48; PIN Node = 'Addr\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[2] } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.577 ns) + CELL(0.442 ns) 10.488 ns Decoder0~248 2 COMB LC_X32_Y15_N8 2 " "Info: 2: + IC(8.577 ns) + CELL(0.442 ns) = 10.488 ns; Loc. = LC_X32_Y15_N8; Fanout = 2; COMB Node = 'Decoder0~248'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.019 ns" { Addr[2] Decoder0~248 } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.590 ns) 12.281 ns memory\[2\]\[0\]~36465 3 COMB LC_X36_Y15_N4 32 " "Info: 3: + IC(1.203 ns) + CELL(0.590 ns) = 12.281 ns; Loc. = LC_X36_Y15_N4; Fanout = 32; COMB Node = 'memory\[2\]\[0\]~36465'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { Decoder0~248 memory[2][0]~36465 } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.516 ns) + CELL(0.867 ns) 17.664 ns memory\[2\]\[2\] 4 REG LC_X31_Y8_N0 1 " "Info: 4: + IC(4.516 ns) + CELL(0.867 ns) = 17.664 ns; Loc. = LC_X31_Y8_N0; Fanout = 1; REG Node = 'memory\[2\]\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.383 ns" { memory[2][0]~36465 memory[2][2] } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.368 ns ( 19.07 % ) " "Info: Total cell delay = 3.368 ns ( 19.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.296 ns ( 80.93 % ) " "Info: Total interconnect delay = 14.296 ns ( 80.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.664 ns" { Addr[2] Decoder0~248 memory[2][0]~36465 memory[2][2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "17.664 ns" { Addr[2] {} Addr[2]~out0 {} Decoder0~248 {} memory[2][0]~36465 {} memory[2][2] {} } { 0.000ns 0.000ns 8.577ns 1.203ns 4.516ns } { 0.000ns 1.469ns 0.442ns 0.590ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.111 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_29 1056 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1056; CLK Node = 'Clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns memory\[2\]\[2\] 2 REG LC_X31_Y8_N0 1 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X31_Y8_N0; Fanout = 1; REG Node = 'memory\[2\]\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { Clk memory[2][2] } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { Clk memory[2][2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { Clk {} Clk~out0 {} memory[2][2] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.664 ns" { Addr[2] Decoder0~248 memory[2][0]~36465 memory[2][2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "17.664 ns" { Addr[2] {} Addr[2]~out0 {} Decoder0~248 {} memory[2][0]~36465 {} memory[2][2] {} } { 0.000ns 0.000ns 8.577ns 1.203ns 4.516ns } { 0.000ns 1.469ns 0.442ns 0.590ns 0.867ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { Clk memory[2][2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { Clk {} Clk~out0 {} memory[2][2] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk DataOut\[13\] DataOut\[13\]~reg0 10.163 ns register " "Info: tco from clock \"Clk\" to destination pin \"DataOut\[13\]\" through register \"DataOut\[13\]~reg0\" is 10.163 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.111 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_29 1056 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1056; CLK Node = 'Clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns DataOut\[13\]~reg0 2 REG LC_X30_Y11_N5 1 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X30_Y11_N5; Fanout = 1; REG Node = 'DataOut\[13\]~reg0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { Clk DataOut[13]~reg0 } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { Clk DataOut[13]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { Clk {} Clk~out0 {} DataOut[13]~reg0 {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.828 ns + Longest register pin " "Info: + Longest register to pin delay is 6.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DataOut\[13\]~reg0 1 REG LC_X30_Y11_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y11_N5; Fanout = 1; REG Node = 'DataOut\[13\]~reg0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[13]~reg0 } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.704 ns) + CELL(2.124 ns) 6.828 ns DataOut\[13\] 2 PIN PIN_43 0 " "Info: 2: + IC(4.704 ns) + CELL(2.124 ns) = 6.828 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'DataOut\[13\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.828 ns" { DataOut[13]~reg0 DataOut[13] } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 31.11 % ) " "Info: Total cell delay = 2.124 ns ( 31.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.704 ns ( 68.89 % ) " "Info: Total interconnect delay = 4.704 ns ( 68.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.828 ns" { DataOut[13]~reg0 DataOut[13] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.828 ns" { DataOut[13]~reg0 {} DataOut[13] {} } { 0.000ns 4.704ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { Clk DataOut[13]~reg0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { Clk {} Clk~out0 {} DataOut[13]~reg0 {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.828 ns" { DataOut[13]~reg0 DataOut[13] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.828 ns" { DataOut[13]~reg0 {} DataOut[13] {} } { 0.000ns 4.704ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "memory\[18\]\[11\] Reset Clk -1.280 ns register " "Info: th for register \"memory\[18\]\[11\]\" (data pin = \"Reset\", clock pin = \"Clk\") is -1.280 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.178 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_29 1056 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1056; CLK Node = 'Clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns memory\[18\]\[11\] 2 REG LC_X36_Y15_N3 1 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X36_Y15_N3; Fanout = 1; REG Node = 'memory\[18\]\[11\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { Clk memory[18][11] } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { Clk memory[18][11] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { Clk {} Clk~out0 {} memory[18][11] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.473 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Reset 1 PIN PIN_28 126 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 126; PIN Node = 'Reset'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.566 ns) + CELL(0.114 ns) 3.149 ns memory\[18\]\[0\]~36456 2 COMB LC_X36_Y15_N1 32 " "Info: 2: + IC(1.566 ns) + CELL(0.114 ns) = 3.149 ns; Loc. = LC_X36_Y15_N1; Fanout = 32; COMB Node = 'memory\[18\]\[0\]~36456'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { Reset memory[18][0]~36456 } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.867 ns) 4.473 ns memory\[18\]\[11\] 3 REG LC_X36_Y15_N3 1 " "Info: 3: + IC(0.457 ns) + CELL(0.867 ns) = 4.473 ns; Loc. = LC_X36_Y15_N3; Fanout = 1; REG Node = 'memory\[18\]\[11\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { memory[18][0]~36456 memory[18][11] } "NODE_NAME" } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/new/Mem/Mem.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns ( 54.77 % ) " "Info: Total cell delay = 2.450 ns ( 54.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.023 ns ( 45.23 % ) " "Info: Total interconnect delay = 2.023 ns ( 45.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.473 ns" { Reset memory[18][0]~36456 memory[18][11] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.473 ns" { Reset {} Reset~out0 {} memory[18][0]~36456 {} memory[18][11] {} } { 0.000ns 0.000ns 1.566ns 0.457ns } { 0.000ns 1.469ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { Clk memory[18][11] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { Clk {} Clk~out0 {} memory[18][11] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.473 ns" { Reset memory[18][0]~36456 memory[18][11] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.473 ns" { Reset {} Reset~out0 {} memory[18][0]~36456 {} memory[18][11] {} } { 0.000ns 0.000ns 1.566ns 0.457ns } { 0.000ns 1.469ns 0.114ns 0.867ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Allocated 144 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 28 11:24:09 2010 " "Info: Processing ended: Wed Jul 28 11:24:09 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
