

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Wed Jun 14 07:21:34 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_optimized_prj
* Solution:       unroll_2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.137 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- for_loop  |       32|       32|         2|          -|          -|    16|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     435|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      20|      10|    -|
|Multiplexer      |        -|      -|       -|      57|    -|
|Register         |        -|      -|      80|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     100|     502|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |cordic_cordic_phabkb  |        0|  20|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  20|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln17_fu_224_p2         |     +    |      0|  0|  15|           2|           6|
    |add_ln703_1_fu_304_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_2_fu_181_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_3_fu_240_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_4_fu_279_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_5_fu_294_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_fu_170_p2        |     +    |      0|  0|  19|          12|          12|
    |sub_ln703_1_fu_288_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_2_fu_234_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_3_fu_187_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_4_fu_274_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_5_fu_299_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_fu_164_p2        |     -    |      0|  0|  19|          12|          12|
    |ashr_ln1333_1_fu_150_p2    |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_2_fu_256_p2    |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_3_fu_261_p2    |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_fu_144_p2      |   ashr   |      0|  0|  26|          12|          12|
    |icmp_ln17_fu_138_p2        |   icmp   |      0|  0|  11|           6|           7|
    |or_ln17_fu_213_p2          |    or    |      0|  0|   5|           5|           1|
    |select_ln1496_1_fu_201_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_2_fu_246_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_3_fu_310_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_4_fu_318_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_5_fu_326_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_fu_193_p3    |  select  |      0|  0|  12|           1|          12|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 435|         211|         278|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  21|          4|    1|          4|
    |p_Val2_0_reg_111        |   9|          2|   12|         24|
    |p_Val2_2_0_reg_99       |   9|          2|   12|         24|
    |sh_assign_0_reg_123     |   9|          2|    6|         12|
    |theta_V_buf_0_0_reg_89  |   9|          2|   12|         24|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  57|         12|   43|         88|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln17_reg_376         |   6|   0|    6|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |or_ln17_reg_366          |   4|   0|    5|          1|
    |p_Val2_0_reg_111         |  12|   0|   12|          0|
    |p_Val2_2_0_reg_99        |  12|   0|   12|          0|
    |select_ln1496_1_reg_359  |  12|   0|   12|          0|
    |select_ln1496_reg_352    |  12|   0|   12|          0|
    |sh_assign_0_reg_123      |   6|   0|    6|          0|
    |theta_V_buf_0_0_reg_89   |  12|   0|   12|          0|
    |tmp_reg_342              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  80|   0|   81|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    cordic    | return value |
|theta_V     |  in |   12|   ap_none  |    theta_V   |    scalar    |
|s_V         | out |   12|   ap_vld   |      s_V     |    pointer   |
|s_V_ap_vld  | out |    1|   ap_vld   |      s_V     |    pointer   |
|c_V         | out |   12|   ap_vld   |      c_V     |    pointer   |
|c_V_ap_vld  | out |    1|   ap_vld   |      c_V     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %theta_V), !map !80"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %s_V), !map !86"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %c_V), !map !90"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @cordic_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%theta_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %theta_V)" [cordic_fixed.cpp:8]   --->   Operation 8 'read' 'theta_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "br label %0" [cordic_fixed.cpp:17]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%theta_V_buf_0_0 = phi i12 [ %theta_V_read, %ap_fixed_base.exit ], [ %select_ln1496_5, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv ]" [cordic_fixed.cpp:8]   --->   Operation 10 'phi' 'theta_V_buf_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_2_0 = phi i12 [ 0, %ap_fixed_base.exit ], [ %select_ln1496_3, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv ]" [cordic_fixed.cpp:24]   --->   Operation 11 'phi' 'p_Val2_2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_0 = phi i12 [ 621, %ap_fixed_base.exit ], [ %select_ln1496_4, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv ]" [cordic_fixed.cpp:24]   --->   Operation 12 'phi' 'p_Val2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sh_assign_0 = phi i6 [ 0, %ap_fixed_base.exit ], [ %add_ln17, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv ]" [cordic_fixed.cpp:17]   --->   Operation 13 'phi' 'sh_assign_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sh_assign_0_cast2 = zext i6 %sh_assign_0 to i12" [cordic_fixed.cpp:17]   --->   Operation 14 'zext' 'sh_assign_0_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.87ns)   --->   "%icmp_ln17 = icmp eq i6 %sh_assign_0, -32" [cordic_fixed.cpp:17]   --->   Operation 16 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %1, label %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit.0_ifconv" [cordic_fixed.cpp:17]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.14ns)   --->   "%ashr_ln1333 = ashr i12 %p_Val2_0, %sh_assign_0_cast2" [cordic_fixed.cpp:20]   --->   Operation 18 'ashr' 'ashr_ln1333' <Predicate = (!icmp_ln17)> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.14ns)   --->   "%ashr_ln1333_1 = ashr i12 %p_Val2_2_0, %sh_assign_0_cast2" [cordic_fixed.cpp:21]   --->   Operation 19 'ashr' 'ashr_ln1333_1' <Predicate = (!icmp_ln17)> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %theta_V_buf_0_0, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 20 'bitselect' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.96ns)   --->   "%sub_ln703 = sub i12 %p_Val2_0, %ashr_ln1333_1" [cordic_fixed.cpp:26]   --->   Operation 21 'sub' 'sub_ln703' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.96ns)   --->   "%add_ln703 = add i12 %p_Val2_2_0, %ashr_ln1333" [cordic_fixed.cpp:27]   --->   Operation 22 'add' 'add_ln703' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i6 %sh_assign_0 to i64" [cordic_fixed.cpp:30]   --->   Operation 23 'zext' 'zext_ln30' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30" [cordic_fixed.cpp:30]   --->   Operation 24 'getelementptr' 'cordic_phase_V_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.35ns)   --->   "%cordic_phase_V_load = load i10* %cordic_phase_V_addr, align 4" [cordic_fixed.cpp:30]   --->   Operation 25 'load' 'cordic_phase_V_load' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_2 : Operation 26 [1/1] (0.96ns)   --->   "%add_ln703_2 = add i12 %p_Val2_0, %ashr_ln1333_1" [cordic_fixed.cpp:33]   --->   Operation 26 'add' 'add_ln703_2' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.96ns)   --->   "%sub_ln703_3 = sub i12 %p_Val2_2_0, %ashr_ln1333" [cordic_fixed.cpp:34]   --->   Operation 27 'sub' 'sub_ln703_3' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.43ns)   --->   "%select_ln1496 = select i1 %tmp, i12 %sub_ln703_3, i12 %add_ln703" [cordic_fixed.cpp:24]   --->   Operation 28 'select' 'select_ln1496' <Predicate = (!icmp_ln17)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.43ns)   --->   "%select_ln1496_1 = select i1 %tmp, i12 %add_ln703_2, i12 %sub_ln703" [cordic_fixed.cpp:24]   --->   Operation 29 'select' 'select_ln1496_1' <Predicate = (!icmp_ln17)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_2 = trunc i6 %sh_assign_0 to i5" [cordic_fixed.cpp:17]   --->   Operation 30 'trunc' 'empty_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln17 = or i5 %empty_2, 1" [cordic_fixed.cpp:17]   --->   Operation 31 'or' 'or_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %or_ln17 to i64" [cordic_fixed.cpp:30]   --->   Operation 32 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr_1 = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30_1" [cordic_fixed.cpp:30]   --->   Operation 33 'getelementptr' 'cordic_phase_V_addr_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.35ns)   --->   "%cordic_phase_V_load_1 = load i10* %cordic_phase_V_addr_1, align 2" [cordic_fixed.cpp:30]   --->   Operation 34 'load' 'cordic_phase_V_load_1' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_2 : Operation 35 [1/1] (0.88ns)   --->   "%add_ln17 = add i6 2, %sh_assign_0" [cordic_fixed.cpp:17]   --->   Operation 35 'add' 'add_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %s_V, i12 %p_Val2_2_0)" [cordic_fixed.cpp:42]   --->   Operation 36 'write' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %c_V, i12 %p_Val2_0)" [cordic_fixed.cpp:42]   --->   Operation 37 'write' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [cordic_fixed.cpp:43]   --->   Operation 38 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [cordic_fixed.cpp:17]   --->   Operation 39 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (1.35ns)   --->   "%cordic_phase_V_load = load i10* %cordic_phase_V_addr, align 4" [cordic_fixed.cpp:30]   --->   Operation 40 'load' 'cordic_phase_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i10 %cordic_phase_V_load to i12" [cordic_fixed.cpp:30]   --->   Operation 41 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.96ns)   --->   "%sub_ln703_2 = sub i12 %theta_V_buf_0_0, %zext_ln1265" [cordic_fixed.cpp:30]   --->   Operation 42 'sub' 'sub_ln703_2' <Predicate = (!tmp)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.96ns)   --->   "%add_ln703_3 = add i12 %theta_V_buf_0_0, %zext_ln1265" [cordic_fixed.cpp:37]   --->   Operation 43 'add' 'add_ln703_3' <Predicate = (tmp)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.43ns)   --->   "%select_ln1496_2 = select i1 %tmp, i12 %add_ln703_3, i12 %sub_ln703_2" [cordic_fixed.cpp:24]   --->   Operation 44 'select' 'select_ln1496_2' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i5 %or_ln17 to i12" [cordic_fixed.cpp:17]   --->   Operation 45 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.14ns)   --->   "%ashr_ln1333_2 = ashr i12 %select_ln1496_1, %zext_ln17" [cordic_fixed.cpp:20]   --->   Operation 46 'ashr' 'ashr_ln1333_2' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.14ns)   --->   "%ashr_ln1333_3 = ashr i12 %select_ln1496, %zext_ln17" [cordic_fixed.cpp:21]   --->   Operation 47 'ashr' 'ashr_ln1333_3' <Predicate = true> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln1496_2, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 48 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.96ns)   --->   "%sub_ln703_4 = sub i12 %select_ln1496_1, %ashr_ln1333_3" [cordic_fixed.cpp:26]   --->   Operation 49 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.96ns)   --->   "%add_ln703_4 = add i12 %select_ln1496, %ashr_ln1333_2" [cordic_fixed.cpp:27]   --->   Operation 50 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/2] (1.35ns)   --->   "%cordic_phase_V_load_1 = load i10* %cordic_phase_V_addr_1, align 2" [cordic_fixed.cpp:30]   --->   Operation 51 'load' 'cordic_phase_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1265_1 = zext i10 %cordic_phase_V_load_1 to i12" [cordic_fixed.cpp:30]   --->   Operation 52 'zext' 'zext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.96ns)   --->   "%sub_ln703_1 = sub i12 %select_ln1496_2, %zext_ln1265_1" [cordic_fixed.cpp:30]   --->   Operation 53 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.96ns)   --->   "%add_ln703_5 = add i12 %select_ln1496_1, %ashr_ln1333_3" [cordic_fixed.cpp:33]   --->   Operation 54 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.96ns)   --->   "%sub_ln703_5 = sub i12 %select_ln1496, %ashr_ln1333_2" [cordic_fixed.cpp:34]   --->   Operation 55 'sub' 'sub_ln703_5' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.96ns)   --->   "%add_ln703_1 = add i12 %select_ln1496_2, %zext_ln1265_1" [cordic_fixed.cpp:37]   --->   Operation 56 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.43ns)   --->   "%select_ln1496_3 = select i1 %tmp_1, i12 %sub_ln703_5, i12 %add_ln703_4" [cordic_fixed.cpp:24]   --->   Operation 57 'select' 'select_ln1496_3' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.43ns)   --->   "%select_ln1496_4 = select i1 %tmp_1, i12 %add_ln703_5, i12 %sub_ln703_4" [cordic_fixed.cpp:24]   --->   Operation 58 'select' 'select_ln1496_4' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.43ns)   --->   "%select_ln1496_5 = select i1 %tmp_1, i12 %add_ln703_1, i12 %sub_ln703_1" [cordic_fixed.cpp:24]   --->   Operation 59 'select' 'select_ln1496_5' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %0" [cordic_fixed.cpp:17]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ theta_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cordic_phase_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
spectopmodule_ln0     (spectopmodule    ) [ 0000]
theta_V_read          (read             ) [ 0111]
br_ln17               (br               ) [ 0111]
theta_V_buf_0_0       (phi              ) [ 0011]
p_Val2_2_0            (phi              ) [ 0010]
p_Val2_0              (phi              ) [ 0010]
sh_assign_0           (phi              ) [ 0010]
sh_assign_0_cast2     (zext             ) [ 0000]
empty                 (speclooptripcount) [ 0000]
icmp_ln17             (icmp             ) [ 0011]
br_ln17               (br               ) [ 0000]
ashr_ln1333           (ashr             ) [ 0000]
ashr_ln1333_1         (ashr             ) [ 0000]
tmp                   (bitselect        ) [ 0001]
sub_ln703             (sub              ) [ 0000]
add_ln703             (add              ) [ 0000]
zext_ln30             (zext             ) [ 0000]
cordic_phase_V_addr   (getelementptr    ) [ 0001]
add_ln703_2           (add              ) [ 0000]
sub_ln703_3           (sub              ) [ 0000]
select_ln1496         (select           ) [ 0001]
select_ln1496_1       (select           ) [ 0001]
empty_2               (trunc            ) [ 0000]
or_ln17               (or               ) [ 0001]
zext_ln30_1           (zext             ) [ 0000]
cordic_phase_V_addr_1 (getelementptr    ) [ 0001]
add_ln17              (add              ) [ 0111]
write_ln42            (write            ) [ 0000]
write_ln42            (write            ) [ 0000]
ret_ln43              (ret              ) [ 0000]
specloopname_ln17     (specloopname     ) [ 0000]
cordic_phase_V_load   (load             ) [ 0000]
zext_ln1265           (zext             ) [ 0000]
sub_ln703_2           (sub              ) [ 0000]
add_ln703_3           (add              ) [ 0000]
select_ln1496_2       (select           ) [ 0000]
zext_ln17             (zext             ) [ 0000]
ashr_ln1333_2         (ashr             ) [ 0000]
ashr_ln1333_3         (ashr             ) [ 0000]
tmp_1                 (bitselect        ) [ 0000]
sub_ln703_4           (sub              ) [ 0000]
add_ln703_4           (add              ) [ 0000]
cordic_phase_V_load_1 (load             ) [ 0000]
zext_ln1265_1         (zext             ) [ 0000]
sub_ln703_1           (sub              ) [ 0000]
add_ln703_5           (add              ) [ 0000]
sub_ln703_5           (sub              ) [ 0000]
add_ln703_1           (add              ) [ 0000]
select_ln1496_3       (select           ) [ 0111]
select_ln1496_4       (select           ) [ 0111]
select_ln1496_5       (select           ) [ 0111]
br_ln17               (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="theta_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cordic_phase_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_phase_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i12P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="theta_V_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="12" slack="0"/>
<pin id="46" dir="0" index="1" bw="12" slack="0"/>
<pin id="47" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="theta_V_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln42_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="12" slack="0"/>
<pin id="53" dir="0" index="2" bw="12" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="write_ln42_write_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="0" slack="0"/>
<pin id="59" dir="0" index="1" bw="12" slack="0"/>
<pin id="60" dir="0" index="2" bw="12" slack="0"/>
<pin id="61" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="cordic_phase_V_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="6" slack="0"/>
<pin id="68" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="6" slack="0"/>
<pin id="73" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="85" dir="0" index="5" bw="10" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="10" slack="0"/>
<pin id="87" dir="1" index="7" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cordic_phase_V_load/2 cordic_phase_V_load_1/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="cordic_phase_V_addr_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr_1/2 "/>
</bind>
</comp>

<comp id="89" class="1005" name="theta_V_buf_0_0_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="12" slack="1"/>
<pin id="91" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="theta_V_buf_0_0 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="theta_V_buf_0_0_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="12" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="theta_V_buf_0_0/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="p_Val2_2_0_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="12" slack="1"/>
<pin id="101" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2_0 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="p_Val2_2_0_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="12" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2_0/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="p_Val2_0_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="1"/>
<pin id="113" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_0 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="p_Val2_0_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="12" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_0/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="sh_assign_0_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="1"/>
<pin id="125" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="sh_assign_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sh_assign_0/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sh_assign_0_cast2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_assign_0_cast2/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln17_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="ashr_ln1333_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="ashr_ln1333_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="12" slack="0"/>
<pin id="152" dir="0" index="1" bw="6" slack="0"/>
<pin id="153" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sub_ln703_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="12" slack="0"/>
<pin id="166" dir="0" index="1" bw="12" slack="0"/>
<pin id="167" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln703_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="12" slack="0"/>
<pin id="172" dir="0" index="1" bw="12" slack="0"/>
<pin id="173" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln30_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln703_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="0"/>
<pin id="183" dir="0" index="1" bw="12" slack="0"/>
<pin id="184" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sub_ln703_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="12" slack="0"/>
<pin id="189" dir="0" index="1" bw="12" slack="0"/>
<pin id="190" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_3/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln1496_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="12" slack="0"/>
<pin id="196" dir="0" index="2" bw="12" slack="0"/>
<pin id="197" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="select_ln1496_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="12" slack="0"/>
<pin id="204" dir="0" index="2" bw="12" slack="0"/>
<pin id="205" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="empty_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_2/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="or_ln17_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="0" index="1" bw="5" slack="0"/>
<pin id="216" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln30_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln17_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="6" slack="0"/>
<pin id="227" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln1265_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sub_ln703_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="1"/>
<pin id="236" dir="0" index="1" bw="10" slack="0"/>
<pin id="237" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_2/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln703_3_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="1"/>
<pin id="242" dir="0" index="1" bw="10" slack="0"/>
<pin id="243" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln1496_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="12" slack="0"/>
<pin id="249" dir="0" index="2" bw="12" slack="0"/>
<pin id="250" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_2/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln17_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="1"/>
<pin id="255" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="ashr_ln1333_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="1"/>
<pin id="258" dir="0" index="1" bw="5" slack="0"/>
<pin id="259" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_2/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="ashr_ln1333_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="12" slack="1"/>
<pin id="263" dir="0" index="1" bw="5" slack="0"/>
<pin id="264" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1333_3/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="12" slack="0"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sub_ln703_4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="1"/>
<pin id="276" dir="0" index="1" bw="12" slack="0"/>
<pin id="277" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_4/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln703_4_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="1"/>
<pin id="281" dir="0" index="1" bw="12" slack="0"/>
<pin id="282" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln1265_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_1/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sub_ln703_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="0" index="1" bw="10" slack="0"/>
<pin id="291" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln703_5_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="1"/>
<pin id="296" dir="0" index="1" bw="12" slack="0"/>
<pin id="297" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sub_ln703_5_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="1"/>
<pin id="301" dir="0" index="1" bw="12" slack="0"/>
<pin id="302" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_5/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln703_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="0"/>
<pin id="306" dir="0" index="1" bw="10" slack="0"/>
<pin id="307" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln1496_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="12" slack="0"/>
<pin id="313" dir="0" index="2" bw="12" slack="0"/>
<pin id="314" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_3/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="select_ln1496_4_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="12" slack="0"/>
<pin id="321" dir="0" index="2" bw="12" slack="0"/>
<pin id="322" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_4/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln1496_5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="12" slack="0"/>
<pin id="329" dir="0" index="2" bw="12" slack="0"/>
<pin id="330" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496_5/3 "/>
</bind>
</comp>

<comp id="334" class="1005" name="theta_V_read_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="1"/>
<pin id="336" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="theta_V_read "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="347" class="1005" name="cordic_phase_V_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="1"/>
<pin id="349" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="select_ln1496_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="12" slack="1"/>
<pin id="354" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496 "/>
</bind>
</comp>

<comp id="359" class="1005" name="select_ln1496_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="12" slack="1"/>
<pin id="361" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="or_ln17_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="1"/>
<pin id="368" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln17 "/>
</bind>
</comp>

<comp id="371" class="1005" name="cordic_phase_V_addr_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="1"/>
<pin id="373" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr_1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="add_ln17_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="381" class="1005" name="select_ln1496_3_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="12" slack="1"/>
<pin id="383" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496_3 "/>
</bind>
</comp>

<comp id="386" class="1005" name="select_ln1496_4_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="1"/>
<pin id="388" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496_4 "/>
</bind>
</comp>

<comp id="391" class="1005" name="select_ln1496_5_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="1"/>
<pin id="393" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="38" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="77" pin="3"/><net_sink comp="71" pin=2"/></net>

<net id="98"><net_src comp="92" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="103" pin="4"/><net_sink comp="50" pin=2"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="115" pin="4"/><net_sink comp="57" pin=2"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="127" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="115" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="134" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="103" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="134" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="92" pin="4"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="115" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="150" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="103" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="144" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="127" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="185"><net_src comp="115" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="150" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="103" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="144" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="156" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="170" pin="2"/><net_sink comp="193" pin=2"/></net>

<net id="206"><net_src comp="156" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="181" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="164" pin="2"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="127" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="127" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="71" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="89" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="89" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="230" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="234" pin="2"/><net_sink comp="246" pin=2"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="253" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="246" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="261" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="256" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="71" pin="7"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="246" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="261" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="256" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="246" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="284" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="266" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="299" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="279" pin="2"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="266" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="294" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="274" pin="2"/><net_sink comp="318" pin=2"/></net>

<net id="331"><net_src comp="266" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="304" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="288" pin="2"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="44" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="345"><net_src comp="156" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="350"><net_src comp="64" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="355"><net_src comp="193" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="362"><net_src comp="201" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="369"><net_src comp="213" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="374"><net_src comp="77" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="379"><net_src comp="224" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="384"><net_src comp="310" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="389"><net_src comp="318" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="394"><net_src comp="326" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="92" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_V | {2 }
	Port: c_V | {2 }
 - Input state : 
	Port: cordic : theta_V | {1 }
	Port: cordic : cordic_phase_V | {2 3 }
  - Chain level:
	State 1
	State 2
		sh_assign_0_cast2 : 1
		icmp_ln17 : 1
		br_ln17 : 2
		ashr_ln1333 : 2
		ashr_ln1333_1 : 2
		tmp : 1
		sub_ln703 : 3
		add_ln703 : 3
		zext_ln30 : 1
		cordic_phase_V_addr : 2
		cordic_phase_V_load : 3
		add_ln703_2 : 3
		sub_ln703_3 : 3
		select_ln1496 : 4
		select_ln1496_1 : 4
		empty_2 : 1
		or_ln17 : 2
		zext_ln30_1 : 2
		cordic_phase_V_addr_1 : 3
		cordic_phase_V_load_1 : 4
		add_ln17 : 1
		write_ln42 : 1
		write_ln42 : 1
	State 3
		zext_ln1265 : 1
		sub_ln703_2 : 2
		add_ln703_3 : 2
		select_ln1496_2 : 3
		ashr_ln1333_2 : 1
		ashr_ln1333_3 : 1
		tmp_1 : 4
		sub_ln703_4 : 2
		add_ln703_4 : 2
		zext_ln1265_1 : 1
		sub_ln703_1 : 4
		add_ln703_5 : 2
		sub_ln703_5 : 2
		add_ln703_1 : 4
		select_ln1496_3 : 5
		select_ln1496_4 : 5
		select_ln1496_5 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln703_fu_170     |    0    |    19   |
|          |    add_ln703_2_fu_181    |    0    |    19   |
|          |      add_ln17_fu_224     |    0    |    15   |
|    add   |    add_ln703_3_fu_240    |    0    |    19   |
|          |    add_ln703_4_fu_279    |    0    |    19   |
|          |    add_ln703_5_fu_294    |    0    |    19   |
|          |    add_ln703_1_fu_304    |    0    |    19   |
|----------|--------------------------|---------|---------|
|          |     sub_ln703_fu_164     |    0    |    19   |
|          |    sub_ln703_3_fu_187    |    0    |    19   |
|    sub   |    sub_ln703_2_fu_234    |    0    |    19   |
|          |    sub_ln703_4_fu_274    |    0    |    19   |
|          |    sub_ln703_1_fu_288    |    0    |    19   |
|          |    sub_ln703_5_fu_299    |    0    |    19   |
|----------|--------------------------|---------|---------|
|          |    ashr_ln1333_fu_144    |    0    |    26   |
|   ashr   |   ashr_ln1333_1_fu_150   |    0    |    26   |
|          |   ashr_ln1333_2_fu_256   |    0    |    26   |
|          |   ashr_ln1333_3_fu_261   |    0    |    26   |
|----------|--------------------------|---------|---------|
|          |   select_ln1496_fu_193   |    0    |    12   |
|          |  select_ln1496_1_fu_201  |    0    |    12   |
|  select  |  select_ln1496_2_fu_246  |    0    |    12   |
|          |  select_ln1496_3_fu_310  |    0    |    12   |
|          |  select_ln1496_4_fu_318  |    0    |    12   |
|          |  select_ln1496_5_fu_326  |    0    |    12   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln17_fu_138     |    0    |    11   |
|----------|--------------------------|---------|---------|
|   read   |  theta_V_read_read_fu_44 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln42_write_fu_50  |    0    |    0    |
|          |  write_ln42_write_fu_57  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | sh_assign_0_cast2_fu_134 |    0    |    0    |
|          |     zext_ln30_fu_176     |    0    |    0    |
|   zext   |    zext_ln30_1_fu_219    |    0    |    0    |
|          |    zext_ln1265_fu_230    |    0    |    0    |
|          |     zext_ln17_fu_253     |    0    |    0    |
|          |   zext_ln1265_1_fu_284   |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|        tmp_fu_156        |    0    |    0    |
|          |       tmp_1_fu_266       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |      empty_2_fu_209      |    0    |    0    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln17_fu_213      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   430   |
|----------|--------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|cordic_phase_V|    0   |   20   |   10   |
+--------------+--------+--------+--------+
|     Total    |    0   |   20   |   10   |
+--------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln17_reg_376      |    6   |
|cordic_phase_V_addr_1_reg_371|    6   |
| cordic_phase_V_addr_reg_347 |    6   |
|       or_ln17_reg_366       |    5   |
|       p_Val2_0_reg_111      |   12   |
|      p_Val2_2_0_reg_99      |   12   |
|   select_ln1496_1_reg_359   |   12   |
|   select_ln1496_3_reg_381   |   12   |
|   select_ln1496_4_reg_386   |   12   |
|   select_ln1496_5_reg_391   |   12   |
|    select_ln1496_reg_352    |   12   |
|     sh_assign_0_reg_123     |    6   |
|    theta_V_buf_0_0_reg_89   |   12   |
|     theta_V_read_reg_334    |   12   |
|         tmp_reg_342         |    1   |
+-----------------------------+--------+
|            Total            |   138  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_71 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||   1.51  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   430  |
|   Memory  |    0   |    -   |   20   |   10   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   138  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   158  |   458  |
+-----------+--------+--------+--------+--------+
