{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 10:31:26 2017 " "Info: Processing started: Fri Nov 03 10:31:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UltrasonicRanging -c UltrasonicRanging " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UltrasonicRanging -c UltrasonicRanging" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MeasureLevel/MeasureLevel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../MeasureLevel/MeasureLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MeasureLevel-Measurer " "Info: Found design unit 1: MeasureLevel-Measurer" {  } { { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MeasureLevel " "Info: Found entity 1: MeasureLevel" {  } { { "../MeasureLevel/MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../EdgeToLevel/EdgeToLevel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../EdgeToLevel/EdgeToLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EdgeToLevel-ETL " "Info: Found design unit 1: EdgeToLevel-ETL" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EdgeToLevel " "Info: Found entity 1: EdgeToLevel" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UltrasonicRanging.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file UltrasonicRanging.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UltrasonicRanging-UR " "Info: Found design unit 1: UltrasonicRanging-UR" {  } { { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UltrasonicRanging " "Info: Found entity 1: UltrasonicRanging" {  } { { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "UltrasonicRanging " "Info: Elaborating entity \"UltrasonicRanging\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Tri UltrasonicRanging.vhd(17) " "Warning (10541): VHDL Signal Declaration warning at UltrasonicRanging.vhd(17): used implicit default value for signal \"Tri\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MeasureLevel MeasureLevel:ML " "Info: Elaborating entity \"MeasureLevel\" for hierarchy \"MeasureLevel:ML\"" {  } { { "UltrasonicRanging.vhd" "ML" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeToLevel MeasureLevel:ML\|EdgeToLevel:ToUpLevel " "Info: Elaborating entity \"EdgeToLevel\" for hierarchy \"MeasureLevel:ML\|EdgeToLevel:ToUpLevel\"" {  } { { "../MeasureLevel/MeasureLevel.vhd" "ToUpLevel" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Se EdgeToLevel.vhd(19) " "Warning (10036): Verilog HDL or VHDL warning at EdgeToLevel.vhd(19): object \"Se\" assigned a value but never read" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "St EdgeToLevel.vhd(22) " "Warning (10631): VHDL Process Statement warning at EdgeToLevel.vhd(22): inferring latch(es) for signal or variable \"St\", which holds its previous value in one or more paths through the process" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "So EdgeToLevel.vhd(22) " "Warning (10631): VHDL Process Statement warning at EdgeToLevel.vhd(22): inferring latch(es) for signal or variable \"So\", which holds its previous value in one or more paths through the process" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Output EdgeToLevel.vhd(22) " "Warning (10631): VHDL Process Statement warning at EdgeToLevel.vhd(22): inferring latch(es) for signal or variable \"Output\", which holds its previous value in one or more paths through the process" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output EdgeToLevel.vhd(22) " "Info (10041): Inferred latch for \"Output\" at EdgeToLevel.vhd(22)" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "So EdgeToLevel.vhd(22) " "Info (10041): Inferred latch for \"So\" at EdgeToLevel.vhd(22)" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "St EdgeToLevel.vhd(22) " "Info (10041): Inferred latch for \"St\" at EdgeToLevel.vhd(22)" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeToLevel EdgeToLevel:EL " "Info: Elaborating entity \"EdgeToLevel\" for hierarchy \"EdgeToLevel:EL\"" {  } { { "UltrasonicRanging.vhd" "EL" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Se EdgeToLevel.vhd(19) " "Warning (10036): Verilog HDL or VHDL warning at EdgeToLevel.vhd(19): object \"Se\" assigned a value but never read" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "St EdgeToLevel.vhd(22) " "Warning (10631): VHDL Process Statement warning at EdgeToLevel.vhd(22): inferring latch(es) for signal or variable \"St\", which holds its previous value in one or more paths through the process" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "So EdgeToLevel.vhd(22) " "Warning (10631): VHDL Process Statement warning at EdgeToLevel.vhd(22): inferring latch(es) for signal or variable \"So\", which holds its previous value in one or more paths through the process" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Output EdgeToLevel.vhd(22) " "Warning (10631): VHDL Process Statement warning at EdgeToLevel.vhd(22): inferring latch(es) for signal or variable \"Output\", which holds its previous value in one or more paths through the process" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output EdgeToLevel.vhd(22) " "Info (10041): Inferred latch for \"Output\" at EdgeToLevel.vhd(22)" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "So EdgeToLevel.vhd(22) " "Info (10041): Inferred latch for \"So\" at EdgeToLevel.vhd(22)" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "St EdgeToLevel.vhd(22) " "Info (10041): Inferred latch for \"St\" at EdgeToLevel.vhd(22)" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Tri GND " "Warning (13410): Pin \"Tri\" is stuck at GND" {  } { { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Triclock " "Warning (15610): No output dependent on input pin \"Triclock\"" {  } { { "UltrasonicRanging.vhd" "" { Text "D:/quartus/bike/UltrasonicRanging/UltrasonicRanging.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Info: Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Info: Implemented 16 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Info: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 10:31:26 2017 " "Info: Processing ended: Fri Nov 03 10:31:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
