INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.srcs/sources_1/new/FSM_Traffic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Traffic
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.srcs/sources_1/new/FSM_Traffic.v:43]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.srcs/sources_1/new/FSM_Traffic.v:43]
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.srcs/sources_1/new/FSM_Traffic.v:78]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.srcs/sources_1/new/FSM_Traffic.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.srcs/sim_1/new/FSM_Traffic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Traffic_TB
INFO: [VRFC 10-311] analyzing module counter_sim
