INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab1/decoder_38/decoder_38.srcs/sources_1/imports/decoder_38_origin_sources/decoder_38.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_38
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab1/decoder_38/decoder_38.srcs/sim_1/imports/decoder_38_origin_sources/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
