#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Jul 10 18:15:16 2024
# Process ID: 274287
# Current directory: /home/patch/200_mhz/200_mhz.runs/impl_1
# Command line: vivado -log test_200.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_200.tcl -notrace
# Log file: /home/patch/200_mhz/200_mhz.runs/impl_1/test_200.vdi
# Journal file: /home/patch/200_mhz/200_mhz.runs/impl_1/vivado.jou
# Running On: patch-Precision-7760, OS: Linux, CPU Frequency: 817.055 MHz, CPU Physical cores: 8, Host memory: 66572 MB
#-----------------------------------------------------------
source test_200.tcl -notrace
Command: link_design -top test_200 -part xc7s25csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga324-1
INFO: [Project 1-454] Reading design checkpoint '/home/patch/200_mhz/200_mhz.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1621.742 ; gain = 0.000 ; free physical = 2149 ; free virtual = 29206
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/patch/200_mhz/200_mhz.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [/home/patch/200_mhz/200_mhz.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [/home/patch/200_mhz/200_mhz.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/patch/200_mhz/200_mhz.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/patch/200_mhz/200_mhz.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/patch/200_mhz/200_mhz.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Parsing XDC File [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc]
WARNING: [Vivado 12-584] No ports matched 'ja[4]'. [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[5]'. [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[6]'. [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[7]'. [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[4]'. [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[5]'. [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[6]'. [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[7]'. [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/patch/200_mhz/200_mhz.srcs/constrs_1/new/arty_s7-25.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2318.207 ; gain = 0.000 ; free physical = 1718 ; free virtual = 28776
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2318.242 ; gain = 995.406 ; free physical = 1718 ; free virtual = 28776
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2382.238 ; gain = 63.996 ; free physical = 1707 ; free virtual = 28765

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 147675ebf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2382.238 ; gain = 0.000 ; free physical = 1707 ; free virtual = 28765

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 147675ebf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 147675ebf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465
Phase 1 Initialization | Checksum: 147675ebf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 147675ebf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 147675ebf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465
Phase 2 Timer Update And Timing Data Collection | Checksum: 147675ebf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 147675ebf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465
Retarget | Checksum: 147675ebf
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 147675ebf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465
Constant propagation | Checksum: 147675ebf
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 100b62f54

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465
Sweep | Checksum: 100b62f54
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 100b62f54

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465
BUFG optimization | Checksum: 100b62f54
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 100b62f54

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465
Shift Register Optimization | Checksum: 100b62f54
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 100b62f54

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465
Post Processing Netlist | Checksum: 100b62f54
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1d3379840

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1d3379840

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465
Phase 9 Finalization | Checksum: 1d3379840

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               2  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1d3379840

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d3379840

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d3379840

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465
Ending Netlist Obfuscation Task | Checksum: 1d3379840

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.965 ; gain = 0.000 ; free physical = 1408 ; free virtual = 28465
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file test_200_drc_opted.rpt -pb test_200_drc_opted.pb -rpx test_200_drc_opted.rpx
Command: report_drc -file test_200_drc_opted.rpt -pb test_200_drc_opted.pb -rpx test_200_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/patch/200_mhz/200_mhz.runs/impl_1/test_200_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1411 ; free virtual = 28468
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1410 ; free virtual = 28467
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1410 ; free virtual = 28467
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1410 ; free virtual = 28467
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1410 ; free virtual = 28467
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1410 ; free virtual = 28467
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1410 ; free virtual = 28467
INFO: [Common 17-1381] The checkpoint '/home/patch/200_mhz/200_mhz.runs/impl_1/test_200_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1416 ; free virtual = 28468
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1cf3e3b60

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1416 ; free virtual = 28468
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1416 ; free virtual = 28468

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 513b61d0

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1401 ; free virtual = 28453

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12abcd59d

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1400 ; free virtual = 28453

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12abcd59d

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1400 ; free virtual = 28453
Phase 1 Placer Initialization | Checksum: 12abcd59d

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1400 ; free virtual = 28453

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13792a9f2

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1385 ; free virtual = 28437

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e61a65bb

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1385 ; free virtual = 28437

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e61a65bb

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1385 ; free virtual = 28437

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 873f9986

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1395 ; free virtual = 28447

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 1 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1394 ; free virtual = 28447

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |              1  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |              1  |                     2  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: efbcbc04

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1394 ; free virtual = 28447
Phase 2.4 Global Placement Core | Checksum: 10f6ece95

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1394 ; free virtual = 28447
Phase 2 Global Placement | Checksum: 10f6ece95

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1394 ; free virtual = 28447

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c2fab75f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1394 ; free virtual = 28447

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 250a95b29

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1394 ; free virtual = 28446

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19482e184

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1394 ; free virtual = 28446

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25e7c9130

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1394 ; free virtual = 28446

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18e185b14

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1392 ; free virtual = 28444

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1810630e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1392 ; free virtual = 28444

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 197fc3069

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1391 ; free virtual = 28444

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2115605aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1391 ; free virtual = 28444

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2353c5765

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1385 ; free virtual = 28437
Phase 3 Detail Placement | Checksum: 2353c5765

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1385 ; free virtual = 28437

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15be5fc50

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.143 | TNS=-182.328 |
Phase 1 Physical Synthesis Initialization | Checksum: 151060528

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1392 ; free virtual = 28444
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 151060528

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1392 ; free virtual = 28444
Phase 4.1.1.1 BUFG Insertion | Checksum: 15be5fc50

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1392 ; free virtual = 28444

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.918. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ccc0a1d2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1381 ; free virtual = 28433

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1381 ; free virtual = 28433
Phase 4.1 Post Commit Optimization | Checksum: 1ccc0a1d2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1381 ; free virtual = 28433

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ccc0a1d2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1381 ; free virtual = 28433

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ccc0a1d2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1381 ; free virtual = 28433
Phase 4.3 Placer Reporting | Checksum: 1ccc0a1d2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1381 ; free virtual = 28433

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1381 ; free virtual = 28433

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1381 ; free virtual = 28433
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17ffbaf67

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1381 ; free virtual = 28433
Ending Placer Task | Checksum: 13fd647bf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1381 ; free virtual = 28433
73 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1381 ; free virtual = 28433
INFO: [runtcl-4] Executing : report_io -file test_200_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1368 ; free virtual = 28420
INFO: [runtcl-4] Executing : report_utilization -file test_200_utilization_placed.rpt -pb test_200_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file test_200_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1376 ; free virtual = 28429
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1384 ; free virtual = 28436
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1383 ; free virtual = 28436
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1383 ; free virtual = 28436
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1383 ; free virtual = 28436
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1383 ; free virtual = 28436
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1383 ; free virtual = 28435
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1383 ; free virtual = 28435
INFO: [Common 17-1381] The checkpoint '/home/patch/200_mhz/200_mhz.runs/impl_1/test_200_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1366 ; free virtual = 28419
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.08s |  WALL: 0.05s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1366 ; free virtual = 28419

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.844 | TNS=-171.172 |
Phase 1 Physical Synthesis Initialization | Checksum: 18562edd2

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1366 ; free virtual = 28419
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.844 | TNS=-171.172 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18562edd2

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1366 ; free virtual = 28419

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.844 | TNS=-171.172 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[24].  Re-placed instance trigger_counter_reg[24]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.844 | TNS=-171.301 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[25].  Re-placed instance trigger_counter_reg[25]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.844 | TNS=-171.557 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[26].  Re-placed instance trigger_counter_reg[26]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.844 | TNS=-171.982 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[27].  Re-placed instance trigger_counter_reg[27]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.837 | TNS=-172.220 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[10].  Re-placed instance trigger_counter_reg[10]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.837 | TNS=-171.939 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[11].  Re-placed instance trigger_counter_reg[11]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.837 | TNS=-171.706 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[8].  Re-placed instance trigger_counter_reg[8]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.837 | TNS=-171.602 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[9].  Re-placed instance trigger_counter_reg[9]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.768 | TNS=-171.615 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[28].  Re-placed instance trigger_counter_reg[28]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.768 | TNS=-172.386 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[29].  Re-placed instance trigger_counter_reg[29]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.768 | TNS=-175.099 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[30].  Re-placed instance trigger_counter_reg[30]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.768 | TNS=-175.897 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[31].  Re-placed instance trigger_counter_reg[31]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.743 | TNS=-176.760 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[0].  Re-placed instance trigger_counter_reg[0]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.743 | TNS=-176.630 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[1].  Re-placed instance trigger_counter_reg[1]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.743 | TNS=-176.500 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[2].  Re-placed instance trigger_counter_reg[2]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.743 | TNS=-176.374 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[3].  Re-placed instance trigger_counter_reg[3]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.701 | TNS=-176.248 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[20].  Re-placed instance trigger_counter_reg[20]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.701 | TNS=-176.803 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[21].  Re-placed instance trigger_counter_reg[21]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.701 | TNS=-177.519 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[22].  Re-placed instance trigger_counter_reg[22]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.701 | TNS=-178.152 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[23].  Re-placed instance trigger_counter_reg[23]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.698 | TNS=-178.819 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[16].  Re-placed instance trigger_counter_reg[16]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.698 | TNS=-179.294 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[17].  Re-placed instance trigger_counter_reg[17]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.698 | TNS=-179.871 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[18].  Re-placed instance trigger_counter_reg[18]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.698 | TNS=-180.266 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[19].  Re-placed instance trigger_counter_reg[19]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.696 | TNS=-180.775 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[4].  Re-placed instance trigger_counter_reg[4]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.696 | TNS=-180.908 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[5].  Re-placed instance trigger_counter_reg[5]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.696 | TNS=-181.430 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[6].  Re-placed instance trigger_counter_reg[6]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.696 | TNS=-181.498 |
INFO: [Physopt 32-663] Processed net trigger_counter_reg[7].  Re-placed instance trigger_counter_reg[7]
INFO: [Physopt 32-735] Processed net trigger_counter_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.623 | TNS=-181.645 |
INFO: [Physopt 32-702] Processed net trigger_counter_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instance_name/inst/clk_200_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trigger_counter0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_21_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 29 pins.
INFO: [Physopt 32-735] Processed net laser_i_59_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.523 | TNS=-177.945 |
INFO: [Physopt 32-702] Processed net laser_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_14_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 33 pins.
INFO: [Physopt 32-735] Processed net laser_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.519 | TNS=-177.797 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 33 pins.
INFO: [Physopt 32-735] Processed net laser_i_48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.487 | TNS=-176.613 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net laser_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.480 | TNS=-176.354 |
INFO: [Physopt 32-702] Processed net laser_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_52_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_72_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_33_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trigger_counter[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net shift_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trigger_counter_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instance_name/inst/clk_200_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trigger_counter0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_21_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_52_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_72_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_33_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trigger_counter[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net shift_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.480 | TNS=-176.354 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1361 ; free virtual = 28413
Phase 3 Critical Path Optimization | Checksum: 18562edd2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1361 ; free virtual = 28413

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.480 | TNS=-176.354 |
INFO: [Physopt 32-702] Processed net trigger_counter_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instance_name/inst/clk_200_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trigger_counter0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_21_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_52_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_72_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_33_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trigger_counter[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net shift_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trigger_counter_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instance_name/inst/clk_200_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trigger_counter0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_21_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_52_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_72_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net laser_reg_i_33_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net trigger_counter[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net shift_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.480 | TNS=-176.354 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1365 ; free virtual = 28418
Phase 4 Critical Path Optimization | Checksum: 18562edd2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1365 ; free virtual = 28418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1365 ; free virtual = 28418
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.480 | TNS=-176.354 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.364  |         -5.182  |            0  |              0  |                    32  |           0  |           2  |  00:00:03  |
|  Total          |          0.364  |         -5.182  |            0  |              0  |                    32  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1364 ; free virtual = 28417
Ending Physical Synthesis Task | Checksum: 1bed18b22

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1364 ; free virtual = 28417
INFO: [Common 17-83] Releasing license: Implementation
240 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1362 ; free virtual = 28415
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1362 ; free virtual = 28415
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1362 ; free virtual = 28415
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1362 ; free virtual = 28414
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1362 ; free virtual = 28414
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1362 ; free virtual = 28414
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2761.008 ; gain = 0.000 ; free physical = 1360 ; free virtual = 28413
INFO: [Common 17-1381] The checkpoint '/home/patch/200_mhz/200_mhz.runs/impl_1/test_200_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e3b379db ConstDB: 0 ShapeSum: d724b467 RouteDB: 0
Post Restoration Checksum: NetGraph: 74b285b8 | NumContArr: 85b6f314 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 27fbb6e06

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2766.258 ; gain = 5.250 ; free physical = 1261 ; free virtual = 28315

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27fbb6e06

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2766.258 ; gain = 5.250 ; free physical = 1261 ; free virtual = 28315

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 27fbb6e06

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2766.258 ; gain = 5.250 ; free physical = 1261 ; free virtual = 28315
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1bc614d84

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2776.258 ; gain = 15.250 ; free physical = 1251 ; free virtual = 28304
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.307 | TNS=-169.882| WHS=-0.338 | THS=-2.077 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 206
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 206
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 159fb1de7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2782.258 ; gain = 21.250 ; free physical = 1244 ; free virtual = 28297

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 159fb1de7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2782.258 ; gain = 21.250 ; free physical = 1244 ; free virtual = 28297

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1db3321f5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2782.258 ; gain = 21.250 ; free physical = 1244 ; free virtual = 28297
Phase 3 Initial Routing | Checksum: 1db3321f5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2782.258 ; gain = 21.250 ; free physical = 1244 ; free virtual = 28297
INFO: [Route 35-580] Design has 6 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===========================+
| Launch Setup Clock | Launch Hold Clock | Pin                       |
+====================+===================+===========================+
| clk_200_clk_wiz_0  | clk_200_clk_wiz_0 | clock_running_reg/D       |
| clk_200_clk_wiz_0  | clk_200_clk_wiz_0 | s4_reg/D                  |
| clk_200_clk_wiz_0  | clk_200_clk_wiz_0 | s3_reg/D                  |
| clk_200_clk_wiz_0  | clk_200_clk_wiz_0 | next_out_clk_reg/D        |
| clk_200_clk_wiz_0  | clk_200_clk_wiz_0 | trigger_counter_reg[32]/D |
+--------------------+-------------------+---------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.565 | TNS=-207.440| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 273edbd85

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.258 ; gain = 41.250 ; free physical = 1223 ; free virtual = 28276

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.677 | TNS=-211.392| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2b2e694d9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.258 ; gain = 41.250 ; free physical = 1224 ; free virtual = 28277
Phase 4 Rip-up And Reroute | Checksum: 2b2e694d9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.258 ; gain = 41.250 ; free physical = 1224 ; free virtual = 28277

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 33963dcfd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.258 ; gain = 41.250 ; free physical = 1224 ; free virtual = 28277
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.485 | TNS=-201.217| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b6115b9c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.258 ; gain = 41.250 ; free physical = 1224 ; free virtual = 28277

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b6115b9c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.258 ; gain = 41.250 ; free physical = 1224 ; free virtual = 28277
Phase 5 Delay and Skew Optimization | Checksum: 1b6115b9c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.258 ; gain = 41.250 ; free physical = 1224 ; free virtual = 28277

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b6d27289

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.258 ; gain = 41.250 ; free physical = 1224 ; free virtual = 28277
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.485 | TNS=-196.090| WHS=0.055  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b6d27289

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.258 ; gain = 41.250 ; free physical = 1224 ; free virtual = 28277
Phase 6 Post Hold Fix | Checksum: 1b6d27289

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.258 ; gain = 41.250 ; free physical = 1224 ; free virtual = 28277

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.148254 %
  Global Horizontal Routing Utilization  = 0.126935 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1b6d27289

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.258 ; gain = 41.250 ; free physical = 1224 ; free virtual = 28277

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b6d27289

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.258 ; gain = 41.250 ; free physical = 1224 ; free virtual = 28276

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d46cfb78

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.258 ; gain = 41.250 ; free physical = 1224 ; free virtual = 28276

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.485 | TNS=-196.090| WHS=0.055  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d46cfb78

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.258 ; gain = 41.250 ; free physical = 1224 ; free virtual = 28276
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 25f7c3b93

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.258 ; gain = 41.250 ; free physical = 1224 ; free virtual = 28276
Ending Routing Task | Checksum: 25f7c3b93

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.258 ; gain = 41.250 ; free physical = 1224 ; free virtual = 28276

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
256 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.258 ; gain = 41.250 ; free physical = 1224 ; free virtual = 28276
INFO: [runtcl-4] Executing : report_drc -file test_200_drc_routed.rpt -pb test_200_drc_routed.pb -rpx test_200_drc_routed.rpx
Command: report_drc -file test_200_drc_routed.rpt -pb test_200_drc_routed.pb -rpx test_200_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/patch/200_mhz/200_mhz.runs/impl_1/test_200_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file test_200_methodology_drc_routed.rpt -pb test_200_methodology_drc_routed.pb -rpx test_200_methodology_drc_routed.rpx
Command: report_methodology -file test_200_methodology_drc_routed.rpt -pb test_200_methodology_drc_routed.pb -rpx test_200_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/patch/200_mhz/200_mhz.runs/impl_1/test_200_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file test_200_power_routed.rpt -pb test_200_power_summary_routed.pb -rpx test_200_power_routed.rpx
Command: report_power -file test_200_power_routed.rpt -pb test_200_power_summary_routed.pb -rpx test_200_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
266 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file test_200_route_status.rpt -pb test_200_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file test_200_timing_summary_routed.rpt -pb test_200_timing_summary_routed.pb -rpx test_200_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file test_200_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file test_200_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file test_200_bus_skew_routed.rpt -pb test_200_bus_skew_routed.pb -rpx test_200_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.129 ; gain = 0.000 ; free physical = 1206 ; free virtual = 28261
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2916.129 ; gain = 0.000 ; free physical = 1205 ; free virtual = 28261
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.129 ; gain = 0.000 ; free physical = 1205 ; free virtual = 28261
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2916.129 ; gain = 0.000 ; free physical = 1205 ; free virtual = 28260
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.129 ; gain = 0.000 ; free physical = 1205 ; free virtual = 28260
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.129 ; gain = 0.000 ; free physical = 1205 ; free virtual = 28261
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2916.129 ; gain = 0.000 ; free physical = 1205 ; free virtual = 28261
INFO: [Common 17-1381] The checkpoint '/home/patch/200_mhz/200_mhz.runs/impl_1/test_200_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Jul 10 18:15:54 2024...
