

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Mon Apr  3 20:00:13 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_20
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |        9|        9|         3|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rhs = alloca i32 1"   --->   Operation 6 'alloca' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:9]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %start_index"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %start_index, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%start_index_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %start_index" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:9]   --->   Operation 12 'read' 'start_index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram1_7, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:14]   --->   Operation 13 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram1_6, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:14]   --->   Operation 14 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram1_5, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:14]   --->   Operation 15 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram1_4, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:14]   --->   Operation 16 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram1_3, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:14]   --->   Operation 17 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram1_2, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:14]   --->   Operation 18 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram1_1, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:14]   --->   Operation 19 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram1_0, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:14]   --->   Operation 20 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln1495 = trunc i8 %start_index_read"   --->   Operation 21 'trunc' 'trunc_ln1495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln1495_1 = trunc i8 %start_index_read"   --->   Operation 22 'trunc' 'trunc_ln1495_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 0, i4 %rhs" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:28]   --->   Operation 23 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc24" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:28]   --->   Operation 24 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_V_1 = load i4 %rhs"   --->   Operation 25 'load' 'j_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln1027 = icmp_eq  i4 %j_V_1, i4 8"   --->   Operation 26 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%j_V = add i4 %j_V_1, i4 1"   --->   Operation 28 'add' 'j_V' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln1027, void %for.inc24.split, void %for.end26" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:28]   --->   Operation 29 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i4 %j_V_1"   --->   Operation 30 'zext' 'zext_ln1495' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1495_2 = trunc i4 %j_V_1"   --->   Operation 31 'trunc' 'trunc_ln1495_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.82ns)   --->   "%ret_V = add i6 %zext_ln1495, i6 %trunc_ln1495"   --->   Operation 32 'add' 'ret_V' <Predicate = (!icmp_ln1027)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %ret_V, i32 3, i32 5" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 33 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i3 %trunc_ln1" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 34 'zext' 'zext_ln30' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bram1_0_addr = getelementptr i6 %bram1_0, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 35 'getelementptr' 'bram1_0_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bram1_1_addr = getelementptr i6 %bram1_1, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 36 'getelementptr' 'bram1_1_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%bram1_2_addr = getelementptr i6 %bram1_2, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 37 'getelementptr' 'bram1_2_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%bram1_3_addr = getelementptr i6 %bram1_3, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 38 'getelementptr' 'bram1_3_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%bram1_4_addr = getelementptr i6 %bram1_4, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 39 'getelementptr' 'bram1_4_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bram1_5_addr = getelementptr i6 %bram1_5, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 40 'getelementptr' 'bram1_5_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%bram1_6_addr = getelementptr i6 %bram1_6, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 41 'getelementptr' 'bram1_6_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bram1_7_addr = getelementptr i6 %bram1_7, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 42 'getelementptr' 'bram1_7_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.65ns)   --->   "%add_ln30 = add i3 %trunc_ln1495_2, i3 %trunc_ln1495_1" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 43 'add' 'add_ln30' <Predicate = (!icmp_ln1027)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%bram1_0_load = load i3 %bram1_0_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 44 'load' 'bram1_0_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%bram1_1_load = load i3 %bram1_1_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 45 'load' 'bram1_1_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%bram1_2_load = load i3 %bram1_2_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 46 'load' 'bram1_2_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%bram1_3_load = load i3 %bram1_3_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 47 'load' 'bram1_3_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%bram1_4_load = load i3 %bram1_4_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 48 'load' 'bram1_4_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%bram1_5_load = load i3 %bram1_5_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 49 'load' 'bram1_5_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%bram1_6_load = load i3 %bram1_6_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 50 'load' 'bram1_6_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%bram1_7_load = load i3 %bram1_7_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 51 'load' 'bram1_7_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 %j_V, i4 %rhs" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:28]   --->   Operation 52 'store' 'store_ln28' <Predicate = (!icmp_ln1027)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.55>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%bram1_0_load = load i3 %bram1_0_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 53 'load' 'bram1_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/2] (3.25ns)   --->   "%bram1_1_load = load i3 %bram1_1_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 54 'load' 'bram1_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 55 [1/2] (3.25ns)   --->   "%bram1_2_load = load i3 %bram1_2_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 55 'load' 'bram1_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%bram1_3_load = load i3 %bram1_3_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 56 'load' 'bram1_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 57 [1/2] (3.25ns)   --->   "%bram1_4_load = load i3 %bram1_4_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 57 'load' 'bram1_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 58 [1/2] (3.25ns)   --->   "%bram1_5_load = load i3 %bram1_5_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 58 'load' 'bram1_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 59 [1/2] (3.25ns)   --->   "%bram1_6_load = load i3 %bram1_6_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 59 'load' 'bram1_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 60 [1/2] (3.25ns)   --->   "%bram1_7_load = load i3 %bram1_7_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 60 'load' 'bram1_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 61 [1/1] (2.30ns)   --->   "%bundle1_V = mux i6 @_ssdm_op_Mux.ap_auto.8i6.i3, i6 %bram1_0_load, i6 %bram1_1_load, i6 %bram1_2_load, i6 %bram1_3_load, i6 %bram1_4_load, i6 %bram1_5_load, i6 %bram1_6_load, i6 %bram1_7_load, i3 %add_ln30" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 61 'mux' 'bundle1_V' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i6 %bundle1_V" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:30]   --->   Operation 62 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %zext_ln30_1" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:31]   --->   Operation 63 'write' 'write_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:33]   --->   Operation 68 'ret' 'ret_ln33' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:29]   --->   Operation 64 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln1495 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4"   --->   Operation 65 'specloopname' 'specloopname_ln1495' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %zext_ln30_1" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:31]   --->   Operation 66 'write' 'write_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc24" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:28]   --->   Operation 67 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ start_index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ bram1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rhs                 (alloca           ) [ 0100]
spectopmodule_ln9   (spectopmodule    ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
start_index_read    (read             ) [ 0000]
specmemcore_ln14    (specmemcore      ) [ 0000]
specmemcore_ln14    (specmemcore      ) [ 0000]
specmemcore_ln14    (specmemcore      ) [ 0000]
specmemcore_ln14    (specmemcore      ) [ 0000]
specmemcore_ln14    (specmemcore      ) [ 0000]
specmemcore_ln14    (specmemcore      ) [ 0000]
specmemcore_ln14    (specmemcore      ) [ 0000]
specmemcore_ln14    (specmemcore      ) [ 0000]
trunc_ln1495        (trunc            ) [ 0000]
trunc_ln1495_1      (trunc            ) [ 0000]
store_ln28          (store            ) [ 0000]
br_ln28             (br               ) [ 0000]
j_V_1               (load             ) [ 0000]
icmp_ln1027         (icmp             ) [ 0110]
empty               (speclooptripcount) [ 0000]
j_V                 (add              ) [ 0000]
br_ln28             (br               ) [ 0000]
zext_ln1495         (zext             ) [ 0000]
trunc_ln1495_2      (trunc            ) [ 0000]
ret_V               (add              ) [ 0000]
trunc_ln1           (partselect       ) [ 0000]
zext_ln30           (zext             ) [ 0000]
bram1_0_addr        (getelementptr    ) [ 0110]
bram1_1_addr        (getelementptr    ) [ 0110]
bram1_2_addr        (getelementptr    ) [ 0110]
bram1_3_addr        (getelementptr    ) [ 0110]
bram1_4_addr        (getelementptr    ) [ 0110]
bram1_5_addr        (getelementptr    ) [ 0110]
bram1_6_addr        (getelementptr    ) [ 0110]
bram1_7_addr        (getelementptr    ) [ 0110]
add_ln30            (add              ) [ 0110]
store_ln28          (store            ) [ 0000]
bram1_0_load        (load             ) [ 0000]
bram1_1_load        (load             ) [ 0000]
bram1_2_load        (load             ) [ 0000]
bram1_3_load        (load             ) [ 0000]
bram1_4_load        (load             ) [ 0000]
bram1_5_load        (load             ) [ 0000]
bram1_6_load        (load             ) [ 0000]
bram1_7_load        (load             ) [ 0000]
bundle1_V           (mux              ) [ 0000]
zext_ln30_1         (zext             ) [ 0101]
specpipeline_ln29   (specpipeline     ) [ 0000]
specloopname_ln1495 (specloopname     ) [ 0000]
write_ln31          (write            ) [ 0000]
br_ln28             (br               ) [ 0000]
ret_ln33            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="start_index">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_index"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bram1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bram1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bram1_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bram1_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bram1_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bram1_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bram1_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bram1_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i6.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="rhs_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="start_index_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_index_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="0" index="2" bw="6" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="bram1_0_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="3" slack="0"/>
<pin id="101" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_0_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="bram1_1_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_1_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="bram1_2_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="3" slack="0"/>
<pin id="115" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_2_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="bram1_3_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_3_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="bram1_4_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_4_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="bram1_5_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_5_addr/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="bram1_6_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="0"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_6_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="bram1_7_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_7_addr/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_0_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_1_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_2_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_3_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_4_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_5_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_6_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_7_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="trunc_ln1495_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1495/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln1495_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1495_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln28_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="j_V_1_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_V_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln1027_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="j_V_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln1495_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln1495_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1495_2/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="ret_V_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="6" slack="0"/>
<pin id="240" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="0"/>
<pin id="246" dir="0" index="2" bw="3" slack="0"/>
<pin id="247" dir="0" index="3" bw="4" slack="0"/>
<pin id="248" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln30_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln30_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="0" index="1" bw="3" slack="0"/>
<pin id="268" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln28_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="bundle1_V_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="0" index="1" bw="6" slack="0"/>
<pin id="279" dir="0" index="2" bw="6" slack="0"/>
<pin id="280" dir="0" index="3" bw="6" slack="0"/>
<pin id="281" dir="0" index="4" bw="6" slack="0"/>
<pin id="282" dir="0" index="5" bw="6" slack="0"/>
<pin id="283" dir="0" index="6" bw="6" slack="0"/>
<pin id="284" dir="0" index="7" bw="6" slack="0"/>
<pin id="285" dir="0" index="8" bw="6" slack="0"/>
<pin id="286" dir="0" index="9" bw="3" slack="1"/>
<pin id="287" dir="1" index="10" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="bundle1_V/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln30_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="rhs_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="309" class="1005" name="icmp_ln1027_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="313" class="1005" name="bram1_0_addr_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="1"/>
<pin id="315" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_0_addr "/>
</bind>
</comp>

<comp id="318" class="1005" name="bram1_1_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="1"/>
<pin id="320" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_1_addr "/>
</bind>
</comp>

<comp id="323" class="1005" name="bram1_2_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="1"/>
<pin id="325" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_2_addr "/>
</bind>
</comp>

<comp id="328" class="1005" name="bram1_3_addr_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="1"/>
<pin id="330" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_3_addr "/>
</bind>
</comp>

<comp id="333" class="1005" name="bram1_4_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="1"/>
<pin id="335" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_4_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="bram1_5_addr_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="1"/>
<pin id="340" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_5_addr "/>
</bind>
</comp>

<comp id="343" class="1005" name="bram1_6_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="1"/>
<pin id="345" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_6_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="bram1_7_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="1"/>
<pin id="350" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_7_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="add_ln30_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="1"/>
<pin id="355" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="358" class="1005" name="zext_ln30_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="1"/>
<pin id="360" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="72" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="68" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="68" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="68" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="68" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="68" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="68" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="68" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="97" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="104" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="111" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="118" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="125" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="132" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="139" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="146" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="84" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="84" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="52" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="221"><net_src comp="214" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="214" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="214" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="214" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="229" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="201" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="62" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="237" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="64" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="66" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="256"><net_src comp="243" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="262"><net_src comp="253" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="264"><net_src comp="253" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="269"><net_src comp="233" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="205" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="223" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="288"><net_src comp="70" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="289"><net_src comp="153" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="290"><net_src comp="159" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="291"><net_src comp="165" pin="3"/><net_sink comp="276" pin=3"/></net>

<net id="292"><net_src comp="171" pin="3"/><net_sink comp="276" pin=4"/></net>

<net id="293"><net_src comp="177" pin="3"/><net_sink comp="276" pin=5"/></net>

<net id="294"><net_src comp="183" pin="3"/><net_sink comp="276" pin=6"/></net>

<net id="295"><net_src comp="189" pin="3"/><net_sink comp="276" pin=7"/></net>

<net id="296"><net_src comp="195" pin="3"/><net_sink comp="276" pin=8"/></net>

<net id="300"><net_src comp="276" pin="10"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="305"><net_src comp="80" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="312"><net_src comp="217" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="97" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="321"><net_src comp="104" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="326"><net_src comp="111" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="331"><net_src comp="118" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="336"><net_src comp="125" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="341"><net_src comp="132" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="346"><net_src comp="139" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="351"><net_src comp="146" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="356"><net_src comp="265" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="276" pin=9"/></net>

<net id="361"><net_src comp="297" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 }
 - Input state : 
	Port: dut : start_index | {1 }
	Port: dut : bram1_0 | {1 2 }
	Port: dut : bram1_1 | {1 2 }
	Port: dut : bram1_2 | {1 2 }
	Port: dut : bram1_3 | {1 2 }
	Port: dut : bram1_4 | {1 2 }
	Port: dut : bram1_5 | {1 2 }
	Port: dut : bram1_6 | {1 2 }
	Port: dut : bram1_7 | {1 2 }
  - Chain level:
	State 1
		store_ln28 : 1
		j_V_1 : 1
		icmp_ln1027 : 2
		j_V : 2
		br_ln28 : 3
		zext_ln1495 : 2
		trunc_ln1495_2 : 2
		ret_V : 3
		trunc_ln1 : 4
		zext_ln30 : 5
		bram1_0_addr : 6
		bram1_1_addr : 6
		bram1_2_addr : 6
		bram1_3_addr : 6
		bram1_4_addr : 6
		bram1_5_addr : 6
		bram1_6_addr : 6
		bram1_7_addr : 6
		add_ln30 : 3
		bram1_0_load : 7
		bram1_1_load : 7
		bram1_2_load : 7
		bram1_3_load : 7
		bram1_4_load : 7
		bram1_5_load : 7
		bram1_6_load : 7
		bram1_7_load : 7
		store_ln28 : 3
	State 2
		bundle1_V : 1
		zext_ln30_1 : 2
		write_ln31 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    mux   |       bundle1_V_fu_276      |    0    |    42   |
|----------|-----------------------------|---------|---------|
|          |          j_V_fu_223         |    0    |    13   |
|    add   |         ret_V_fu_237        |    0    |    14   |
|          |       add_ln30_fu_265       |    0    |    11   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln1027_fu_217     |    0    |    9    |
|----------|-----------------------------|---------|---------|
|   read   | start_index_read_read_fu_84 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_90       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     trunc_ln1495_fu_201     |    0    |    0    |
|   trunc  |    trunc_ln1495_1_fu_205    |    0    |    0    |
|          |    trunc_ln1495_2_fu_233    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln1495_fu_229     |    0    |    0    |
|   zext   |       zext_ln30_fu_253      |    0    |    0    |
|          |      zext_ln30_1_fu_297     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       trunc_ln1_fu_243      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    89   |
|----------|-----------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|bram1_0|    1   |    0   |    0   |
|bram1_1|    1   |    0   |    0   |
|bram1_2|    1   |    0   |    0   |
|bram1_3|    1   |    0   |    0   |
|bram1_4|    1   |    0   |    0   |
|bram1_5|    1   |    0   |    0   |
|bram1_6|    1   |    0   |    0   |
|bram1_7|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    8   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln30_reg_353  |    3   |
|bram1_0_addr_reg_313|    3   |
|bram1_1_addr_reg_318|    3   |
|bram1_2_addr_reg_323|    3   |
|bram1_3_addr_reg_328|    3   |
|bram1_4_addr_reg_333|    3   |
|bram1_5_addr_reg_338|    3   |
|bram1_6_addr_reg_343|    3   |
|bram1_7_addr_reg_348|    3   |
| icmp_ln1027_reg_309|    1   |
|     rhs_reg_302    |    4   |
| zext_ln30_1_reg_358|    8   |
+--------------------+--------+
|        Total       |   40   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_90  |  p2  |   2  |   6  |   12   ||    9    |
| grp_access_fu_153 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_159 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_165 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_171 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_177 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_183 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_189 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_195 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   60   ||  14.292 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   89   |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |   14   |    -   |   81   |
|  Register |    -   |    -   |   40   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   14   |   40   |   170  |
+-----------+--------+--------+--------+--------+
