

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size c44c373903cb44b4c367ef920beee126  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_320_320/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_320_320/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_320_320/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_320_320/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_320_320/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_320_320/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x558cdda4649e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_320_320/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_320_320/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558cdda4e270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558cdda4e500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558cdda4e790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558cdda4ea20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558cdda4ecb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558cdda4ef40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558cdda4f1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558cdda4f460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558cdda4f6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558cdda4f960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558cdda4fbe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558cdda4fe60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558cdda500e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558cdda50360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558cdda505e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558cdda50860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558cdda50a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558cdda50ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558cdda50ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558cdda510e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558cdda51300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558cdda51520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558cdda51740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558cdda51960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558cdda51b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558cdda51da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558cdda51fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558cdda521e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558cdda52400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558cdda52620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558cdda52840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558cdda52a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558cddcea100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558cddcea140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558cddcea180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558cddcea1c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558cddce9380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558cddcea0e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558cdda55900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558cdda55920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558cddcea0e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558cdda55904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558cddcea0f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7fff34b67c10..

GPGPU-Sim PTX: cudaLaunch for 0x0x558cdda4649e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (32,3,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 66295
gpu_sim_insn = 51724288
gpu_ipc =     780.2140
gpu_tot_sim_cycle = 66295
gpu_tot_sim_insn = 51724288
gpu_tot_ipc =     780.2140
gpu_tot_issued_cta = 96
gpu_occupancy = 12.4541% 
gpu_tot_occupancy = 12.4541% 
max_total_param_size = 0
gpu_stall_dramfull = 1059
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.2677
partiton_level_parallism_total  =       9.2677
partiton_level_parallism_util =      21.0786
partiton_level_parallism_util_total  =      21.0786
L2_BW  =     335.7120 GB/Sec
L2_BW_total  =     335.7120 GB/Sec
gpu_total_sim_rate=158178

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 213
	L1D_cache_core[1]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 458
	L1D_cache_core[2]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[3]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 540
	L1D_cache_core[4]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 454
	L1D_cache_core[5]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 467
	L1D_cache_core[6]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[7]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 366
	L1D_cache_core[8]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 393
	L1D_cache_core[9]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[10]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 284
	L1D_cache_core[11]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 434
	L1D_cache_core[12]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[13]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 252
	L1D_cache_core[14]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 903
	L1D_cache_core[15]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 437
	L1D_cache_core[16]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 615
	L1D_cache_core[17]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 543
	L1D_cache_core[18]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 334
	L1D_cache_core[19]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 962
	L1D_cache_core[20]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[21]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 649
	L1D_cache_core[22]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 308
	L1D_cache_core[23]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 564
	L1D_cache_core[24]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 341
	L1D_cache_core[25]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 390
	L1D_cache_core[26]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394
	L1D_cache_core[27]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 443
	L1D_cache_core[28]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 538
	L1D_cache_core[29]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 738
	L1D_cache_core[30]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 276
	L1D_cache_core[31]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[32]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 581
	L1D_cache_core[33]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[34]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 775
	L1D_cache_core[35]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 768
	L1D_cache_core[36]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 333
	L1D_cache_core[37]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[38]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 223
	L1D_cache_core[39]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 453
	L1D_cache_core[40]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 539
	L1D_cache_core[41]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 352
	L1D_cache_core[42]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 292
	L1D_cache_core[43]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 361
	L1D_cache_core[44]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 817
	L1D_cache_core[45]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 629
	L1D_cache_core[46]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 893
	L1D_cache_core[47]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 248
	L1D_cache_core[48]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 660
	L1D_cache_core[49]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[50]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 854
	L1D_cache_core[51]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 680
	L1D_cache_core[52]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 184
	L1D_cache_core[53]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[54]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_cache_core[55]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[56]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 140
	L1D_cache_core[57]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 591
	L1D_cache_core[58]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 330
	L1D_cache_core[59]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 335
	L1D_cache_core[60]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 812
	L1D_cache_core[61]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 769
	L1D_cache_core[62]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 362
	L1D_cache_core[63]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 845
	L1D_cache_core[64]: Access = 9728, Miss = 9728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 9728, Miss = 9728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 9728, Miss = 9728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[67]: Access = 9728, Miss = 9728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 9728, Miss = 9728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 9728, Miss = 9728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 9728, Miss = 9728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 9728, Miss = 9728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 9728, Miss = 9728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 9728, Miss = 9728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 9728, Miss = 9728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 9728, Miss = 9728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 9728, Miss = 9728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 9728, Miss = 9728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 9728, Miss = 9728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 9728, Miss = 9728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 614400
	L1D_total_cache_misses = 614400
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 31288
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.141
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 450560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6075
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 163840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 450560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163840

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6075
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25213
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
2176, 2176, 2176, 2176, 2176, 2176, 2176, 2176, 
gpgpu_n_tot_thrd_icount = 53100544
gpgpu_n_tot_w_icount = 1659392
gpgpu_n_stall_shd_mem = 843332
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 450560
gpgpu_n_mem_write_global = 163840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 901120
gpgpu_n_store_insn = 327680
gpgpu_n_shmem_insn = 4513792
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 532480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 238848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 604484
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6339822	W0_Idle:978883	W0_Scoreboard:3798467	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1659392
single_issue_nums: WS0:414848	WS1:414848	WS2:414848	WS3:414848	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3604480 {8:450560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6553600 {40:163840,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18022400 {40:450560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1310720 {8:163840,}
maxmflatency = 2147 
max_icnt2mem_latency = 1973 
maxmrqlatency = 212 
max_icnt2sh_latency = 511 
averagemflatency = 691 
avg_icnt2mem_latency = 450 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 49 
mrq_lat_table:30940 	18115 	9228 	4189 	7293 	27935 	3089 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	45411 	178598 	284586 	105311 	494 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	40399 	56168 	72122 	78960 	124591 	188737 	53423 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	175351 	71373 	66691 	72856 	75733 	73171 	57694 	21531 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	29 	20 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        16        24        20        24        40        36        24        20        20        20        24        24        28        32        36 
dram[1]:        24        28        20        20        20        24        24        20        16        24        20        56        24        44        24        28 
dram[2]:        20        24        20        24        36        16        20        20        20        20        32        20        24        24        37        36 
dram[3]:        24        32        16        24        24        28        24        40        24        24        32        35        40        24        20        28 
dram[4]:        20        32        24        20        20        28        24        40        16        20        20        24        28        44        20        32 
dram[5]:        24        20        24        16        24        40        20        24        20        20        24        28        24        36        24        48 
dram[6]:        16        24        16        24        20        20        24        20        36        20        24        32        36        48        28        28 
dram[7]:        20        20        20        20        24        44        24        24        24        20        24        28        20        28        32        32 
dram[8]:        16        24        24        24        24        28        24        20        16        16        20        20        20        28        20        28 
dram[9]:        20        28        20        20        16        16        24        36        16        24        20        32        24        52        24        31 
dram[10]:        20        20        28        28        16        12        20        20        20        12        24        20        28        36        24        35 
dram[11]:        24        24        12        24        20        24        20        20        24        20        20        56        32        56        20        28 
dram[12]:        16        24        16        20        30        24        28        32        20        24        24        24        28        36        40        24 
dram[13]:        24        20        24        16        24        28        24        20        20        20        20        24        24        28        40        32 
dram[14]:        20        28        16        16        20        24        32        44        20        20        16        40        24        44        32        36 
dram[15]:        20        24        20        24        16        20        24        20        20        24        24        24        24        24        24        32 
dram[16]:        16        20        24        28        16        24        28        16        16        16        20        64        24        40        28        32 
dram[17]:        24        24        16        20        24        20        20        24        24        20        24        20        28        24        36        44 
dram[18]:        24        36        28        24        24        24        20        20        16        24        20        20        40        52        28        32 
dram[19]:        24        24        16        12        20        24        20        20        24        20        28        20        24        32        36        40 
dram[20]:        24        20        16        20        40        24        16        24        20        20        16        24        28        32        24        28 
dram[21]:        20        24        24        20        20        20        36        24        32        28        16        28        20        40        24        40 
dram[22]:        20        20        20        20        20        28        24        28        20        20        24        24        40        24        32        48 
dram[23]:        24        20        20        20        24        24        28        20        24        40        24        28        24        40        20        24 
dram[24]:        20        20        20        24        20        16        24        20        16        20        20        24        24        44        28        32 
dram[25]:        24        24        24        20        20        28        24        20        24        16        20        40        24        32        28        36 
dram[26]:        16        32        20        24        28        28        28        44        18        20        24        32        32        32        32        40 
dram[27]:        20        20        20        20        24        28        20        20        24        16        24        20        24        28        28        32 
dram[28]:        20        20        20        16        24        20        24        20        20        20        24        20        28        40        24        32 
dram[29]:        24        20        20        20        20        32        36        24        16        24        24        48        28        44        28        24 
dram[30]:        16        24        24        28        20        20        24        20        20        16        24        32        28        36        20        40 
dram[31]:        20        20        12        20        28        20        32        28        24        24        16        24        28        40        24        40 
maximum service time to same row:
dram[0]:      5822     23140      5823     28669     13378     21890     18425     13292      5895      6201     21778     15851     39948     19155     40173     13760 
dram[1]:      5891     28857      5862     23868      5953     11871     17245     18031     17688     12818     16057     25879     39615     18429     39872     14662 
dram[2]:      5782     40110      6048     24422     22937     13405     13757     13255     18746      6180     39543     13710     39636     19204      5911     19163 
dram[3]:      5823     39937      5848     29303     18063     12529     12164     18116     12772     13637     28930     23167     39826     18264      5811     14787 
dram[4]:      5788     40150      6044     21312      5927     11860     17285     13485      5912     12696     13895     13387     39996     23443     40127     18774 
dram[5]:      5819     39762      5866     23152     13395     13862      5904     13382      5952      6212     21124     14061     40039     24303     40214     23781 
dram[6]:      5818      5846      5819     18190     17735     11742     13565     17980     12527     13861     13894     18529     39846     23972     40078     14787 
dram[7]:      5796      5835      5875     24885     13541     12239      5896     12700      6032      6208     21275     13600     39717     14609     40013     19203 
dram[8]:      5884     40276      5812     18555     16977     12916      5916     13339      6223     18079     15975     13271     40022     19081     40391     18374 
dram[9]:      5799     39493      5924     22813     16658     12914     17301     12851      5944      5763     15594     19210     40167     24126     40479     16187 
dram[10]:      5891     21064      5938     23793     13503     12843     13553     12701      6144      5759     21476     13101     40022     18879     26105     18940 
dram[11]:      5934     23612      5800     18766     17590     13118     17598     12867     13965     13495     21500     29247     40126     24581     40272     14893 
dram[12]:      5850     29315      5964     24366     18182     13146     17924     12679     17800      6246     21558     18999     40074     23909     40293     14673 
dram[13]:      5847     29310      5799     23517     13605     14050     12095     14094      6152      6341     16579     13316     39836     23665     40173     23568 
dram[14]:      5852     40041      5811     21671     16956     12162     23594     12712      6056     13308     13678     24038     40336     24022     40105     14590 
dram[15]:      5968     40396      6338     24362      5879     13328     13314     12995      5918      5778     16224     13446     40202     14163     39762     18650 
dram[16]:      5915      5747      5900     18565      5827     12986     17538     17808     18010     12707     15452     40072     40083     23299     40283     14462 
dram[17]:      6047      5876      6081     23275     13601     18072      5815     13006     13297      6273     18031     13026     40388     18971     40127     19295 
dram[18]:      5903     28981      5906     18541     18457     12897     12199     13238      5783     13154     14049     18513     39835     24152     40166     18470 
dram[19]:      5960     24098      5927     24026     12751     13200     17923     12955     18637      6264     39722     13007     39906     19244     20829     18923 
dram[20]:      5883     21013      5919     23636     13556     13776      5811     12550     12664      5836     16530     14004     40313     19259     40901     18915 
dram[21]:      5864     29592      5931     18548      5851     12306     12957     13594      5810      5834     21368     13055     40180     23325     40467     16283 
dram[22]:      5879     40383      5919     24616     13327     17670     17574     12527     18420      6219     18424     13330     40393     14657     40551     19373 
dram[23]:      5867     39444      5920     18273     18160     12916     18175     13889     17862     13809     13696     18241     40306     28951     40493     14657 
dram[24]:      5874     23295      5915     23772     17852     17213     17260     17978     18017      5969     13893     18819     40598     19236     39504     14717 
dram[25]:      5895     29341      5903     18302     17212     17005      5883     14126      6522      6265     18773     13021     40477     18920     39283     18995 
dram[26]:      5883     28345      5907     21664     17273     13455     17951     18069     13055     13207     23542     19026     40539     19070     40635     18524 
dram[27]:      5887     24235     14131     23688     17979     18779     13620     13401      5823      5948     23238     13404     40394     18987     21640     18961 
dram[28]:      5898     21125      5989     23120     13089     14082      5827     14035      5882      6286     18475     16370     40369     19355     26000     23965 
dram[29]:      5923     23172      5880     23717      5799     13096     17629     13183     12993      5984     15263     26195     40329     24264     40563     15944 
dram[30]:      6020     24410      6422     24126     17526      5839     12966     12880      5876      5940     18302     13574     40021     23877     40059     23853 
dram[31]:      5887     24028      5884     18796     23081     13146     17981     13212     13749     13290     21466     18632     40329     19325     40688     14540 
average row accesses per activate:
dram[0]:  9.280000  6.740741 10.166667  8.727273  8.666667  8.518518 11.789474  8.615385  6.880000  8.695652 10.333333 10.200000 10.000000  9.789474 10.461538  7.916667 
dram[1]: 10.800000  7.615385  7.846154  7.826087 10.434783  8.384615  8.428572  6.588235  7.833333 10.095238  7.416667 10.526316 10.133333  8.636364  8.266666  9.764706 
dram[2]:  9.913043 10.000000  9.185185  6.703704  7.448276  7.862069  8.000000  7.866667  7.538462  9.142858 10.705882  7.769231 12.363636  6.680000  9.428572  9.047619 
dram[3]: 11.368421 10.000000  9.000000  7.440000 12.190476  8.740741  7.407407  7.862069  6.880000  8.142858  7.913043  7.481482 16.444445  9.900000 10.666667  7.217391 
dram[4]:  8.480000  6.827586 12.500000  8.000000 11.047619  7.862069  7.448276  7.793103  7.360000 10.000000  6.960000  6.562500 12.727273 11.875000  7.647059  9.789474 
dram[5]: 10.545455  7.750000 10.434783  7.384615 10.666667  9.076923  9.833333  9.000000  7.636364  9.636364  7.071429  7.642857 11.636364  8.476191 10.000000 10.111111 
dram[6]:  9.384615  8.307693  9.333333  7.666667  9.384615  7.125000  7.851852  8.320000  8.761905 10.000000  7.760000  7.448276 13.090909 12.000000  7.411765  7.363636 
dram[7]:  9.500000  8.842105 10.909091  6.064516  8.480000  7.483871 12.666667  7.500000  7.692307  9.473684  7.583333  7.259259 11.333333  8.190476  8.666667  7.307693 
dram[8]: 10.285714  7.360000 11.238095  8.250000  8.413794  8.720000 12.666667  7.655172  6.857143  7.407407  7.666667  7.096774  8.933333  6.461538 12.363636  7.120000 
dram[9]:  9.440000  8.000000  8.740741  6.592593  7.448276  6.606061  6.933333  7.312500  8.000000  9.714286  7.680000  7.692307 15.333333 12.500000 10.909091  9.789474 
dram[10]:  9.904762  7.000000  9.833333  7.333333  9.280000  8.000000  8.800000  8.153846  7.680000  7.333333  8.476191  6.933333 11.692307 10.352942 10.307693  8.000000 
dram[11]: 12.421053  8.583333  7.555555  6.571429  8.153846  8.714286  7.733333 10.086957 10.588235  9.739130  8.285714  8.320000 11.636364 12.000000  8.714286 11.058824 
dram[12]: 10.727273  7.461538  8.909091  6.066667  8.666667  8.222222  8.800000  7.379310  8.181818 13.333333  8.090909  6.580645 11.454545 10.555555 11.230769  7.440000 
dram[13]: 12.000000  6.740741  9.833333  5.540541  9.384615  9.304348 12.631579  7.548387  8.571428  9.391304  6.642857  5.846154 11.230769 10.333333 12.545455  8.736842 
dram[14]:  9.230769  7.642857  6.375000  6.740741  8.258064  7.800000  9.217391  8.846154  8.842105  8.153846  7.360000  8.960000 14.000000 10.000000  8.000000  9.142858 
dram[15]:  9.272727 11.125000 11.238095  7.071429  9.833333  7.266667  8.769231  6.529412  8.200000  8.500000  7.230769  7.714286 11.538462  9.176471 10.153846  9.142858 
dram[16]:  9.440000  8.000000 13.066667  8.250000  8.740741  7.448276 12.421053  6.838710  6.769231  7.857143  7.120000 12.800000 11.230769 10.625000  9.571428  8.631579 
dram[17]: 12.444445  8.000000  8.133333  7.307693 12.666667  9.440000 11.333333 10.000000  6.923077  8.500000  7.615385  9.217391 11.454545  7.321429 12.545455 10.444445 
dram[18]:  9.440000  8.480000 13.411765  7.615385 11.047619  8.714286  9.333333  8.320000  6.000000 10.000000  8.000000  7.310345 18.000000 11.625000 10.909091  8.571428 
dram[19]: 11.000000  8.000000  7.466667  5.636364 11.368421  8.615385  9.037037  7.612903  8.869565  8.320000  8.190476  6.838710  8.625000  7.727273  8.800000  7.520000 
dram[20]: 11.238095  7.680000  8.285714  7.360000 11.047619  8.000000  8.960000  6.611111  7.500000 10.095238  8.333333  7.923077 10.000000  7.916667  9.600000  8.000000 
dram[21]: 10.600000  7.259259  9.391304  6.620690  9.636364  7.714286  8.615385  7.357143  7.826087 11.333333  6.461538  7.461538  9.866667  9.666667  8.533334 11.058824 
dram[22]:  9.454545  7.652174  8.615385  7.076923  9.714286  8.000000  8.428572  7.085714  8.166667 10.105263  9.200000  7.571429 13.000000  6.785714 11.272727 12.666667 
dram[23]: 10.909091  8.320000 10.800000  9.142858  8.714286  7.866667  8.800000  8.320000  7.478261 12.000000  7.478261  8.000000 12.909091 11.625000  9.142858  7.909091 
dram[24]: 11.272727  7.071429 10.476191  9.400000  8.461538  6.823529  8.153846  7.642857  6.615385  8.160000 10.222222  8.320000 10.923077  8.333333  8.400000  9.238095 
dram[25]:  9.043478  7.153846  9.666667  7.680000  9.538462  9.440000 13.111111  8.344828  7.809524  8.333333  7.809524  7.821429  7.600000  7.666667 11.818182  8.142858 
dram[26]: 10.333333  6.545455  7.692307  8.260870  7.200000  8.888889  8.769231  9.000000  7.333333  8.640000  8.571428  9.043478 10.769231 11.375000  9.000000 10.315789 
dram[27]: 10.000000  7.520000  9.076923  7.357143 10.080000  9.000000  9.666667  7.379310  8.000000  8.761905  9.473684  8.640000  9.333333  9.764706  8.800000  9.263158 
dram[28]:  8.800000  7.461538  7.393939  7.259259  8.275862  8.833333  9.333333  8.413794  9.333333  9.333333  7.826087  7.379310  8.625000  8.086957  8.400000  8.190476 
dram[29]: 10.608696  6.965517  9.043478  7.200000  9.272727  8.769231  9.454545  6.875000  8.571428 10.666667  8.545455  9.950000 10.615385 14.142858  9.785714  7.384615 
dram[30]:  8.320000  7.384615  9.037037  6.827586  9.440000 11.157895  8.285714  6.555555  9.400000  9.454545  8.285714  8.833333 10.769231  9.555555  9.923077  9.777778 
dram[31]:  9.440000  7.034483  7.428571  8.285714  8.142858  7.393939  9.391304  8.461538  9.684211 10.181818  6.689655  6.800000 10.461538 10.400000  9.692307 11.750000 
average row locality = 100866/11691 = 8.627663
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       232       176       244       188       208       228       224       216       172       200       180       200       112       164       132       180 
dram[1]:       216       192       204       176       240       216       236       216       188       212       172       196       144       168       120       156 
dram[2]:       228       176       248       176       216       228       232       232       196       192       176       192       128       144       132       176 
dram[3]:       216       196       216       180       256       236       200       224       172       228       176       192       140       176       128       152 
dram[4]:       212       196       200       176       232       224       216       224       184       220       168       200       132       172       124       176 
dram[5]:       232       184       240       184       224       232       236       232       168       212       192       204       120       160       124       172 
dram[6]:       244       216       196       180       244       224       212       204       184       220       188       204       136       172       120       152 
dram[7]:       228       168       240       184       212       228       228       236       200       180       176       184       128       152       124       180 
dram[8]:       216       180       236       192       244       216       228       220       192       200       180       208       124       148       132       168 
dram[9]:       236       212       236       172       216       216       208       232       184       204       188       188       128       180       116       176 
dram[10]:       208       176       236       212       232       208       220       212       192       220       172       200       144       156       128       164 
dram[11]:       236       200       204       176       212       244       232       232       180       224       168       200       120       172       116       176 
dram[12]:       236       188       196       176       208       220       220       212       180       200       176       188       120       172       140       176 
dram[13]:       240       176       236       200       244       212       240       232       180       216       184       212       140       136       132       156 
dram[14]:       240       212       204       172       256       232       212       228       168       212       180       212       120       180       116       180 
dram[15]:       204       176       236       188       236       216       228       220       164       204       184       204       144       136       128       180 
dram[16]:       236       200       196       188       236       216       236       212       176       220       172       184       136       148       128       152 
dram[17]:       224       184       244       180       228       236       204       240       180       204       192       204       116       184       132       176 
dram[18]:       236       208       228       188       232       244       196       208       156       200       172       200       116       168       116       168 
dram[19]:       220       172       224       176       216       224       244       236       204       208       168       200       128       152       128       176 
dram[20]:       236       184       232       176       232       220       224       236       180       212       196       200       128       176       140       156 
dram[21]:       212       188       216       184       212       212       224       204       180       204       164       188       136       160       124       176 
dram[22]:       208       168       224       176       204       212       236       248       196       192       180       204       120       172       120       180 
dram[23]:       240       200       216       184       244       232       220       208       172       216       168       208       132       168       124       164 
dram[24]:       248       192       220       180       220       228       212       212       172       204       184       200       136       176       120       184 
dram[25]:       208       180       232       184       248       232       236       240       164       200       164       212       108       160       124       160 
dram[26]:       248       208       200       180       216       240       228       232       176       216       176       200       132       164       140       184 
dram[27]:       220       180       236       196       252       216       232       212       176       184       176       208       132       148       128       164 
dram[28]:       220       184       244       192       240       212       224       240       168       224       172       208       132       164       124       160 
dram[29]:       244       192       208       176       204       228       208       216       180       224       180       192       132       176       136       180 
dram[30]:       208       184       244       192       236       212       232       232       188       208       168       204       136       148       124       168 
dram[31]:       236       196       208       168       228       244       216       216       184       224       188       196       132       184       120       180 
total dram reads = 98500
bank skew: 256/108 = 2.37
chip skew: 3140/2984 = 1.05
number of total write accesses:
dram[0]:         0        24         0        16         0         8         0        32         0         0        24        16        32        88        16        40 
dram[1]:         0        24         0        16         0         8         0        32         0         0        24        16        32        88        16        40 
dram[2]:         0        16         0        20         0         0         0        16         0         0        24        40        32        92         0        56 
dram[3]:         0        16         0        24         0         0         0        16         0         0        24        40        32        88         0        56 
dram[4]:         0         8         0        32         0        16         0         8         0         0        24        40        32        72        24        40 
dram[5]:         0         8         0        32         0        16         0         8         0         0        24        40        32        72        24        40 
dram[6]:         0         0         0        16         0        16         0        16         0         0        24        48        32        80        24        40 
dram[7]:         0         0         0        16         0        16         0        16         0         0        24        48        32        80        24        40 
dram[8]:         0        16         0        24         0         8         0         8         0         0        16        48        40        80        16        40 
dram[9]:         0        16         0        24         0         8         0         8         0         0        16        48        40        80        16        40 
dram[10]:         0        24         0        32         0         0         0         0         0         0        24        32        32        80        24        48 
dram[11]:         0        24         0        32         0         0         0         0         0         0        24        32        32        80        24        48 
dram[12]:         0        24         0        24         0         8         0         8         0         0         8        64        24        72        24        40 
dram[13]:         0        24         0        20         0         8         0         8         0         0         8        64        24        76        24        40 
dram[14]:         0         8         0        40         0         8         0         8         0         0        16        48        24        80        16        48 
dram[15]:         0         8         0        40         0         8         0         8         0         0        16        48        24        80        16        48 
dram[16]:         0         0         0        40         0         0         0         0         0         0        24        32        40        88        24        48 
dram[17]:         0         0         0        40         0         0         0         0         0         0        24        32        40        84        24        48 
dram[18]:         0        16         0        40         0         0         0         0         0         0        16        48        40        72        16        48 
dram[19]:         0        16         0        40         0         0         0         0         0         0        16        48        40        72        16        48 
dram[20]:         0        32         0        32         0        16         0         8         0         0        16        24        48        56        16        48 
dram[21]:         0        32         0        32         0        16         0         8         0         0        16        24        48        56        16        48 
dram[22]:         0        32         0        32         0        16         0         0         0         0        16        32        40        72        16        40 
dram[23]:         0        32         0        32         0        16         0         0         0         0        16        32        40        72        16        40 
dram[24]:         0        24         0        32         0        16         0         8         0         0         0        32        24        96        24        40 
dram[25]:         0        24         0        32         0        16         0         8         0         0         0        28        24        96        24        44 
dram[26]:         0        32         0        40         0         0         0         8         0         0        16        32        32        72        16        48 
dram[27]:         0        32         0        40         0         0         0         8         0         0        16        32        32        72        16        48 
dram[28]:         0        40         0        16         0         0         0        16         0         0        32        24        24        88         8        48 
dram[29]:         0        40         0        16         0         0         0        16         0         0        32        28        24        88         4        48 
dram[30]:         0        32         0        24         0         0         0        16         0         0        24        32        16        96        20        32 
dram[31]:         0        32         0        24         0         0         0        16         0         0        24        32        16        96        24        32 
total dram writes = 9464
min_bank_accesses = 0!
chip skew: 296/292 = 1.01
average mf latency per bank:
dram[0]:       2080      2502      2186      2580      2580      2370      2606      2368     13316     12794      6200      5773      2262      1369      2377      1679
dram[1]:       2100      2253      2497      2737      2253      2408      2358      2262     13206     11205      8901      6883      1794      1354      2492      1775
dram[2]:       2065      2545      2069      2578      2459      2484      2482      2222     11352     13413      7122      5509      1899      1380      2607      1592
dram[3]:       2282      2305      2500      2626      2148      2389      2874      2383     14752     10684      7809      5565      1883      1331      2726      1760
dram[4]:       2221      2423      2538      2537      2334      2310      2583      2461     14047     11543      8968      5912      1941      1381      2439      1680
dram[5]:       2119      2579      2170      2411      2400      2360      2470      2452     13935     11676      5853      5320      2072      1413      2399      1741
dram[6]:       1959      2179      2573      2690      2208      2343      2557      2629     12758     10546      7241      5453      1866      1303      2376      1871
dram[7]:       2036      2844      2107      2605      2514      2321      2339      2237     11680     15167      7038      6052      1939      1351      2294      1634
dram[8]:       2139      2472      2320      2591      2254      2485      2546      2589     12248     13236      8326      4592      2183      1632      2323      1726
dram[9]:       1843      2018      2208      2695      2427      2437      2633      2381     12535     11022      7038      6355      1902      1326      2298      1539
dram[10]:       2229      2362      2320      2194      2267      2633      2587      2813     12613     12033      7254      5777      1984      1532      2159      1645
dram[11]:       1846      1963      2481      2501      2463      2126      2386      2513     12838     10459      8499      5505      2121      1354      2246      1437
dram[12]:       1888      2145      2596      2597      2514      2298      2499      2634     13622     11252      7789      6097      2245      1369      1970      1496
dram[13]:       1947      2420      2354      2535      2239      2443      2423      2460     13010     12214      7566      4292      2133      1689      2179      1833
dram[14]:       1865      2064      2559      2493      2143      2171      2620      2464     13597     11310      7818      4875      2187      1328      2344      1464
dram[15]:       2319      2543      2293      2456      2355      2398      2525      2637     15623     13052      7208      5213      2089      1626      2330      1534
dram[16]:       1958      2359      2718      2459      2193      2434      2308      2684     13680     11338      7423      7079      1902      1572      2199      1701
dram[17]:       2221      2664      2291      2560      2323      2325      2805      2616     12806     12252      6366      4984      2269      1442      2296      1658
dram[18]:       1988      2027      2360      2483      2221      2110      2744      2765     15600     12441      8089      5042      2192      1491      2530      1575
dram[19]:       2174      2582      2348      2589      2381      2360      2319      2436     10620     12085      7639      5095      2070      1602      2367      1592
dram[20]:       2082      2253      2328      2685      2262      2310      2525      2419     12460     11976      6201      5436      1946      1624      2322      1759
dram[21]:       2144      2079      2378      2565      2435      2261      2445      2600     13330     12574      8872      6682      1865      1641      2386      1497
dram[22]:       2340      2383      2402      2660      2563      2311      2353      2293     11528     13011      7093      5326      2138      1524      2497      1570
dram[23]:       2053      2017      2576      2622      2150      2173      2498      2774     14702     10916      8389      5141      2026      1594      2472      1753
dram[24]:       1929      2256      2363      2436      2371      2213      2536      2541     13841     11185      7115      5796      2149      1292      2396      1704
dram[25]:       2282      2486      2390      2492      2233      2219      2458      2316     13854     12888     10219      5183      2744      1431      2467      1905
dram[26]:       1908      2153      2753      2413      2581      2302      2472      2346     13942     10848      7653      5833      2099      1462      2243      1636
dram[27]:       2250      2474      2392      2266      2197      2549      2544      2602     13365     14321      7187      5434      2211      1602      2529      1874
dram[28]:       2157      2270      2215      2536      2202      2588      2501      2181     13014     10661      7559      4787      2193      1395      2731      1814
dram[29]:       1945      2114      2472      2768      2573      2390      2612      2401     13722     10349      6277      6744      2104      1298      2407      1601
dram[30]:       2384      2418      2280      2585      2296      2611      2507      2345     12379     12833      7932      5630      2324      1443      2521      1934
dram[31]:       2024      2224      2544      2792      2340      2263      2578      2442     11980     10390      7211      5749      2263      1248      2377      1810
maximum mf latency per bank:
dram[0]:       1339      1314      1286      1190      1514      1388      1404      1394      1481      2005      1352      1321      1006       948      1462      1263
dram[1]:       1309      1314      1280      1218      1502      1389      1386      1389      2136      2093      1865      1943      1018       893      1444      1263
dram[2]:       1406      1431      1387      1221      1535      1411      1369      1408      1445      2085      1941      1414       981      1014      1371      1243
dram[3]:       1371      1438      1415      1220      1490      1409      1369      1408      2129      1558      1831      1938      1066      1056      1387      1244
dram[4]:       1442      1280      1296      1254      1402      1419      1426      1408      2138      2124      1973      1943       895       843      1440      1298
dram[5]:       1447      1281      1275      1288      1422      1393      1412      1411      1480      1721      1461      1397       875       971      1433      1297
dram[6]:       1404      1287      1326      1193      1491      1442      1343      1383      2134      1544      1866      1943       906       869      1173      1192
dram[7]:       1400      1286      1328      1181      1521      1432      1344      1381      1687      2094      1980      1812       929       860      1175      1208
dram[8]:       1106      1213      1433      1315      1337      1322      1514      1377      1523      2114      1929      1331      1205      1283      1053       917
dram[9]:       1106      1213      1438      1309      1337      1351      1510      1379      2126      1455      1300      1903      1176      1291      1052       911
dram[10]:       1259      1061      1413      1312      1342      1390      1447      1482      1945      2124      1903      1904      1085      1167      1000       952
dram[11]:       1261      1054      1405      1313      1333      1414      1425      1435      1680      1618      1907      1635      1091      1179       990       949
dram[12]:       1145      1129      1443      1465      1381      1398      1505      1432      2127      1499      1461      1902      1388      1200      1171       937
dram[13]:       1146      1129      1453      1463      1381      1369      1509      1425      1495      2125      1911      1364      1387      1238      1178       934
dram[14]:       1212      1043      1394      1447      1371      1379      1417      1408      1672      1604      1931      1656      1187      1147      1019      1142
dram[15]:       1228      1086      1414      1460      1352      1378      1414      1407      2121      2124      1912      1888      1219      1167      1018      1147
dram[16]:       1264      1165      1514      1413      1480      1442      1413      1451      1817      2127      1674      1936      1156      1158      1271      1081
dram[17]:       1263      1168      1512      1407      1467      1463      1402      1455      1439      1758      1936      1480      1146      1173      1281      1075
dram[18]:       1318      1185      1507      1369      1421      1418      1416      1354      2096      2124      1786      1920      1003      1188      1197      1143
dram[19]:       1303      1173      1528      1374      1437      1458      1389      1354      1369      2076      1950      1838      1021      1208      1231      1146
dram[20]:       1383      1293      1391      1427      1526      1274      1426      1470      1481      1754      1745      1516      1111      1134      1198      1096
dram[21]:       1371      1287      1414      1416      1525      1271      1463      1470      2133      2139      1764      1904      1116      1134      1203      1121
dram[22]:       1399      1236      1524      1377      1501      1440      1399      1286      1423      2047      1910      1467      1094      1215      1150      1089
dram[23]:       1398      1251      1510      1357      1513      1429      1424      1311      2147      1459      1724      1592      1078      1217      1150      1089
dram[24]:       1369      1350      1388      1377      1479      1429      1707      1463      2137      2137      1436      1475      1087       951      1263      1181
dram[25]:       1380      1360      1392      1387      1458      1443      1700      1464      1608      2005      1973      1875      1092      1018      1272      1182
dram[26]:       1394      1312      1406      1429      1445      1341      1566      1505      2135      1682      1401      1821      1149       935      1286      1366
dram[27]:       1401      1326      1406      1426      1441      1371      1586      1512      1943      2138      1636      1881      1107       944      1272      1366
dram[28]:       1449      1403      1310      1358      1422      1371      1683      1454      1708      1996      1898      1287      1126       955      1309      1277
dram[29]:       1489      1426      1323      1381      1401      1391      1712      1447      2092      1740      1378      1925      1161       938      1295      1277
dram[30]:       1392      1335      1359      1354      1422      1306      1486      1522      1653      2136      1927      1812      1107      1008      1197      1319
dram[31]:       1370      1374      1367      1364      1424      1297      1469      1484      1645      1739      1384      1931      1104       998      1211      1337
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45959 n_act=348 n_pre=332 n_ref_event=0 n_req=3130 n_rd=3056 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06734
n_activity=10031 dram_eff=0.3342
bk0: 232a 48942i bk1: 176a 48819i bk2: 244a 48828i bk3: 188a 48877i bk4: 208a 48912i bk5: 228a 48881i bk6: 224a 49033i bk7: 216a 48732i bk8: 172a 48940i bk9: 200a 48993i bk10: 180a 49109i bk11: 200a 49069i bk12: 112a 49321i bk13: 164a 48843i bk14: 132a 49265i bk15: 180a 48805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888818
Row_Buffer_Locality_read = 0.893652
Row_Buffer_Locality_write = 0.689189
Bank_Level_Parallism = 1.977715
Bank_Level_Parallism_Col = 1.666224
Bank_Level_Parallism_Ready = 1.287888
write_to_read_ratio_blp_rw_average = 0.122244
GrpLevelPara = 1.427222 

BW Util details:
bwutil = 0.067336 
total_CMD = 49780 
util_bw = 3352 
Wasted_Col = 3543 
Wasted_Row = 1317 
Idle = 41568 

BW Util Bottlenecks: 
RCDc_limit = 2584 
RCDWRc_limit = 177 
WTRc_limit = 108 
RTWc_limit = 405 
CCDLc_limit = 1861 
rwq = 0 
CCDLc_limit_alone = 1835 
WTRc_limit_alone = 85 
RTWc_limit_alone = 402 

Commands details: 
total_CMD = 49780 
n_nop = 45959 
Read = 3056 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 348 
n_pre = 332 
n_ref = 0 
n_req = 3130 
total_req = 3352 

Dual Bus Interface Util: 
issued_total_row = 680 
issued_total_col = 3352 
Row_Bus_Util =  0.013660 
CoL_Bus_Util = 0.067336 
Either_Row_CoL_Bus_Util = 0.076758 
Issued_on_Two_Bus_Simul_Util = 0.004239 
issued_two_Eff = 0.055221 
queue_avg = 0.703917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.703917
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45974 n_act=363 n_pre=347 n_ref_event=0 n_req=3126 n_rd=3052 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06726
n_activity=10123 dram_eff=0.3307
bk0: 216a 49019i bk1: 192a 48766i bk2: 204a 48910i bk3: 176a 48935i bk4: 240a 48816i bk5: 216a 48835i bk6: 236a 48798i bk7: 216a 48423i bk8: 188a 48919i bk9: 212a 49041i bk10: 172a 48939i bk11: 196a 49111i bk12: 144a 49181i bk13: 168a 48731i bk14: 120a 49250i bk15: 156a 48894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883877
Row_Buffer_Locality_read = 0.887942
Row_Buffer_Locality_write = 0.716216
Bank_Level_Parallism = 2.112062
Bank_Level_Parallism_Col = 1.730638
Bank_Level_Parallism_Ready = 1.297491
write_to_read_ratio_blp_rw_average = 0.142027
GrpLevelPara = 1.457559 

BW Util details:
bwutil = 0.067256 
total_CMD = 49780 
util_bw = 3348 
Wasted_Col = 3488 
Wasted_Row = 1231 
Idle = 41713 

BW Util Bottlenecks: 
RCDc_limit = 2522 
RCDWRc_limit = 157 
WTRc_limit = 99 
RTWc_limit = 495 
CCDLc_limit = 1816 
rwq = 0 
CCDLc_limit_alone = 1792 
WTRc_limit_alone = 95 
RTWc_limit_alone = 475 

Commands details: 
total_CMD = 49780 
n_nop = 45974 
Read = 3052 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 363 
n_pre = 347 
n_ref = 0 
n_req = 3126 
total_req = 3348 

Dual Bus Interface Util: 
issued_total_row = 710 
issued_total_col = 3348 
Row_Bus_Util =  0.014263 
CoL_Bus_Util = 0.067256 
Either_Row_CoL_Bus_Util = 0.076456 
Issued_on_Two_Bus_Simul_Util = 0.005062 
issued_two_Eff = 0.066211 
queue_avg = 0.758035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.758035
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45928 n_act=373 n_pre=357 n_ref_event=0 n_req=3146 n_rd=3072 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06766
n_activity=9644 dram_eff=0.3492
bk0: 228a 48957i bk1: 176a 49144i bk2: 248a 48877i bk3: 176a 48849i bk4: 216a 48831i bk5: 228a 48784i bk6: 232a 48768i bk7: 232a 48677i bk8: 196a 48940i bk9: 192a 49076i bk10: 176a 49138i bk11: 192a 48812i bk12: 128a 49331i bk13: 144a 48725i bk14: 132a 49295i bk15: 176a 48871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881437
Row_Buffer_Locality_read = 0.886719
Row_Buffer_Locality_write = 0.662162
Bank_Level_Parallism = 2.099581
Bank_Level_Parallism_Col = 1.690365
Bank_Level_Parallism_Ready = 1.238124
write_to_read_ratio_blp_rw_average = 0.113883
GrpLevelPara = 1.470615 

BW Util details:
bwutil = 0.067658 
total_CMD = 49780 
util_bw = 3368 
Wasted_Col = 3401 
Wasted_Row = 1114 
Idle = 41897 

BW Util Bottlenecks: 
RCDc_limit = 2590 
RCDWRc_limit = 180 
WTRc_limit = 130 
RTWc_limit = 325 
CCDLc_limit = 1856 
rwq = 0 
CCDLc_limit_alone = 1812 
WTRc_limit_alone = 105 
RTWc_limit_alone = 306 

Commands details: 
total_CMD = 49780 
n_nop = 45928 
Read = 3072 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 373 
n_pre = 357 
n_ref = 0 
n_req = 3146 
total_req = 3368 

Dual Bus Interface Util: 
issued_total_row = 730 
issued_total_col = 3368 
Row_Bus_Util =  0.014665 
CoL_Bus_Util = 0.067658 
Either_Row_CoL_Bus_Util = 0.077380 
Issued_on_Two_Bus_Simul_Util = 0.004942 
issued_two_Eff = 0.063863 
queue_avg = 0.705504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.705504
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45901 n_act=359 n_pre=343 n_ref_event=0 n_req=3162 n_rd=3088 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06798
n_activity=10319 dram_eff=0.3279
bk0: 216a 49137i bk1: 196a 49053i bk2: 216a 48947i bk3: 180a 48920i bk4: 256a 48980i bk5: 236a 48807i bk6: 200a 48909i bk7: 224a 48730i bk8: 172a 48961i bk9: 228a 48843i bk10: 176a 48970i bk11: 192a 48779i bk12: 140a 49392i bk13: 176a 48698i bk14: 128a 49386i bk15: 152a 48801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886464
Row_Buffer_Locality_read = 0.891839
Row_Buffer_Locality_write = 0.662162
Bank_Level_Parallism = 1.962856
Bank_Level_Parallism_Col = 1.642805
Bank_Level_Parallism_Ready = 1.198286
write_to_read_ratio_blp_rw_average = 0.136888
GrpLevelPara = 1.444005 

BW Util details:
bwutil = 0.067979 
total_CMD = 49780 
util_bw = 3384 
Wasted_Col = 3573 
Wasted_Row = 1362 
Idle = 41461 

BW Util Bottlenecks: 
RCDc_limit = 2593 
RCDWRc_limit = 193 
WTRc_limit = 97 
RTWc_limit = 527 
CCDLc_limit = 1828 
rwq = 0 
CCDLc_limit_alone = 1801 
WTRc_limit_alone = 97 
RTWc_limit_alone = 500 

Commands details: 
total_CMD = 49780 
n_nop = 45901 
Read = 3088 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 359 
n_pre = 343 
n_ref = 0 
n_req = 3162 
total_req = 3384 

Dual Bus Interface Util: 
issued_total_row = 702 
issued_total_col = 3384 
Row_Bus_Util =  0.014102 
CoL_Bus_Util = 0.067979 
Either_Row_CoL_Bus_Util = 0.077923 
Issued_on_Two_Bus_Simul_Util = 0.004158 
issued_two_Eff = 0.053364 
queue_avg = 0.700542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.700542
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45937 n_act=368 n_pre=352 n_ref_event=0 n_req=3130 n_rd=3056 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06734
n_activity=9922 dram_eff=0.3378
bk0: 212a 48960i bk1: 196a 48816i bk2: 200a 49167i bk3: 176a 48826i bk4: 232a 49040i bk5: 224a 48643i bk6: 216a 48800i bk7: 224a 48664i bk8: 184a 48999i bk9: 220a 49023i bk10: 168a 48946i bk11: 200a 48667i bk12: 132a 49318i bk13: 172a 48860i bk14: 124a 49179i bk15: 176a 48978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882428
Row_Buffer_Locality_read = 0.886780
Row_Buffer_Locality_write = 0.702703
Bank_Level_Parallism = 2.083728
Bank_Level_Parallism_Col = 1.699777
Bank_Level_Parallism_Ready = 1.230310
write_to_read_ratio_blp_rw_average = 0.140213
GrpLevelPara = 1.479375 

BW Util details:
bwutil = 0.067336 
total_CMD = 49780 
util_bw = 3352 
Wasted_Col = 3478 
Wasted_Row = 1196 
Idle = 41754 

BW Util Bottlenecks: 
RCDc_limit = 2657 
RCDWRc_limit = 154 
WTRc_limit = 111 
RTWc_limit = 541 
CCDLc_limit = 1717 
rwq = 0 
CCDLc_limit_alone = 1699 
WTRc_limit_alone = 111 
RTWc_limit_alone = 523 

Commands details: 
total_CMD = 49780 
n_nop = 45937 
Read = 3056 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 368 
n_pre = 352 
n_ref = 0 
n_req = 3130 
total_req = 3352 

Dual Bus Interface Util: 
issued_total_row = 720 
issued_total_col = 3352 
Row_Bus_Util =  0.014464 
CoL_Bus_Util = 0.067336 
Either_Row_CoL_Bus_Util = 0.077200 
Issued_on_Two_Bus_Simul_Util = 0.004600 
issued_two_Eff = 0.059589 
queue_avg = 0.726557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.726557
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45894 n_act=355 n_pre=339 n_ref_event=0 n_req=3190 n_rd=3116 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06854
n_activity=9883 dram_eff=0.3452
bk0: 232a 48995i bk1: 184a 48958i bk2: 240a 48964i bk3: 184a 48789i bk4: 224a 49031i bk5: 232a 48751i bk6: 236a 48899i bk7: 232a 48897i bk8: 168a 49076i bk9: 212a 48998i bk10: 192a 48828i bk11: 204a 48764i bk12: 120a 49369i bk13: 160a 48788i bk14: 124a 49251i bk15: 172a 48922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888715
Row_Buffer_Locality_read = 0.894095
Row_Buffer_Locality_write = 0.662162
Bank_Level_Parallism = 2.012772
Bank_Level_Parallism_Col = 1.659876
Bank_Level_Parallism_Ready = 1.221571
write_to_read_ratio_blp_rw_average = 0.114110
GrpLevelPara = 1.450841 

BW Util details:
bwutil = 0.068542 
total_CMD = 49780 
util_bw = 3412 
Wasted_Col = 3484 
Wasted_Row = 1247 
Idle = 41637 

BW Util Bottlenecks: 
RCDc_limit = 2586 
RCDWRc_limit = 166 
WTRc_limit = 46 
RTWc_limit = 482 
CCDLc_limit = 1846 
rwq = 0 
CCDLc_limit_alone = 1823 
WTRc_limit_alone = 46 
RTWc_limit_alone = 459 

Commands details: 
total_CMD = 49780 
n_nop = 45894 
Read = 3116 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 355 
n_pre = 339 
n_ref = 0 
n_req = 3190 
total_req = 3412 

Dual Bus Interface Util: 
issued_total_row = 694 
issued_total_col = 3412 
Row_Bus_Util =  0.013941 
CoL_Bus_Util = 0.068542 
Either_Row_CoL_Bus_Util = 0.078063 
Issued_on_Two_Bus_Simul_Util = 0.004419 
issued_two_Eff = 0.056613 
queue_avg = 0.681961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.681961
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45921 n_act=370 n_pre=354 n_ref_event=0 n_req=3170 n_rd=3096 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06814
n_activity=9868 dram_eff=0.3437
bk0: 244a 48900i bk1: 216a 48876i bk2: 196a 49104i bk3: 180a 48777i bk4: 244a 48827i bk5: 224a 48512i bk6: 212a 48868i bk7: 204a 48803i bk8: 184a 49104i bk9: 220a 49026i bk10: 188a 48916i bk11: 204a 48746i bk12: 136a 49353i bk13: 172a 48823i bk14: 120a 49190i bk15: 152a 48894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883281
Row_Buffer_Locality_read = 0.887920
Row_Buffer_Locality_write = 0.689189
Bank_Level_Parallism = 2.130490
Bank_Level_Parallism_Col = 1.730423
Bank_Level_Parallism_Ready = 1.221108
write_to_read_ratio_blp_rw_average = 0.133268
GrpLevelPara = 1.481848 

BW Util details:
bwutil = 0.068140 
total_CMD = 49780 
util_bw = 3392 
Wasted_Col = 3386 
Wasted_Row = 1169 
Idle = 41833 

BW Util Bottlenecks: 
RCDc_limit = 2605 
RCDWRc_limit = 146 
WTRc_limit = 57 
RTWc_limit = 585 
CCDLc_limit = 1739 
rwq = 0 
CCDLc_limit_alone = 1722 
WTRc_limit_alone = 56 
RTWc_limit_alone = 569 

Commands details: 
total_CMD = 49780 
n_nop = 45921 
Read = 3096 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 370 
n_pre = 354 
n_ref = 0 
n_req = 3170 
total_req = 3392 

Dual Bus Interface Util: 
issued_total_row = 724 
issued_total_col = 3392 
Row_Bus_Util =  0.014544 
CoL_Bus_Util = 0.068140 
Either_Row_CoL_Bus_Util = 0.077521 
Issued_on_Two_Bus_Simul_Util = 0.005163 
issued_two_Eff = 0.066598 
queue_avg = 0.724930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.72493
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45935 n_act=372 n_pre=356 n_ref_event=0 n_req=3122 n_rd=3048 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06718
n_activity=9989 dram_eff=0.3348
bk0: 228a 48962i bk1: 168a 49149i bk2: 240a 49019i bk3: 184a 48713i bk4: 212a 48921i bk5: 228a 48696i bk6: 228a 49088i bk7: 236a 48610i bk8: 200a 48984i bk9: 180a 49144i bk10: 176a 48959i bk11: 184a 48817i bk12: 128a 49322i bk13: 152a 48904i bk14: 124a 49233i bk15: 180a 48761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880846
Row_Buffer_Locality_read = 0.886811
Row_Buffer_Locality_write = 0.635135
Bank_Level_Parallism = 2.002454
Bank_Level_Parallism_Col = 1.646989
Bank_Level_Parallism_Ready = 1.219199
write_to_read_ratio_blp_rw_average = 0.114428
GrpLevelPara = 1.451849 

BW Util details:
bwutil = 0.067176 
total_CMD = 49780 
util_bw = 3344 
Wasted_Col = 3503 
Wasted_Row = 1303 
Idle = 41630 

BW Util Bottlenecks: 
RCDc_limit = 2697 
RCDWRc_limit = 182 
WTRc_limit = 74 
RTWc_limit = 403 
CCDLc_limit = 1707 
rwq = 0 
CCDLc_limit_alone = 1693 
WTRc_limit_alone = 69 
RTWc_limit_alone = 394 

Commands details: 
total_CMD = 49780 
n_nop = 45935 
Read = 3048 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 372 
n_pre = 356 
n_ref = 0 
n_req = 3122 
total_req = 3344 

Dual Bus Interface Util: 
issued_total_row = 728 
issued_total_col = 3344 
Row_Bus_Util =  0.014624 
CoL_Bus_Util = 0.067176 
Either_Row_CoL_Bus_Util = 0.077240 
Issued_on_Two_Bus_Simul_Util = 0.004560 
issued_two_Eff = 0.059038 
queue_avg = 0.698634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.698634
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45891 n_act=379 n_pre=363 n_ref_event=0 n_req=3158 n_rd=3084 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.0679
n_activity=10037 dram_eff=0.3368
bk0: 216a 49020i bk1: 180a 48922i bk2: 236a 49065i bk3: 192a 48751i bk4: 244a 48805i bk5: 216a 48918i bk6: 228a 49086i bk7: 220a 48776i bk8: 192a 48871i bk9: 200a 48905i bk10: 180a 48986i bk11: 208a 48625i bk12: 124a 49175i bk13: 148a 48600i bk14: 132a 49376i bk15: 168a 48749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879987
Row_Buffer_Locality_read = 0.885538
Row_Buffer_Locality_write = 0.648649
Bank_Level_Parallism = 2.049403
Bank_Level_Parallism_Col = 1.656998
Bank_Level_Parallism_Ready = 1.196154
write_to_read_ratio_blp_rw_average = 0.137576
GrpLevelPara = 1.440899 

BW Util details:
bwutil = 0.067899 
total_CMD = 49780 
util_bw = 3380 
Wasted_Col = 3642 
Wasted_Row = 1277 
Idle = 41481 

BW Util Bottlenecks: 
RCDc_limit = 2721 
RCDWRc_limit = 172 
WTRc_limit = 90 
RTWc_limit = 583 
CCDLc_limit = 1823 
rwq = 0 
CCDLc_limit_alone = 1798 
WTRc_limit_alone = 82 
RTWc_limit_alone = 566 

Commands details: 
total_CMD = 49780 
n_nop = 45891 
Read = 3084 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 379 
n_pre = 363 
n_ref = 0 
n_req = 3158 
total_req = 3380 

Dual Bus Interface Util: 
issued_total_row = 742 
issued_total_col = 3380 
Row_Bus_Util =  0.014906 
CoL_Bus_Util = 0.067899 
Either_Row_CoL_Bus_Util = 0.078124 
Issued_on_Two_Bus_Simul_Util = 0.004681 
issued_two_Eff = 0.059913 
queue_avg = 0.746926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.746926
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45907 n_act=380 n_pre=364 n_ref_event=0 n_req=3166 n_rd=3092 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06806
n_activity=10095 dram_eff=0.3356
bk0: 236a 48922i bk1: 212a 48838i bk2: 236a 48830i bk3: 172a 48715i bk4: 216a 48803i bk5: 216a 48688i bk6: 208a 48729i bk7: 232a 48700i bk8: 184a 49025i bk9: 204a 49037i bk10: 188a 48945i bk11: 188a 48866i bk12: 128a 49381i bk13: 180a 48837i bk14: 116a 49344i bk15: 176a 48800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879975
Row_Buffer_Locality_read = 0.884541
Row_Buffer_Locality_write = 0.689189
Bank_Level_Parallism = 2.096365
Bank_Level_Parallism_Col = 1.733841
Bank_Level_Parallism_Ready = 1.238489
write_to_read_ratio_blp_rw_average = 0.136202
GrpLevelPara = 1.475892 

BW Util details:
bwutil = 0.068059 
total_CMD = 49780 
util_bw = 3388 
Wasted_Col = 3431 
Wasted_Row = 1379 
Idle = 41582 

BW Util Bottlenecks: 
RCDc_limit = 2722 
RCDWRc_limit = 175 
WTRc_limit = 121 
RTWc_limit = 451 
CCDLc_limit = 1845 
rwq = 0 
CCDLc_limit_alone = 1815 
WTRc_limit_alone = 115 
RTWc_limit_alone = 427 

Commands details: 
total_CMD = 49780 
n_nop = 45907 
Read = 3092 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 380 
n_pre = 364 
n_ref = 0 
n_req = 3166 
total_req = 3388 

Dual Bus Interface Util: 
issued_total_row = 744 
issued_total_col = 3388 
Row_Bus_Util =  0.014946 
CoL_Bus_Util = 0.068059 
Either_Row_CoL_Bus_Util = 0.077802 
Issued_on_Two_Bus_Simul_Util = 0.005203 
issued_two_Eff = 0.066873 
queue_avg = 0.755062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.755062
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45922 n_act=374 n_pre=358 n_ref_event=0 n_req=3154 n_rd=3080 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06782
n_activity=9768 dram_eff=0.3456
bk0: 208a 49041i bk1: 176a 48706i bk2: 236a 48927i bk3: 212a 48597i bk4: 232a 48858i bk5: 208a 48928i bk6: 220a 48831i bk7: 212a 48901i bk8: 192a 48905i bk9: 220a 48782i bk10: 172a 48993i bk11: 200a 48724i bk12: 144a 49294i bk13: 156a 48799i bk14: 128a 49270i bk15: 164a 48789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881420
Row_Buffer_Locality_read = 0.885390
Row_Buffer_Locality_write = 0.716216
Bank_Level_Parallism = 2.174443
Bank_Level_Parallism_Col = 1.758183
Bank_Level_Parallism_Ready = 1.245557
write_to_read_ratio_blp_rw_average = 0.133396
GrpLevelPara = 1.470333 

BW Util details:
bwutil = 0.067818 
total_CMD = 49780 
util_bw = 3376 
Wasted_Col = 3429 
Wasted_Row = 1146 
Idle = 41829 

BW Util Bottlenecks: 
RCDc_limit = 2585 
RCDWRc_limit = 117 
WTRc_limit = 65 
RTWc_limit = 603 
CCDLc_limit = 1850 
rwq = 0 
CCDLc_limit_alone = 1810 
WTRc_limit_alone = 60 
RTWc_limit_alone = 568 

Commands details: 
total_CMD = 49780 
n_nop = 45922 
Read = 3080 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 374 
n_pre = 358 
n_ref = 0 
n_req = 3154 
total_req = 3376 

Dual Bus Interface Util: 
issued_total_row = 732 
issued_total_col = 3376 
Row_Bus_Util =  0.014705 
CoL_Bus_Util = 0.067818 
Either_Row_CoL_Bus_Util = 0.077501 
Issued_on_Two_Bus_Simul_Util = 0.005022 
issued_two_Eff = 0.064800 
queue_avg = 0.729068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.729068
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45922 n_act=349 n_pre=333 n_ref_event=0 n_req=3166 n_rd=3092 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06806
n_activity=9806 dram_eff=0.3455
bk0: 236a 49063i bk1: 200a 48896i bk2: 204a 48857i bk3: 176a 48690i bk4: 212a 48888i bk5: 244a 48860i bk6: 232a 48724i bk7: 232a 48914i bk8: 180a 49174i bk9: 224a 48992i bk10: 168a 49046i bk11: 200a 48798i bk12: 120a 49320i bk13: 172a 48922i bk14: 116a 49266i bk15: 176a 49006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889766
Row_Buffer_Locality_read = 0.893920
Row_Buffer_Locality_write = 0.716216
Bank_Level_Parallism = 2.032816
Bank_Level_Parallism_Col = 1.676369
Bank_Level_Parallism_Ready = 1.235832
write_to_read_ratio_blp_rw_average = 0.126298
GrpLevelPara = 1.489066 

BW Util details:
bwutil = 0.068059 
total_CMD = 49780 
util_bw = 3388 
Wasted_Col = 3351 
Wasted_Row = 1245 
Idle = 41796 

BW Util Bottlenecks: 
RCDc_limit = 2511 
RCDWRc_limit = 150 
WTRc_limit = 99 
RTWc_limit = 431 
CCDLc_limit = 1728 
rwq = 0 
CCDLc_limit_alone = 1713 
WTRc_limit_alone = 91 
RTWc_limit_alone = 424 

Commands details: 
total_CMD = 49780 
n_nop = 45922 
Read = 3092 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 349 
n_pre = 333 
n_ref = 0 
n_req = 3166 
total_req = 3388 

Dual Bus Interface Util: 
issued_total_row = 682 
issued_total_col = 3388 
Row_Bus_Util =  0.013700 
CoL_Bus_Util = 0.068059 
Either_Row_CoL_Bus_Util = 0.077501 
Issued_on_Two_Bus_Simul_Util = 0.004259 
issued_two_Eff = 0.054951 
queue_avg = 0.697670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.69767
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=46003 n_act=362 n_pre=346 n_ref_event=0 n_req=3082 n_rd=3008 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06637
n_activity=9791 dram_eff=0.3375
bk0: 236a 48963i bk1: 188a 48847i bk2: 196a 48988i bk3: 176a 48787i bk4: 208a 48971i bk5: 220a 48814i bk6: 220a 48831i bk7: 212a 48802i bk8: 180a 49063i bk9: 200a 49219i bk10: 176a 49073i bk11: 188a 48401i bk12: 120a 49370i bk13: 172a 48889i bk14: 140a 49293i bk15: 176a 48806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882544
Row_Buffer_Locality_read = 0.890293
Row_Buffer_Locality_write = 0.567568
Bank_Level_Parallism = 2.038805
Bank_Level_Parallism_Col = 1.676330
Bank_Level_Parallism_Ready = 1.231840
write_to_read_ratio_blp_rw_average = 0.141552
GrpLevelPara = 1.444561 

BW Util details:
bwutil = 0.066372 
total_CMD = 49780 
util_bw = 3304 
Wasted_Col = 3517 
Wasted_Row = 1245 
Idle = 41714 

BW Util Bottlenecks: 
RCDc_limit = 2568 
RCDWRc_limit = 230 
WTRc_limit = 69 
RTWc_limit = 542 
CCDLc_limit = 1819 
rwq = 0 
CCDLc_limit_alone = 1792 
WTRc_limit_alone = 67 
RTWc_limit_alone = 517 

Commands details: 
total_CMD = 49780 
n_nop = 46003 
Read = 3008 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 362 
n_pre = 346 
n_ref = 0 
n_req = 3082 
total_req = 3304 

Dual Bus Interface Util: 
issued_total_row = 708 
issued_total_col = 3304 
Row_Bus_Util =  0.014223 
CoL_Bus_Util = 0.066372 
Either_Row_CoL_Bus_Util = 0.075874 
Issued_on_Two_Bus_Simul_Util = 0.004721 
issued_two_Eff = 0.062219 
queue_avg = 0.706187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.706187
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45854 n_act=376 n_pre=360 n_ref_event=0 n_req=3210 n_rd=3136 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06894
n_activity=9858 dram_eff=0.3481
bk0: 240a 49071i bk1: 176a 48830i bk2: 236a 48937i bk3: 200a 48660i bk4: 244a 48854i bk5: 212a 48924i bk6: 240a 49045i bk7: 232a 48697i bk8: 180a 49101i bk9: 216a 48987i bk10: 184a 48787i bk11: 212a 48365i bk12: 140a 49282i bk13: 136a 48998i bk14: 132a 49312i bk15: 156a 48789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882866
Row_Buffer_Locality_read = 0.888393
Row_Buffer_Locality_write = 0.648649
Bank_Level_Parallism = 2.100653
Bank_Level_Parallism_Col = 1.724128
Bank_Level_Parallism_Ready = 1.245338
write_to_read_ratio_blp_rw_average = 0.132581
GrpLevelPara = 1.494729 

BW Util details:
bwutil = 0.068943 
total_CMD = 49780 
util_bw = 3432 
Wasted_Col = 3430 
Wasted_Row = 1255 
Idle = 41663 

BW Util Bottlenecks: 
RCDc_limit = 2586 
RCDWRc_limit = 173 
WTRc_limit = 115 
RTWc_limit = 513 
CCDLc_limit = 1810 
rwq = 0 
CCDLc_limit_alone = 1757 
WTRc_limit_alone = 102 
RTWc_limit_alone = 473 

Commands details: 
total_CMD = 49780 
n_nop = 45854 
Read = 3136 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 376 
n_pre = 360 
n_ref = 0 
n_req = 3210 
total_req = 3432 

Dual Bus Interface Util: 
issued_total_row = 736 
issued_total_col = 3432 
Row_Bus_Util =  0.014785 
CoL_Bus_Util = 0.068943 
Either_Row_CoL_Bus_Util = 0.078867 
Issued_on_Two_Bus_Simul_Util = 0.004861 
issued_two_Eff = 0.061640 
queue_avg = 0.738148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.738148
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45880 n_act=383 n_pre=367 n_ref_event=0 n_req=3198 n_rd=3124 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.0687
n_activity=9664 dram_eff=0.3539
bk0: 240a 48859i bk1: 212a 48833i bk2: 204a 48740i bk3: 172a 48646i bk4: 256a 48771i bk5: 232a 48670i bk6: 212a 49008i bk7: 228a 48772i bk8: 168a 49129i bk9: 212a 48899i bk10: 180a 48972i bk11: 212a 48842i bk12: 120a 49392i bk13: 180a 48795i bk14: 116a 49275i bk15: 180a 48929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880238
Row_Buffer_Locality_read = 0.884763
Row_Buffer_Locality_write = 0.689189
Bank_Level_Parallism = 2.182258
Bank_Level_Parallism_Col = 1.725833
Bank_Level_Parallism_Ready = 1.207602
write_to_read_ratio_blp_rw_average = 0.132985
GrpLevelPara = 1.515165 

BW Util details:
bwutil = 0.068702 
total_CMD = 49780 
util_bw = 3420 
Wasted_Col = 3375 
Wasted_Row = 1062 
Idle = 41923 

BW Util Bottlenecks: 
RCDc_limit = 2657 
RCDWRc_limit = 146 
WTRc_limit = 44 
RTWc_limit = 550 
CCDLc_limit = 1724 
rwq = 0 
CCDLc_limit_alone = 1684 
WTRc_limit_alone = 36 
RTWc_limit_alone = 518 

Commands details: 
total_CMD = 49780 
n_nop = 45880 
Read = 3124 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 383 
n_pre = 367 
n_ref = 0 
n_req = 3198 
total_req = 3420 

Dual Bus Interface Util: 
issued_total_row = 750 
issued_total_col = 3420 
Row_Bus_Util =  0.015066 
CoL_Bus_Util = 0.068702 
Either_Row_CoL_Bus_Util = 0.078345 
Issued_on_Two_Bus_Simul_Util = 0.005424 
issued_two_Eff = 0.069231 
queue_avg = 0.765187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.765187
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45972 n_act=363 n_pre=347 n_ref_event=0 n_req=3122 n_rd=3048 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06718
n_activity=9724 dram_eff=0.3439
bk0: 204a 49002i bk1: 176a 49163i bk2: 236a 48948i bk3: 188a 48728i bk4: 236a 48904i bk5: 216a 48708i bk6: 228a 48794i bk7: 220a 48586i bk8: 164a 49091i bk9: 204a 48974i bk10: 184a 48871i bk11: 204a 48741i bk12: 144a 49253i bk13: 136a 48883i bk14: 128a 49281i bk15: 180a 48799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883728
Row_Buffer_Locality_read = 0.888123
Row_Buffer_Locality_write = 0.702703
Bank_Level_Parallism = 2.091720
Bank_Level_Parallism_Col = 1.714265
Bank_Level_Parallism_Ready = 1.271830
write_to_read_ratio_blp_rw_average = 0.129354
GrpLevelPara = 1.473115 

BW Util details:
bwutil = 0.067176 
total_CMD = 49780 
util_bw = 3344 
Wasted_Col = 3524 
Wasted_Row = 1200 
Idle = 41712 

BW Util Bottlenecks: 
RCDc_limit = 2669 
RCDWRc_limit = 149 
WTRc_limit = 113 
RTWc_limit = 490 
CCDLc_limit = 1828 
rwq = 0 
CCDLc_limit_alone = 1806 
WTRc_limit_alone = 101 
RTWc_limit_alone = 480 

Commands details: 
total_CMD = 49780 
n_nop = 45972 
Read = 3048 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 363 
n_pre = 347 
n_ref = 0 
n_req = 3122 
total_req = 3344 

Dual Bus Interface Util: 
issued_total_row = 710 
issued_total_col = 3344 
Row_Bus_Util =  0.014263 
CoL_Bus_Util = 0.067176 
Either_Row_CoL_Bus_Util = 0.076497 
Issued_on_Two_Bus_Simul_Util = 0.004942 
issued_two_Eff = 0.064601 
queue_avg = 0.746505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.746505
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45981 n_act=351 n_pre=335 n_ref_event=0 n_req=3110 n_rd=3036 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06693
n_activity=9798 dram_eff=0.3401
bk0: 236a 48815i bk1: 200a 48846i bk2: 196a 49269i bk3: 188a 48725i bk4: 236a 48853i bk5: 216a 48721i bk6: 236a 49081i bk7: 212a 48721i bk8: 176a 48924i bk9: 220a 48830i bk10: 172a 48884i bk11: 184a 49167i bk12: 136a 49232i bk13: 148a 48897i bk14: 128a 49246i bk15: 152a 48868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887138
Row_Buffer_Locality_read = 0.888669
Row_Buffer_Locality_write = 0.824324
Bank_Level_Parallism = 2.091588
Bank_Level_Parallism_Col = 1.734984
Bank_Level_Parallism_Ready = 1.275810
write_to_read_ratio_blp_rw_average = 0.128975
GrpLevelPara = 1.506495 

BW Util details:
bwutil = 0.066935 
total_CMD = 49780 
util_bw = 3332 
Wasted_Col = 3328 
Wasted_Row = 1234 
Idle = 41886 

BW Util Bottlenecks: 
RCDc_limit = 2575 
RCDWRc_limit = 81 
WTRc_limit = 169 
RTWc_limit = 417 
CCDLc_limit = 1645 
rwq = 0 
CCDLc_limit_alone = 1622 
WTRc_limit_alone = 158 
RTWc_limit_alone = 405 

Commands details: 
total_CMD = 49780 
n_nop = 45981 
Read = 3036 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 351 
n_pre = 335 
n_ref = 0 
n_req = 3110 
total_req = 3332 

Dual Bus Interface Util: 
issued_total_row = 686 
issued_total_col = 3332 
Row_Bus_Util =  0.013781 
CoL_Bus_Util = 0.066935 
Either_Row_CoL_Bus_Util = 0.076316 
Issued_on_Two_Bus_Simul_Util = 0.004399 
issued_two_Eff = 0.057647 
queue_avg = 0.709602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.709602
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45897 n_act=349 n_pre=333 n_ref_event=0 n_req=3201 n_rd=3128 n_rd_L2_A=0 n_write=0 n_wr_bk=292 bw_util=0.0687
n_activity=9959 dram_eff=0.3434
bk0: 224a 49118i bk1: 184a 49023i bk2: 244a 48750i bk3: 180a 48764i bk4: 228a 49130i bk5: 236a 48925i bk6: 204a 49037i bk7: 240a 48941i bk8: 180a 48913i bk9: 204a 48965i bk10: 192a 48846i bk11: 204a 48976i bk12: 116a 49324i bk13: 184a 48643i bk14: 132a 49341i bk15: 176a 48882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890972
Row_Buffer_Locality_read = 0.894501
Row_Buffer_Locality_write = 0.739726
Bank_Level_Parallism = 1.964739
Bank_Level_Parallism_Col = 1.642195
Bank_Level_Parallism_Ready = 1.244152
write_to_read_ratio_blp_rw_average = 0.120556
GrpLevelPara = 1.445491 

BW Util details:
bwutil = 0.068702 
total_CMD = 49780 
util_bw = 3420 
Wasted_Col = 3494 
Wasted_Row = 1282 
Idle = 41584 

BW Util Bottlenecks: 
RCDc_limit = 2619 
RCDWRc_limit = 133 
WTRc_limit = 100 
RTWc_limit = 422 
CCDLc_limit = 1826 
rwq = 0 
CCDLc_limit_alone = 1799 
WTRc_limit_alone = 88 
RTWc_limit_alone = 407 

Commands details: 
total_CMD = 49780 
n_nop = 45897 
Read = 3128 
Write = 0 
L2_Alloc = 0 
L2_WB = 292 
n_act = 349 
n_pre = 333 
n_ref = 0 
n_req = 3201 
total_req = 3420 

Dual Bus Interface Util: 
issued_total_row = 682 
issued_total_col = 3420 
Row_Bus_Util =  0.013700 
CoL_Bus_Util = 0.068702 
Either_Row_CoL_Bus_Util = 0.078003 
Issued_on_Two_Bus_Simul_Util = 0.004399 
issued_two_Eff = 0.056400 
queue_avg = 0.685597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.685597
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45989 n_act=340 n_pre=324 n_ref_event=0 n_req=3110 n_rd=3036 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06693
n_activity=9836 dram_eff=0.3388
bk0: 236a 48892i bk1: 208a 48843i bk2: 228a 49151i bk3: 188a 48750i bk4: 232a 48998i bk5: 244a 48826i bk6: 196a 49056i bk7: 208a 48916i bk8: 156a 48936i bk9: 200a 49088i bk10: 172a 49027i bk11: 200a 48676i bk12: 116a 49455i bk13: 168a 48939i bk14: 116a 49383i bk15: 168a 48881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890675
Row_Buffer_Locality_read = 0.895257
Row_Buffer_Locality_write = 0.702703
Bank_Level_Parallism = 2.002921
Bank_Level_Parallism_Col = 1.643237
Bank_Level_Parallism_Ready = 1.234994
write_to_read_ratio_blp_rw_average = 0.125715
GrpLevelPara = 1.434189 

BW Util details:
bwutil = 0.066935 
total_CMD = 49780 
util_bw = 3332 
Wasted_Col = 3367 
Wasted_Row = 1176 
Idle = 41905 

BW Util Bottlenecks: 
RCDc_limit = 2473 
RCDWRc_limit = 155 
WTRc_limit = 117 
RTWc_limit = 377 
CCDLc_limit = 1755 
rwq = 0 
CCDLc_limit_alone = 1711 
WTRc_limit_alone = 103 
RTWc_limit_alone = 347 

Commands details: 
total_CMD = 49780 
n_nop = 45989 
Read = 3036 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 340 
n_pre = 324 
n_ref = 0 
n_req = 3110 
total_req = 3332 

Dual Bus Interface Util: 
issued_total_row = 664 
issued_total_col = 3332 
Row_Bus_Util =  0.013339 
CoL_Bus_Util = 0.066935 
Either_Row_CoL_Bus_Util = 0.076155 
Issued_on_Two_Bus_Simul_Util = 0.004118 
issued_two_Eff = 0.054075 
queue_avg = 0.655886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.655886
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45901 n_act=386 n_pre=370 n_ref_event=0 n_req=3150 n_rd=3076 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06774
n_activity=9871 dram_eff=0.3416
bk0: 220a 49038i bk1: 172a 49022i bk2: 224a 48747i bk3: 176a 48547i bk4: 216a 49064i bk5: 224a 48942i bk6: 244a 48799i bk7: 236a 48706i bk8: 204a 48983i bk9: 208a 48939i bk10: 168a 49052i bk11: 200a 48614i bk12: 128a 49209i bk13: 152a 48756i bk14: 128a 49195i bk15: 176a 48698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877460
Row_Buffer_Locality_read = 0.881665
Row_Buffer_Locality_write = 0.702703
Bank_Level_Parallism = 2.116461
Bank_Level_Parallism_Col = 1.713109
Bank_Level_Parallism_Ready = 1.261566
write_to_read_ratio_blp_rw_average = 0.131872
GrpLevelPara = 1.473738 

BW Util details:
bwutil = 0.067738 
total_CMD = 49780 
util_bw = 3372 
Wasted_Col = 3555 
Wasted_Row = 1256 
Idle = 41597 

BW Util Bottlenecks: 
RCDc_limit = 2713 
RCDWRc_limit = 166 
WTRc_limit = 74 
RTWc_limit = 435 
CCDLc_limit = 1898 
rwq = 0 
CCDLc_limit_alone = 1882 
WTRc_limit_alone = 67 
RTWc_limit_alone = 426 

Commands details: 
total_CMD = 49780 
n_nop = 45901 
Read = 3076 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 386 
n_pre = 370 
n_ref = 0 
n_req = 3150 
total_req = 3372 

Dual Bus Interface Util: 
issued_total_row = 756 
issued_total_col = 3372 
Row_Bus_Util =  0.015187 
CoL_Bus_Util = 0.067738 
Either_Row_CoL_Bus_Util = 0.077923 
Issued_on_Two_Bus_Simul_Util = 0.005002 
issued_two_Eff = 0.064192 
queue_avg = 0.748654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.748654
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45859 n_act=378 n_pre=362 n_ref_event=0 n_req=3202 n_rd=3128 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06878
n_activity=9867 dram_eff=0.347
bk0: 236a 49042i bk1: 184a 48871i bk2: 232a 48884i bk3: 176a 48712i bk4: 232a 49000i bk5: 220a 48731i bk6: 224a 48910i bk7: 236a 48598i bk8: 180a 49014i bk9: 212a 49063i bk10: 196a 48970i bk11: 200a 48911i bk12: 128a 49239i bk13: 176a 48799i bk14: 140a 49216i bk15: 156a 48869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881949
Row_Buffer_Locality_read = 0.887148
Row_Buffer_Locality_write = 0.662162
Bank_Level_Parallism = 2.075237
Bank_Level_Parallism_Col = 1.691170
Bank_Level_Parallism_Ready = 1.195094
write_to_read_ratio_blp_rw_average = 0.126008
GrpLevelPara = 1.470936 

BW Util details:
bwutil = 0.068783 
total_CMD = 49780 
util_bw = 3424 
Wasted_Col = 3465 
Wasted_Row = 1232 
Idle = 41659 

BW Util Bottlenecks: 
RCDc_limit = 2664 
RCDWRc_limit = 168 
WTRc_limit = 74 
RTWc_limit = 498 
CCDLc_limit = 1827 
rwq = 0 
CCDLc_limit_alone = 1799 
WTRc_limit_alone = 68 
RTWc_limit_alone = 476 

Commands details: 
total_CMD = 49780 
n_nop = 45859 
Read = 3128 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 378 
n_pre = 362 
n_ref = 0 
n_req = 3202 
total_req = 3424 

Dual Bus Interface Util: 
issued_total_row = 740 
issued_total_col = 3424 
Row_Bus_Util =  0.014865 
CoL_Bus_Util = 0.068783 
Either_Row_CoL_Bus_Util = 0.078767 
Issued_on_Two_Bus_Simul_Util = 0.004881 
issued_two_Eff = 0.061974 
queue_avg = 0.731137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.731137
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=46011 n_act=361 n_pre=345 n_ref_event=0 n_req=3058 n_rd=2984 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06589
n_activity=9809 dram_eff=0.3344
bk0: 212a 49090i bk1: 188a 48735i bk2: 216a 49011i bk3: 184a 48739i bk4: 212a 48976i bk5: 212a 48733i bk6: 224a 48804i bk7: 204a 48862i bk8: 180a 49015i bk9: 204a 49113i bk10: 164a 48953i bk11: 188a 48859i bk12: 136a 49108i bk13: 160a 48935i bk14: 124a 49240i bk15: 176a 48864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881949
Row_Buffer_Locality_read = 0.886059
Row_Buffer_Locality_write = 0.716216
Bank_Level_Parallism = 2.054407
Bank_Level_Parallism_Col = 1.695100
Bank_Level_Parallism_Ready = 1.237500
write_to_read_ratio_blp_rw_average = 0.142231
GrpLevelPara = 1.486993 

BW Util details:
bwutil = 0.065890 
total_CMD = 49780 
util_bw = 3280 
Wasted_Col = 3461 
Wasted_Row = 1291 
Idle = 41748 

BW Util Bottlenecks: 
RCDc_limit = 2614 
RCDWRc_limit = 121 
WTRc_limit = 50 
RTWc_limit = 531 
CCDLc_limit = 1698 
rwq = 0 
CCDLc_limit_alone = 1682 
WTRc_limit_alone = 47 
RTWc_limit_alone = 518 

Commands details: 
total_CMD = 49780 
n_nop = 46011 
Read = 2984 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 361 
n_pre = 345 
n_ref = 0 
n_req = 3058 
total_req = 3280 

Dual Bus Interface Util: 
issued_total_row = 706 
issued_total_col = 3280 
Row_Bus_Util =  0.014182 
CoL_Bus_Util = 0.065890 
Either_Row_CoL_Bus_Util = 0.075713 
Issued_on_Two_Bus_Simul_Util = 0.004359 
issued_two_Eff = 0.057575 
queue_avg = 0.714785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.714785
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45949 n_act=363 n_pre=347 n_ref_event=0 n_req=3114 n_rd=3040 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06701
n_activity=10017 dram_eff=0.333
bk0: 208a 49036i bk1: 168a 48986i bk2: 224a 48903i bk3: 176a 48786i bk4: 204a 48958i bk5: 212a 48776i bk6: 236a 48826i bk7: 248a 48574i bk8: 196a 49000i bk9: 192a 49086i bk10: 180a 49093i bk11: 204a 48781i bk12: 120a 49382i bk13: 172a 48788i bk14: 120a 49357i bk15: 180a 49048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.883430
Row_Buffer_Locality_read = 0.888816
Row_Buffer_Locality_write = 0.662162
Bank_Level_Parallism = 1.966764
Bank_Level_Parallism_Col = 1.619354
Bank_Level_Parallism_Ready = 1.226619
write_to_read_ratio_blp_rw_average = 0.124687
GrpLevelPara = 1.430346 

BW Util details:
bwutil = 0.067015 
total_CMD = 49780 
util_bw = 3336 
Wasted_Col = 3631 
Wasted_Row = 1277 
Idle = 41536 

BW Util Bottlenecks: 
RCDc_limit = 2681 
RCDWRc_limit = 188 
WTRc_limit = 126 
RTWc_limit = 384 
CCDLc_limit = 1838 
rwq = 0 
CCDLc_limit_alone = 1817 
WTRc_limit_alone = 111 
RTWc_limit_alone = 378 

Commands details: 
total_CMD = 49780 
n_nop = 45949 
Read = 3040 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 363 
n_pre = 347 
n_ref = 0 
n_req = 3114 
total_req = 3336 

Dual Bus Interface Util: 
issued_total_row = 710 
issued_total_col = 3336 
Row_Bus_Util =  0.014263 
CoL_Bus_Util = 0.067015 
Either_Row_CoL_Bus_Util = 0.076959 
Issued_on_Two_Bus_Simul_Util = 0.004319 
issued_two_Eff = 0.056121 
queue_avg = 0.674528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.674528
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45921 n_act=350 n_pre=334 n_ref_event=0 n_req=3170 n_rd=3096 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06814
n_activity=9881 dram_eff=0.3433
bk0: 240a 48956i bk1: 200a 48841i bk2: 216a 49025i bk3: 184a 48943i bk4: 244a 48796i bk5: 232a 48769i bk6: 220a 48920i bk7: 208a 48896i bk8: 172a 48988i bk9: 216a 49125i bk10: 168a 48993i bk11: 208a 48788i bk12: 132a 49308i bk13: 168a 48970i bk14: 124a 49287i bk15: 164a 48809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889590
Row_Buffer_Locality_read = 0.894057
Row_Buffer_Locality_write = 0.702703
Bank_Level_Parallism = 2.073563
Bank_Level_Parallism_Col = 1.691837
Bank_Level_Parallism_Ready = 1.226415
write_to_read_ratio_blp_rw_average = 0.128977
GrpLevelPara = 1.489606 

BW Util details:
bwutil = 0.068140 
total_CMD = 49780 
util_bw = 3392 
Wasted_Col = 3262 
Wasted_Row = 1176 
Idle = 41950 

BW Util Bottlenecks: 
RCDc_limit = 2439 
RCDWRc_limit = 170 
WTRc_limit = 108 
RTWc_limit = 355 
CCDLc_limit = 1770 
rwq = 0 
CCDLc_limit_alone = 1747 
WTRc_limit_alone = 102 
RTWc_limit_alone = 338 

Commands details: 
total_CMD = 49780 
n_nop = 45921 
Read = 3096 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 350 
n_pre = 334 
n_ref = 0 
n_req = 3170 
total_req = 3392 

Dual Bus Interface Util: 
issued_total_row = 684 
issued_total_col = 3392 
Row_Bus_Util =  0.013740 
CoL_Bus_Util = 0.068140 
Either_Row_CoL_Bus_Util = 0.077521 
Issued_on_Two_Bus_Simul_Util = 0.004359 
issued_two_Eff = 0.056232 
queue_avg = 0.719908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.719908
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45906 n_act=372 n_pre=356 n_ref_event=0 n_req=3162 n_rd=3088 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06798
n_activity=9793 dram_eff=0.3456
bk0: 248a 48968i bk1: 192a 48791i bk2: 220a 49009i bk3: 180a 48853i bk4: 220a 48894i bk5: 228a 48665i bk6: 212a 48838i bk7: 212a 48839i bk8: 172a 48878i bk9: 204a 48945i bk10: 184a 49129i bk11: 200a 48931i bk12: 136a 49289i bk13: 176a 48665i bk14: 120a 49179i bk15: 184a 48875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.886658
Row_Buffer_Locality_write = 0.702703
Bank_Level_Parallism = 2.090842
Bank_Level_Parallism_Col = 1.736692
Bank_Level_Parallism_Ready = 1.266844
write_to_read_ratio_blp_rw_average = 0.130747
GrpLevelPara = 1.514135 

BW Util details:
bwutil = 0.067979 
total_CMD = 49780 
util_bw = 3384 
Wasted_Col = 3384 
Wasted_Row = 1312 
Idle = 41700 

BW Util Bottlenecks: 
RCDc_limit = 2613 
RCDWRc_limit = 160 
WTRc_limit = 90 
RTWc_limit = 450 
CCDLc_limit = 1668 
rwq = 0 
CCDLc_limit_alone = 1638 
WTRc_limit_alone = 81 
RTWc_limit_alone = 429 

Commands details: 
total_CMD = 49780 
n_nop = 45906 
Read = 3088 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 372 
n_pre = 356 
n_ref = 0 
n_req = 3162 
total_req = 3384 

Dual Bus Interface Util: 
issued_total_row = 728 
issued_total_col = 3384 
Row_Bus_Util =  0.014624 
CoL_Bus_Util = 0.067979 
Either_Row_CoL_Bus_Util = 0.077822 
Issued_on_Two_Bus_Simul_Util = 0.004781 
issued_two_Eff = 0.061435 
queue_avg = 0.773323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.773323
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45950 n_act=361 n_pre=345 n_ref_event=0 n_req=3126 n_rd=3052 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06726
n_activity=9985 dram_eff=0.3353
bk0: 208a 48998i bk1: 180a 48910i bk2: 232a 48981i bk3: 184a 48816i bk4: 248a 48890i bk5: 232a 48934i bk6: 236a 49085i bk7: 240a 48816i bk8: 164a 49113i bk9: 200a 48987i bk10: 164a 49074i bk11: 212a 48767i bk12: 108a 49256i bk13: 160a 48733i bk14: 124a 49377i bk15: 160a 48832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884517
Row_Buffer_Locality_read = 0.889581
Row_Buffer_Locality_write = 0.675676
Bank_Level_Parallism = 1.964356
Bank_Level_Parallism_Col = 1.629085
Bank_Level_Parallism_Ready = 1.211171
write_to_read_ratio_blp_rw_average = 0.116793
GrpLevelPara = 1.456328 

BW Util details:
bwutil = 0.067256 
total_CMD = 49780 
util_bw = 3348 
Wasted_Col = 3510 
Wasted_Row = 1306 
Idle = 41616 

BW Util Bottlenecks: 
RCDc_limit = 2669 
RCDWRc_limit = 168 
WTRc_limit = 94 
RTWc_limit = 425 
CCDLc_limit = 1754 
rwq = 0 
CCDLc_limit_alone = 1736 
WTRc_limit_alone = 86 
RTWc_limit_alone = 415 

Commands details: 
total_CMD = 49780 
n_nop = 45950 
Read = 3052 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 361 
n_pre = 345 
n_ref = 0 
n_req = 3126 
total_req = 3348 

Dual Bus Interface Util: 
issued_total_row = 706 
issued_total_col = 3348 
Row_Bus_Util =  0.014182 
CoL_Bus_Util = 0.067256 
Either_Row_CoL_Bus_Util = 0.076939 
Issued_on_Two_Bus_Simul_Util = 0.004500 
issued_two_Eff = 0.058486 
queue_avg = 0.661531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.661531
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45854 n_act=372 n_pre=356 n_ref_event=0 n_req=3214 n_rd=3140 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06902
n_activity=9669 dram_eff=0.3554
bk0: 248a 48867i bk1: 208a 48601i bk2: 200a 48932i bk3: 180a 48677i bk4: 216a 48743i bk5: 240a 48888i bk6: 228a 48862i bk7: 232a 48779i bk8: 176a 48944i bk9: 216a 48957i bk10: 176a 48997i bk11: 200a 48911i bk12: 132a 49256i bk13: 164a 48929i bk14: 140a 49213i bk15: 184a 48808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884256
Row_Buffer_Locality_read = 0.888535
Row_Buffer_Locality_write = 0.702703
Bank_Level_Parallism = 2.167876
Bank_Level_Parallism_Col = 1.740050
Bank_Level_Parallism_Ready = 1.248836
write_to_read_ratio_blp_rw_average = 0.142588
GrpLevelPara = 1.479213 

BW Util details:
bwutil = 0.069024 
total_CMD = 49780 
util_bw = 3436 
Wasted_Col = 3435 
Wasted_Row = 1123 
Idle = 41786 

BW Util Bottlenecks: 
RCDc_limit = 2649 
RCDWRc_limit = 143 
WTRc_limit = 77 
RTWc_limit = 567 
CCDLc_limit = 1891 
rwq = 0 
CCDLc_limit_alone = 1845 
WTRc_limit_alone = 76 
RTWc_limit_alone = 522 

Commands details: 
total_CMD = 49780 
n_nop = 45854 
Read = 3140 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 372 
n_pre = 356 
n_ref = 0 
n_req = 3214 
total_req = 3436 

Dual Bus Interface Util: 
issued_total_row = 728 
issued_total_col = 3436 
Row_Bus_Util =  0.014624 
CoL_Bus_Util = 0.069024 
Either_Row_CoL_Bus_Util = 0.078867 
Issued_on_Two_Bus_Simul_Util = 0.004781 
issued_two_Eff = 0.060621 
queue_avg = 0.796645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.796645
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45961 n_act=356 n_pre=340 n_ref_event=0 n_req=3134 n_rd=3060 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06742
n_activity=9518 dram_eff=0.3526
bk0: 220a 48970i bk1: 180a 48778i bk2: 236a 48853i bk3: 196a 48603i bk4: 252a 48839i bk5: 216a 48943i bk6: 232a 48854i bk7: 212a 48769i bk8: 176a 49012i bk9: 184a 49038i bk10: 176a 49080i bk11: 208a 48787i bk12: 132a 49197i bk13: 148a 48952i bk14: 128a 49183i bk15: 164a 48930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886407
Row_Buffer_Locality_read = 0.890196
Row_Buffer_Locality_write = 0.729730
Bank_Level_Parallism = 2.155521
Bank_Level_Parallism_Col = 1.751169
Bank_Level_Parallism_Ready = 1.289035
write_to_read_ratio_blp_rw_average = 0.124845
GrpLevelPara = 1.495247 

BW Util details:
bwutil = 0.067417 
total_CMD = 49780 
util_bw = 3356 
Wasted_Col = 3375 
Wasted_Row = 1075 
Idle = 41974 

BW Util Bottlenecks: 
RCDc_limit = 2539 
RCDWRc_limit = 126 
WTRc_limit = 145 
RTWc_limit = 466 
CCDLc_limit = 1776 
rwq = 0 
CCDLc_limit_alone = 1756 
WTRc_limit_alone = 133 
RTWc_limit_alone = 458 

Commands details: 
total_CMD = 49780 
n_nop = 45961 
Read = 3060 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 356 
n_pre = 340 
n_ref = 0 
n_req = 3134 
total_req = 3356 

Dual Bus Interface Util: 
issued_total_row = 696 
issued_total_col = 3356 
Row_Bus_Util =  0.013982 
CoL_Bus_Util = 0.067417 
Either_Row_CoL_Bus_Util = 0.076718 
Issued_on_Two_Bus_Simul_Util = 0.004681 
issued_two_Eff = 0.061011 
queue_avg = 0.723463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.723463
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45878 n_act=386 n_pre=370 n_ref_event=0 n_req=3182 n_rd=3108 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06838
n_activity=9929 dram_eff=0.3428
bk0: 220a 48916i bk1: 184a 48726i bk2: 244a 48671i bk3: 192a 48776i bk4: 240a 48760i bk5: 212a 48928i bk6: 224a 48889i bk7: 240a 48750i bk8: 168a 49179i bk9: 224a 48929i bk10: 172a 48863i bk11: 208a 48796i bk12: 132a 49197i bk13: 164a 48786i bk14: 124a 49235i bk15: 160a 48786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878693
Row_Buffer_Locality_read = 0.882883
Row_Buffer_Locality_write = 0.702703
Bank_Level_Parallism = 2.116130
Bank_Level_Parallism_Col = 1.750148
Bank_Level_Parallism_Ready = 1.288484
write_to_read_ratio_blp_rw_average = 0.116250
GrpLevelPara = 1.494076 

BW Util details:
bwutil = 0.068381 
total_CMD = 49780 
util_bw = 3404 
Wasted_Col = 3477 
Wasted_Row = 1377 
Idle = 41522 

BW Util Bottlenecks: 
RCDc_limit = 2708 
RCDWRc_limit = 153 
WTRc_limit = 136 
RTWc_limit = 401 
CCDLc_limit = 1742 
rwq = 0 
CCDLc_limit_alone = 1731 
WTRc_limit_alone = 136 
RTWc_limit_alone = 390 

Commands details: 
total_CMD = 49780 
n_nop = 45878 
Read = 3108 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 386 
n_pre = 370 
n_ref = 0 
n_req = 3182 
total_req = 3404 

Dual Bus Interface Util: 
issued_total_row = 756 
issued_total_col = 3404 
Row_Bus_Util =  0.015187 
CoL_Bus_Util = 0.068381 
Either_Row_CoL_Bus_Util = 0.078385 
Issued_on_Two_Bus_Simul_Util = 0.005183 
issued_two_Eff = 0.066120 
queue_avg = 0.769546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.769546
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45946 n_act=353 n_pre=337 n_ref_event=0 n_req=3150 n_rd=3076 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06774
n_activity=9877 dram_eff=0.3414
bk0: 244a 48967i bk1: 192a 48626i bk2: 208a 48984i bk3: 176a 48912i bk4: 204a 49016i bk5: 228a 48872i bk6: 208a 48939i bk7: 216a 48651i bk8: 180a 49115i bk9: 224a 49059i bk10: 180a 48963i bk11: 192a 49079i bk12: 132a 49259i bk13: 176a 48946i bk14: 136a 49279i bk15: 180a 48717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887937
Row_Buffer_Locality_read = 0.891743
Row_Buffer_Locality_write = 0.729730
Bank_Level_Parallism = 2.015133
Bank_Level_Parallism_Col = 1.666320
Bank_Level_Parallism_Ready = 1.244069
write_to_read_ratio_blp_rw_average = 0.124004
GrpLevelPara = 1.444708 

BW Util details:
bwutil = 0.067738 
total_CMD = 49780 
util_bw = 3372 
Wasted_Col = 3490 
Wasted_Row = 1200 
Idle = 41718 

BW Util Bottlenecks: 
RCDc_limit = 2578 
RCDWRc_limit = 152 
WTRc_limit = 67 
RTWc_limit = 442 
CCDLc_limit = 1895 
rwq = 0 
CCDLc_limit_alone = 1876 
WTRc_limit_alone = 67 
RTWc_limit_alone = 423 

Commands details: 
total_CMD = 49780 
n_nop = 45946 
Read = 3076 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 353 
n_pre = 337 
n_ref = 0 
n_req = 3150 
total_req = 3372 

Dual Bus Interface Util: 
issued_total_row = 690 
issued_total_col = 3372 
Row_Bus_Util =  0.013861 
CoL_Bus_Util = 0.067738 
Either_Row_CoL_Bus_Util = 0.077019 
Issued_on_Two_Bus_Simul_Util = 0.004580 
issued_two_Eff = 0.059468 
queue_avg = 0.676979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.676979
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45928 n_act=364 n_pre=348 n_ref_event=0 n_req=3157 n_rd=3084 n_rd_L2_A=0 n_write=0 n_wr_bk=292 bw_util=0.06782
n_activity=9858 dram_eff=0.3425
bk0: 208a 48847i bk1: 184a 48778i bk2: 244a 48756i bk3: 192a 48672i bk4: 236a 48817i bk5: 212a 49092i bk6: 232a 48779i bk7: 232a 48588i bk8: 188a 49082i bk9: 208a 49004i bk10: 168a 49008i bk11: 204a 48926i bk12: 136a 49314i bk13: 148a 48809i bk14: 124a 49279i bk15: 168a 48927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884701
Row_Buffer_Locality_read = 0.888781
Row_Buffer_Locality_write = 0.712329
Bank_Level_Parallism = 2.130260
Bank_Level_Parallism_Col = 1.743243
Bank_Level_Parallism_Ready = 1.285249
write_to_read_ratio_blp_rw_average = 0.141471
GrpLevelPara = 1.487988 

BW Util details:
bwutil = 0.067818 
total_CMD = 49780 
util_bw = 3376 
Wasted_Col = 3396 
Wasted_Row = 1189 
Idle = 41819 

BW Util Bottlenecks: 
RCDc_limit = 2576 
RCDWRc_limit = 142 
WTRc_limit = 102 
RTWc_limit = 539 
CCDLc_limit = 1765 
rwq = 0 
CCDLc_limit_alone = 1734 
WTRc_limit_alone = 102 
RTWc_limit_alone = 508 

Commands details: 
total_CMD = 49780 
n_nop = 45928 
Read = 3084 
Write = 0 
L2_Alloc = 0 
L2_WB = 292 
n_act = 364 
n_pre = 348 
n_ref = 0 
n_req = 3157 
total_req = 3376 

Dual Bus Interface Util: 
issued_total_row = 712 
issued_total_col = 3376 
Row_Bus_Util =  0.014303 
CoL_Bus_Util = 0.067818 
Either_Row_CoL_Bus_Util = 0.077380 
Issued_on_Two_Bus_Simul_Util = 0.004741 
issued_two_Eff = 0.061267 
queue_avg = 0.729108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.729108
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49780 n_nop=45886 n_act=375 n_pre=359 n_ref_event=0 n_req=3194 n_rd=3120 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.06862
n_activity=9943 dram_eff=0.3436
bk0: 236a 48848i bk1: 196a 48705i bk2: 208a 48842i bk3: 168a 48897i bk4: 228a 48809i bk5: 244a 48723i bk6: 216a 48960i bk7: 216a 48823i bk8: 184a 49049i bk9: 224a 49014i bk10: 188a 48714i bk11: 196a 48714i bk12: 132a 49277i bk13: 184a 48778i bk14: 120a 49307i bk15: 180a 49036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882592
Row_Buffer_Locality_read = 0.886538
Row_Buffer_Locality_write = 0.716216
Bank_Level_Parallism = 2.123100
Bank_Level_Parallism_Col = 1.696671
Bank_Level_Parallism_Ready = 1.231557
write_to_read_ratio_blp_rw_average = 0.133913
GrpLevelPara = 1.461697 

BW Util details:
bwutil = 0.068622 
total_CMD = 49780 
util_bw = 3416 
Wasted_Col = 3492 
Wasted_Row = 1183 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 2641 
RCDWRc_limit = 157 
WTRc_limit = 81 
RTWc_limit = 448 
CCDLc_limit = 1862 
rwq = 0 
CCDLc_limit_alone = 1839 
WTRc_limit_alone = 78 
RTWc_limit_alone = 428 

Commands details: 
total_CMD = 49780 
n_nop = 45886 
Read = 3120 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 375 
n_pre = 359 
n_ref = 0 
n_req = 3194 
total_req = 3416 

Dual Bus Interface Util: 
issued_total_row = 734 
issued_total_col = 3416 
Row_Bus_Util =  0.014745 
CoL_Bus_Util = 0.068622 
Either_Row_CoL_Bus_Util = 0.078224 
Issued_on_Two_Bus_Simul_Util = 0.005143 
issued_two_Eff = 0.065742 
queue_avg = 0.749056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.749056

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9464, Miss = 4088, Miss_rate = 0.432, Pending_hits = 472, Reservation_fails = 0
L2_cache_bank[1]: Access = 9736, Miss = 4088, Miss_rate = 0.420, Pending_hits = 455, Reservation_fails = 83
L2_cache_bank[2]: Access = 9464, Miss = 4096, Miss_rate = 0.433, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[3]: Access = 9736, Miss = 4076, Miss_rate = 0.419, Pending_hits = 515, Reservation_fails = 108
L2_cache_bank[4]: Access = 9464, Miss = 4084, Miss_rate = 0.432, Pending_hits = 484, Reservation_fails = 0
L2_cache_bank[5]: Access = 9736, Miss = 4108, Miss_rate = 0.422, Pending_hits = 488, Reservation_fails = 83
L2_cache_bank[6]: Access = 9464, Miss = 4116, Miss_rate = 0.435, Pending_hits = 498, Reservation_fails = 0
L2_cache_bank[7]: Access = 9736, Miss = 4092, Miss_rate = 0.420, Pending_hits = 557, Reservation_fails = 89
L2_cache_bank[8]: Access = 9464, Miss = 4064, Miss_rate = 0.429, Pending_hits = 500, Reservation_fails = 42
L2_cache_bank[9]: Access = 9736, Miss = 4112, Miss_rate = 0.422, Pending_hits = 504, Reservation_fails = 118
L2_cache_bank[10]: Access = 9464, Miss = 4084, Miss_rate = 0.432, Pending_hits = 524, Reservation_fails = 118
L2_cache_bank[11]: Access = 9736, Miss = 4152, Miss_rate = 0.426, Pending_hits = 489, Reservation_fails = 97
L2_cache_bank[12]: Access = 9464, Miss = 4104, Miss_rate = 0.434, Pending_hits = 563, Reservation_fails = 74
L2_cache_bank[13]: Access = 9736, Miss = 4112, Miss_rate = 0.422, Pending_hits = 586, Reservation_fails = 143
L2_cache_bank[14]: Access = 9464, Miss = 4052, Miss_rate = 0.428, Pending_hits = 465, Reservation_fails = 9
L2_cache_bank[15]: Access = 9736, Miss = 4116, Miss_rate = 0.423, Pending_hits = 469, Reservation_fails = 33
L2_cache_bank[16]: Access = 9464, Miss = 4108, Miss_rate = 0.434, Pending_hits = 523, Reservation_fails = 33
L2_cache_bank[17]: Access = 9736, Miss = 4096, Miss_rate = 0.421, Pending_hits = 485, Reservation_fails = 58
L2_cache_bank[18]: Access = 9464, Miss = 4096, Miss_rate = 0.433, Pending_hits = 570, Reservation_fails = 67
L2_cache_bank[19]: Access = 9736, Miss = 4116, Miss_rate = 0.423, Pending_hits = 540, Reservation_fails = 34
L2_cache_bank[20]: Access = 9464, Miss = 4096, Miss_rate = 0.433, Pending_hits = 457, Reservation_fails = 7
L2_cache_bank[21]: Access = 9736, Miss = 4104, Miss_rate = 0.422, Pending_hits = 539, Reservation_fails = 68
L2_cache_bank[22]: Access = 9464, Miss = 4104, Miss_rate = 0.434, Pending_hits = 470, Reservation_fails = 0
L2_cache_bank[23]: Access = 9736, Miss = 4108, Miss_rate = 0.422, Pending_hits = 487, Reservation_fails = 0
L2_cache_bank[24]: Access = 9464, Miss = 4028, Miss_rate = 0.426, Pending_hits = 475, Reservation_fails = 13
L2_cache_bank[25]: Access = 9736, Miss = 4100, Miss_rate = 0.421, Pending_hits = 474, Reservation_fails = 0
L2_cache_bank[26]: Access = 9464, Miss = 4108, Miss_rate = 0.434, Pending_hits = 548, Reservation_fails = 91
L2_cache_bank[27]: Access = 9736, Miss = 4148, Miss_rate = 0.426, Pending_hits = 590, Reservation_fails = 255
L2_cache_bank[28]: Access = 9464, Miss = 4064, Miss_rate = 0.429, Pending_hits = 599, Reservation_fails = 47
L2_cache_bank[29]: Access = 9736, Miss = 4180, Miss_rate = 0.429, Pending_hits = 558, Reservation_fails = 33
L2_cache_bank[30]: Access = 9464, Miss = 4056, Miss_rate = 0.429, Pending_hits = 477, Reservation_fails = 0
L2_cache_bank[31]: Access = 9736, Miss = 4112, Miss_rate = 0.422, Pending_hits = 380, Reservation_fails = 98
L2_cache_bank[32]: Access = 9464, Miss = 4052, Miss_rate = 0.428, Pending_hits = 511, Reservation_fails = 153
L2_cache_bank[33]: Access = 9736, Miss = 4104, Miss_rate = 0.422, Pending_hits = 543, Reservation_fails = 118
L2_cache_bank[34]: Access = 9464, Miss = 4096, Miss_rate = 0.433, Pending_hits = 476, Reservation_fails = 0
L2_cache_bank[35]: Access = 9736, Miss = 4152, Miss_rate = 0.426, Pending_hits = 515, Reservation_fails = 47
L2_cache_bank[36]: Access = 9464, Miss = 4056, Miss_rate = 0.429, Pending_hits = 459, Reservation_fails = 78
L2_cache_bank[37]: Access = 9736, Miss = 4100, Miss_rate = 0.421, Pending_hits = 471, Reservation_fails = 94
L2_cache_bank[38]: Access = 9464, Miss = 4064, Miss_rate = 0.429, Pending_hits = 511, Reservation_fails = 0
L2_cache_bank[39]: Access = 9736, Miss = 4132, Miss_rate = 0.424, Pending_hits = 563, Reservation_fails = 92
L2_cache_bank[40]: Access = 9464, Miss = 4124, Miss_rate = 0.436, Pending_hits = 542, Reservation_fails = 40
L2_cache_bank[41]: Access = 9736, Miss = 4124, Miss_rate = 0.424, Pending_hits = 494, Reservation_fails = 0
L2_cache_bank[42]: Access = 9464, Miss = 4072, Miss_rate = 0.430, Pending_hits = 526, Reservation_fails = 0
L2_cache_bank[43]: Access = 9736, Miss = 4032, Miss_rate = 0.414, Pending_hits = 460, Reservation_fails = 42
L2_cache_bank[44]: Access = 9464, Miss = 4068, Miss_rate = 0.430, Pending_hits = 462, Reservation_fails = 0
L2_cache_bank[45]: Access = 9736, Miss = 4092, Miss_rate = 0.420, Pending_hits = 484, Reservation_fails = 107
L2_cache_bank[46]: Access = 9464, Miss = 4088, Miss_rate = 0.432, Pending_hits = 534, Reservation_fails = 41
L2_cache_bank[47]: Access = 9736, Miss = 4128, Miss_rate = 0.424, Pending_hits = 547, Reservation_fails = 96
L2_cache_bank[48]: Access = 9464, Miss = 4052, Miss_rate = 0.428, Pending_hits = 534, Reservation_fails = 0
L2_cache_bank[49]: Access = 9736, Miss = 4156, Miss_rate = 0.427, Pending_hits = 529, Reservation_fails = 267
L2_cache_bank[50]: Access = 9464, Miss = 4072, Miss_rate = 0.430, Pending_hits = 482, Reservation_fails = 0
L2_cache_bank[51]: Access = 9736, Miss = 4100, Miss_rate = 0.421, Pending_hits = 541, Reservation_fails = 67
L2_cache_bank[52]: Access = 9464, Miss = 4092, Miss_rate = 0.432, Pending_hits = 547, Reservation_fails = 56
L2_cache_bank[53]: Access = 9736, Miss = 4168, Miss_rate = 0.428, Pending_hits = 563, Reservation_fails = 104
L2_cache_bank[54]: Access = 9464, Miss = 4080, Miss_rate = 0.431, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[55]: Access = 9736, Miss = 4100, Miss_rate = 0.421, Pending_hits = 453, Reservation_fails = 28
L2_cache_bank[56]: Access = 9464, Miss = 4104, Miss_rate = 0.434, Pending_hits = 524, Reservation_fails = 26
L2_cache_bank[57]: Access = 9736, Miss = 4124, Miss_rate = 0.424, Pending_hits = 543, Reservation_fails = 99
L2_cache_bank[58]: Access = 9464, Miss = 4080, Miss_rate = 0.431, Pending_hits = 419, Reservation_fails = 105
L2_cache_bank[59]: Access = 9736, Miss = 4116, Miss_rate = 0.423, Pending_hits = 536, Reservation_fails = 58
L2_cache_bank[60]: Access = 9464, Miss = 4144, Miss_rate = 0.438, Pending_hits = 481, Reservation_fails = 0
L2_cache_bank[61]: Access = 9736, Miss = 4060, Miss_rate = 0.417, Pending_hits = 460, Reservation_fails = 93
L2_cache_bank[62]: Access = 9464, Miss = 4116, Miss_rate = 0.435, Pending_hits = 600, Reservation_fails = 229
L2_cache_bank[63]: Access = 9736, Miss = 4124, Miss_rate = 0.424, Pending_hits = 575, Reservation_fails = 225
L2_total_cache_accesses = 614400
L2_total_cache_misses = 262340
L2_total_cache_miss_rate = 0.4270
L2_total_cache_pending_hits = 32735
L2_total_cache_reservation_fails = 4066
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 319325
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32735
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 73875
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 122880
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 450560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163840
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4066
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.023
average_pipeline_duty_cycle=2592.678955
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1182272
	Total NON REG=173568
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1182208
	Total NON REG=173568
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185536
	Total NON REG=173568
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1187552
	Total NON REG=173568
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183232
	Total NON REG=173568
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184160
	Total NON REG=173568
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183616
	Total NON REG=173568
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185792
	Total NON REG=173568
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185568
	Total NON REG=173568
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185184
	Total NON REG=173568
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183936
	Total NON REG=173568
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1179392
	Total NON REG=173568
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184480
	Total NON REG=173568
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186816
	Total NON REG=173568
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1187008
	Total NON REG=173568
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184672
	Total NON REG=173568
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184928
	Total NON REG=173568
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1187104
	Total NON REG=173568
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184256
	Total NON REG=173568
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184928
	Total NON REG=173568
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185920
	Total NON REG=173568
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186848
	Total NON REG=173568
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185504
	Total NON REG=173568
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1187712
	Total NON REG=173568
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185120
	Total NON REG=173568
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184192
	Total NON REG=173568
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183360
	Total NON REG=173568
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185440
	Total NON REG=173568
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184928
	Total NON REG=173568
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185280
	Total NON REG=173568
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185440
	Total NON REG=173568
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1182528
	Total NON REG=173568
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183744
	Total NON REG=173568
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184704
	Total NON REG=173568
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184608
	Total NON REG=173568
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1187872
	Total NON REG=173568
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183520
	Total NON REG=173568
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184320
	Total NON REG=173568
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184896
	Total NON REG=173568
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183936
	Total NON REG=173568
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184960
	Total NON REG=173568
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1181312
	Total NON REG=173568
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1181728
	Total NON REG=173568
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184928
	Total NON REG=173568
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184736
	Total NON REG=173568
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186432
	Total NON REG=173568
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1187616
	Total NON REG=173568
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186016
	Total NON REG=173568
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184768
	Total NON REG=173568
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184800
	Total NON REG=173568
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184832
	Total NON REG=173568
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1182880
	Total NON REG=173568
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183872
	Total NON REG=173568
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183744
	Total NON REG=173568
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185056
	Total NON REG=173568
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184896
	Total NON REG=173568
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184416
	Total NON REG=173568
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184480
	Total NON REG=173568
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184576
	Total NON REG=173568
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1181856
	Total NON REG=173568
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184224
	Total NON REG=173568
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184480
	Total NON REG=173568
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183104
	Total NON REG=173568
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183552
	Total NON REG=173568
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=34896
	Total FP Deocded Instructions=5824
	Total INT Deocded Instructions=27136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19890176
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1508352
	Total MEM Acesses=123904
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=3872
	Total REG Reads=3236352
	Total REG Writes=2023328
	Total NON REG=337408
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=34896
	Total FP Deocded Instructions=5824
	Total INT Deocded Instructions=27136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19890176
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1508352
	Total MEM Acesses=123904
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=3872
	Total REG Reads=3236352
	Total REG Writes=2020224
	Total NON REG=337408
core 66:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=34896
	Total FP Deocded Instructions=5824
	Total INT Deocded Instructions=27136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19890176
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1508352
	Total MEM Acesses=123904
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=3872
	Total REG Reads=3236352
	Total REG Writes=2028160
	Total NON REG=337408
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=34896
	Total FP Deocded Instructions=5824
	Total INT Deocded Instructions=27136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19890176
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1508352
	Total MEM Acesses=123904
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=3872
	Total REG Reads=3236352
	Total REG Writes=2028352
	Total NON REG=337408
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=34896
	Total FP Deocded Instructions=5824
	Total INT Deocded Instructions=27136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19890176
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1508352
	Total MEM Acesses=123904
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=3872
	Total REG Reads=3236352
	Total REG Writes=2023552
	Total NON REG=337408
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=34896
	Total FP Deocded Instructions=5824
	Total INT Deocded Instructions=27136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19890176
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1508352
	Total MEM Acesses=123904
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=3872
	Total REG Reads=3236352
	Total REG Writes=2024544
	Total NON REG=337408
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=34896
	Total FP Deocded Instructions=5824
	Total INT Deocded Instructions=27136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19890176
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1508352
	Total MEM Acesses=123904
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=3872
	Total REG Reads=3236352
	Total REG Writes=2025792
	Total NON REG=337408
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=34896
	Total FP Deocded Instructions=5824
	Total INT Deocded Instructions=27136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19890176
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1508352
	Total MEM Acesses=123904
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=3872
	Total REG Reads=3236352
	Total REG Writes=2022560
	Total NON REG=337408
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=34896
	Total FP Deocded Instructions=5824
	Total INT Deocded Instructions=27136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19890176
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1508352
	Total MEM Acesses=123904
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=3872
	Total REG Reads=3236352
	Total REG Writes=2027488
	Total NON REG=337408
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=34896
	Total FP Deocded Instructions=5824
	Total INT Deocded Instructions=27136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19890176
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1508352
	Total MEM Acesses=123904
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=3872
	Total REG Reads=3236352
	Total REG Writes=2028192
	Total NON REG=337408
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=34896
	Total FP Deocded Instructions=5824
	Total INT Deocded Instructions=27136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19890176
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1508352
	Total MEM Acesses=123904
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=3872
	Total REG Reads=3236352
	Total REG Writes=2026720
	Total NON REG=337408
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=34896
	Total FP Deocded Instructions=5824
	Total INT Deocded Instructions=27136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19890176
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1508352
	Total MEM Acesses=123904
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=3872
	Total REG Reads=3236352
	Total REG Writes=2027168
	Total NON REG=337408
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=34896
	Total FP Deocded Instructions=5824
	Total INT Deocded Instructions=27136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19890176
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1508352
	Total MEM Acesses=123904
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=3872
	Total REG Reads=3236352
	Total REG Writes=2027392
	Total NON REG=337408
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=34896
	Total FP Deocded Instructions=5824
	Total INT Deocded Instructions=27136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19890176
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1508352
	Total MEM Acesses=123904
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=3872
	Total REG Reads=3236352
	Total REG Writes=2026080
	Total NON REG=337408
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=34896
	Total FP Deocded Instructions=5824
	Total INT Deocded Instructions=27136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19890176
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1508352
	Total MEM Acesses=123904
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=3872
	Total REG Reads=3236352
	Total REG Writes=2026496
	Total NON REG=337408
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=34896
	Total FP Deocded Instructions=5824
	Total INT Deocded Instructions=27136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=19890176
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1508352
	Total MEM Acesses=123904
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=3872
	Total REG Reads=3236352
	Total REG Writes=2022272
	Total NON REG=337408


==========Power Metrics -- Memory==========
Total memory controller accesses: 98500
Total memory controller reads: 98500
Total memory controller writes: 0
!!!Total Shared memory access: 126976
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 450560
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 6075
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 163840
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 25213
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 450560
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 163840
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 319325
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 32735
	Cache_stats[GLOBAL_ACC_R][MISS] = 24625
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 4066
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 73875
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 40960
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 122880
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 450560
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 163840

icnt_total_pkts_mem_to_simt=614400
icnt_total_pkts_simt_to_mem=614400
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 614400
Req_Network_cycles = 66295
Req_Network_injected_packets_per_cycle =       9.2677 
Req_Network_conflicts_per_cycle =       8.3649
Req_Network_conflicts_per_cycle_util =      19.0254
Req_Bank_Level_Parallism =      21.0786
Req_Network_in_buffer_full_per_cycle =       0.5575
Req_Network_in_buffer_avg_util =      49.1544
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1647

Reply_Network_injected_packets_num = 614400
Reply_Network_cycles = 66295
Reply_Network_injected_packets_per_cycle =        9.2677
Reply_Network_conflicts_per_cycle =       10.3224
Reply_Network_conflicts_per_cycle_util =      23.2494
Reply_Bank_Level_Parallism =      20.8738
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.9443
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1158
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 27 sec (327 sec)
gpgpu_simulation_rate = 158178 (inst/sec)
gpgpu_simulation_rate = 202 (cycle/sec)
gpgpu_silicon_slowdown = 5603960x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
