# Generated by Yosys 0.42 (git sha1 9b6afcf3f, clang++ 15.0.0 -fPIC -Os)

.model Switches_To_LEDs
.inputs switch_1 switch_2 switch_3 switch_4
.outputs led_1 led_2 led_3 led_4
.names $false
.names $true
1
.names $undef
.names switch_1 led_1
1 1
.names switch_2 led_2
1 1
.names switch_3 led_3
1 1
.names switch_4 led_4
1 1
.end
