#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 12 12:39:02 2019
# Process ID: 11536
# Current directory: D:/Vivado_Projecten/EindOpdracht1/BlokDesign2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1236 D:\Vivado_Projecten\EindOpdracht1\BlokDesign2\BlokDesign2.xpr
# Log file: D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/vivado.log
# Journal file: D:/Vivado_Projecten/EindOpdracht1/BlokDesign2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Projecten/EindOpdracht1/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 813.461 ; gain = 207.750
update_compile_order -fileset sources_1
open_bd_design {D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:NeonIp:1.0 - NeonIp_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:user:Ultrasoon:1.0 - Ultrasoon_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <design_1> from BD file <D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 980.750 ; gain = 53.848
launch_sdk -workspace D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.sdk -hwspec D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.sdk -hwspec D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.579 . Memory (MB): peak = 1908.250 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.584 . Memory (MB): peak = 1908.250 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1908.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 2021.039 ; gain = 1003.379
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 12 13:10:17 2019] Launched synth_1...
Run output will be captured here: D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.runs/synth_1/runme.log
[Thu Dec 12 13:10:18 2019] Launched impl_1...
Run output will be captured here: D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.runs/impl_1/runme.log
file copy -force D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.runs/impl_1/design_1_wrapper.sysdef D:/Vivado_Projecten/EindOpdracht1/BlokDesign2/BlokDesign2.sdk/design_1_wrapper.hdf

close_design
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 13:47:58 2019...
