v 20150101 2
L 300 800 600 800 3 0 0 0 -1 -1
L 300 200 600 200 3 0 0 0 -1 -1
A 40 500 398 311 98 3 0 2 0 -1 -1
L 300 800 300 1000 3 0 0 0 -1 -1
L 300 200 300 0 3 0 0 0 -1 -1
V 1050 500 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
L 300 700 385 700 3 0 2 0 100 100
L 300 500 440 500 3 0 2 0 100 100
L 300 300 385 300 3 0 2 0 100 100
A 600 600 400 270 76 3 0 0 0 -1 -1
A 600 400 400 14 76 3 0 0 0 -1 -1
P 1100 500 1300 500 1 0 1
{
T 1100 400 5 8 0 1 0 0 1
pinnumber=OUT
T 1100 400 5 8 0 1 0 0 1
pinseq=1
T 1100 550 5 8 0 1 0 0 1
pinlabel=OUT
T 1200 400 5 8 0 1 0 0 1
pintype=out
}
P 300 100 0 100 1 0 1
{
T 0 50 5 8 0 1 0 0 1
pinnumber=IN0
T 0 50 5 8 0 1 0 0 1
pinseq=2
T 0 150 5 8 0 1 0 0 1
pinlabel=IN0
T 350 100 5 8 0 1 0 0 1
pintype=in
}
P 300 300 0 300 1 0 1
{
T 0 250 5 8 0 1 0 0 1
pinnumber=IN1
T 0 250 5 8 0 1 0 0 1
pinseq=3
T 0 350 5 8 0 1 0 0 1
pinlabel=IN1
T 450 300 5 8 0 1 0 0 1
pintype=in
}
P 300 500 0 500 1 0 1
{
T 0 450 5 8 0 1 0 0 1
pinnumber=IN2
T 0 450 5 8 0 1 0 0 1
pinseq=4
T 0 550 5 8 0 1 0 0 1
pinlabel=IN2
T 450 500 5 8 0 1 0 0 1
pintype=in
}
P 300 700 0 700 1 0 1
{
T 0 650 5 8 0 1 0 0 1
pinnumber=IN3
T 0 650 5 8 0 1 0 0 1
pinseq=5
T 0 750 5 8 0 1 0 0 1
pinlabel=IN3
T 400 700 5 8 0 1 0 0 1
pintype=in
}
P 300 900 0 900 1 0 1
{
T 0 850 5 8 0 1 0 0 1
pinnumber=IN4
T 0 850 5 8 0 1 0 0 1
pinseq=6
T 0 950 5 8 0 1 0 0 1
pinlabel=IN4
T 350 900 5 8 0 1 0 0 1
pintype=in
}
T 800 450 8 10 1 1 0 6 1
refdes=U?
T 100 1100 5 8 0 0 0 0 1
device=nor
T 100 1450 5 8 0 0 0 0 1
description=VERILOG_PORTS=POSITIONAL
T 100 1600 9 10 0 0 0 0 1
numslots=0
T 100 1250 9 10 0 0 0 0 1
footprint=unknown
