<stg><name>FC2_layer</name>


<trans_list>

<trans id="87" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="9" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="13" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_12, %5 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond3 = icmp eq i4 %i, -6

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_12 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
:2  %tmp = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="4">
<![CDATA[
:3  %tmp_cast = zext i4 %i to i10

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %fc2_output_addr = getelementptr inbounds [10 x float]* @fc2_output, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="fc2_output_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %k = phi i6 [ 0, %2 ], [ %k_1, %4 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond2 = icmp eq i6 %k, -14

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %k_1 = add i6 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_34 = zext i6 %k to i64

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:2  %tmp_82 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %k, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="9">
<![CDATA[
:3  %p_shl_cast = zext i9 %tmp_82 to i10

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:4  %tmp_83 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %k, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl1_cast = zext i7 %tmp_83 to i10

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_84 = add i10 %p_shl1_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp_85 = add i10 %tmp_84, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="10">
<![CDATA[
:8  %tmp_102_cast = zext i10 %tmp_85 to i64

]]></Node>
<StgValue><ssdm name="tmp_102_cast"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %fc2_wei_addr = getelementptr [500 x float]* @fc2_wei, i64 0, i64 %tmp_102_cast

]]></Node>
<StgValue><ssdm name="fc2_wei_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %fc1_output_addr = getelementptr inbounds [50 x float]* @fc1_output, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="fc1_output_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="6">
<![CDATA[
:11  %fc1_output_load = load float* %fc1_output_addr, align 4

]]></Node>
<StgValue><ssdm name="fc1_output_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="9">
<![CDATA[
:12  %fc2_wei_load = load float* %fc2_wei_addr, align 4

]]></Node>
<StgValue><ssdm name="fc2_wei_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %fc2_bias_addr = getelementptr inbounds [10 x float]* @fc2_bias, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="fc2_bias_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
:1  %fc2_bias_load = load float* %fc2_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="fc2_bias_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="4">
<![CDATA[
:2  %fc2_output_load = load float* %fc2_output_addr, align 4

]]></Node>
<StgValue><ssdm name="fc2_output_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="6">
<![CDATA[
:11  %fc1_output_load = load float* %fc1_output_addr, align 4

]]></Node>
<StgValue><ssdm name="fc1_output_load"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="9">
<![CDATA[
:12  %fc2_wei_load = load float* %fc2_wei_addr, align 4

]]></Node>
<StgValue><ssdm name="fc2_wei_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_35 = fmul float %fc1_output_load, %fc2_wei_load

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
:14  %fc2_output_load_1 = load float* %fc2_output_addr, align 4

]]></Node>
<StgValue><ssdm name="fc2_output_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
:14  %fc2_output_load_1 = load float* %fc2_output_addr, align 4

]]></Node>
<StgValue><ssdm name="fc2_output_load_1"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_36 = fadd float %fc2_output_load_1, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_36 = fadd float %fc2_output_load_1, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="56" st_id="8" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_36 = fadd float %fc2_output_load_1, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_36 = fadd float %fc2_output_load_1, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:16  store float %tmp_36, float* %fc2_output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="61" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
:1  %fc2_bias_load = load float* %fc2_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="fc2_bias_load"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="4">
<![CDATA[
:2  %fc2_output_load = load float* %fc2_output_addr, align 4

]]></Node>
<StgValue><ssdm name="fc2_output_load"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_s = fadd float %fc2_output_load, %fc2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="64" st_id="11" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_s = fadd float %fc2_output_load, %fc2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="65" st_id="12" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_s = fadd float %fc2_output_load, %fc2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="66" st_id="13" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_s = fadd float %fc2_output_load, %fc2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="67" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:4  store float %tmp_s, float* %fc2_output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:5  %empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str17, i32 %tmp_23) nounwind

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="70" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %predict_write_assign = phi i32 [ %index_1, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="predict_write_assign"/></StgValue>
</operation>

<operation id="71" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %maxn = phi float [ %maxn_1, %._crit_edge ], [ 0.000000e+00, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="maxn"/></StgValue>
</operation>

<operation id="72" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:2  %index = phi i4 [ %i_1, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="73" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4">
<![CDATA[
.preheader:3  %index_cast1 = zext i4 %index to i32

]]></Node>
<StgValue><ssdm name="index_cast1"/></StgValue>
</operation>

<operation id="74" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %exitcond = icmp eq i4 %index, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="75" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5  %empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="76" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:6  %i_1 = add i4 %index, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="77" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond, label %6, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:0  %tmp_32 = zext i4 %index to i64

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1  %fc2_output_addr_1 = getelementptr inbounds [10 x float]* @fc2_output, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="fc2_output_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge:2  %maxn_5 = load float* %fc2_output_addr_1, align 4

]]></Node>
<StgValue><ssdm name="maxn_5"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 %predict_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="82" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge:2  %maxn_5 = load float* %fc2_output_addr_1, align 4

]]></Node>
<StgValue><ssdm name="maxn_5"/></StgValue>
</operation>

<operation id="83" st_id="15" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %tmp_33 = fcmp olt float %maxn, %maxn_5

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="84" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:4  %index_1 = select i1 %tmp_33, i32 %index_cast1, i32 %predict_write_assign

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:5  %maxn_1 = select i1 %tmp_33, float %maxn_5, float %maxn

]]></Node>
<StgValue><ssdm name="maxn_1"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="107" name="fc1_output" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="fc1_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="108" name="fc2_wei" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="fc2_wei"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="109" name="fc2_output" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="fc2_output"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="fc2_bias" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="fc2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="112" from="StgValue_111" to="i" fromId="111" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="StgValue_16" to="i" fromId="16" toId="17">
</dataflow>
<dataflow id="114" from="i_12" to="i" fromId="20" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="StgValue_69" to="i" fromId="69" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="116" from="i" to="exitcond3" fromId="17" toId="18">
</dataflow>
<dataflow id="118" from="StgValue_117" to="exitcond3" fromId="117" toId="18">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="119" toId="19">
</dataflow>
<dataflow id="122" from="StgValue_121" to="empty" fromId="121" toId="19">
</dataflow>
<dataflow id="123" from="StgValue_121" to="empty" fromId="121" toId="19">
</dataflow>
<dataflow id="124" from="StgValue_121" to="empty" fromId="121" toId="19">
</dataflow>
<dataflow id="125" from="i" to="i_12" fromId="17" toId="20">
</dataflow>
<dataflow id="127" from="StgValue_126" to="i_12" fromId="126" toId="20">
</dataflow>
<dataflow id="128" from="exitcond3" to="StgValue_21" fromId="18" toId="21">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopName" to="StgValue_22" fromId="129" toId="22">
</dataflow>
<dataflow id="132" from="p_str17" to="StgValue_22" fromId="131" toId="22">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecRegionBegin" to="tmp_23" fromId="133" toId="23">
</dataflow>
<dataflow id="135" from="p_str17" to="tmp_23" fromId="131" toId="23">
</dataflow>
<dataflow id="136" from="i" to="tmp" fromId="17" toId="24">
</dataflow>
<dataflow id="137" from="i" to="tmp_cast" fromId="17" toId="25">
</dataflow>
<dataflow id="138" from="fc2_output" to="fc2_output_addr" fromId="109" toId="26">
</dataflow>
<dataflow id="140" from="StgValue_139" to="fc2_output_addr" fromId="139" toId="26">
</dataflow>
<dataflow id="141" from="tmp" to="fc2_output_addr" fromId="24" toId="26">
</dataflow>
<dataflow id="143" from="StgValue_142" to="k" fromId="142" toId="29">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="StgValue_27" to="k" fromId="27" toId="29">
</dataflow>
<dataflow id="145" from="k_1" to="k" fromId="32" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="StgValue_60" to="k" fromId="60" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="147" from="k" to="exitcond2" fromId="29" toId="30">
</dataflow>
<dataflow id="149" from="StgValue_148" to="exitcond2" fromId="148" toId="30">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecLoopTripCount" to="empty_109" fromId="119" toId="31">
</dataflow>
<dataflow id="152" from="StgValue_151" to="empty_109" fromId="151" toId="31">
</dataflow>
<dataflow id="153" from="StgValue_151" to="empty_109" fromId="151" toId="31">
</dataflow>
<dataflow id="154" from="StgValue_151" to="empty_109" fromId="151" toId="31">
</dataflow>
<dataflow id="155" from="k" to="k_1" fromId="29" toId="32">
</dataflow>
<dataflow id="157" from="StgValue_156" to="k_1" fromId="156" toId="32">
</dataflow>
<dataflow id="158" from="exitcond2" to="StgValue_33" fromId="30" toId="33">
</dataflow>
<dataflow id="159" from="k" to="tmp_34" fromId="29" toId="34">
</dataflow>
<dataflow id="161" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="tmp_82" fromId="160" toId="35">
</dataflow>
<dataflow id="162" from="k" to="tmp_82" fromId="29" toId="35">
</dataflow>
<dataflow id="164" from="StgValue_163" to="tmp_82" fromId="163" toId="35">
</dataflow>
<dataflow id="165" from="tmp_82" to="p_shl_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="167" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="tmp_83" fromId="166" toId="37">
</dataflow>
<dataflow id="168" from="k" to="tmp_83" fromId="29" toId="37">
</dataflow>
<dataflow id="170" from="StgValue_169" to="tmp_83" fromId="169" toId="37">
</dataflow>
<dataflow id="171" from="tmp_83" to="p_shl1_cast" fromId="37" toId="38">
</dataflow>
<dataflow id="172" from="p_shl1_cast" to="tmp_84" fromId="38" toId="39">
</dataflow>
<dataflow id="173" from="p_shl_cast" to="tmp_84" fromId="36" toId="39">
</dataflow>
<dataflow id="174" from="tmp_84" to="tmp_85" fromId="39" toId="40">
</dataflow>
<dataflow id="175" from="tmp_cast" to="tmp_85" fromId="25" toId="40">
</dataflow>
<dataflow id="176" from="tmp_85" to="tmp_102_cast" fromId="40" toId="41">
</dataflow>
<dataflow id="177" from="fc2_wei" to="fc2_wei_addr" fromId="108" toId="42">
</dataflow>
<dataflow id="178" from="StgValue_139" to="fc2_wei_addr" fromId="139" toId="42">
</dataflow>
<dataflow id="179" from="tmp_102_cast" to="fc2_wei_addr" fromId="41" toId="42">
</dataflow>
<dataflow id="180" from="fc1_output" to="fc1_output_addr" fromId="107" toId="43">
</dataflow>
<dataflow id="181" from="StgValue_139" to="fc1_output_addr" fromId="139" toId="43">
</dataflow>
<dataflow id="182" from="tmp_34" to="fc1_output_addr" fromId="34" toId="43">
</dataflow>
<dataflow id="183" from="fc1_output_addr" to="fc1_output_load" fromId="43" toId="44">
</dataflow>
<dataflow id="184" from="fc2_wei_addr" to="fc2_wei_load" fromId="42" toId="45">
</dataflow>
<dataflow id="185" from="fc2_bias" to="fc2_bias_addr" fromId="110" toId="46">
</dataflow>
<dataflow id="186" from="StgValue_139" to="fc2_bias_addr" fromId="139" toId="46">
</dataflow>
<dataflow id="187" from="tmp" to="fc2_bias_addr" fromId="24" toId="46">
</dataflow>
<dataflow id="188" from="fc2_bias_addr" to="fc2_bias_load" fromId="46" toId="47">
</dataflow>
<dataflow id="189" from="fc2_output_addr" to="fc2_output_load" fromId="26" toId="48">
</dataflow>
<dataflow id="190" from="fc1_output_addr" to="fc1_output_load" fromId="43" toId="49">
</dataflow>
<dataflow id="191" from="fc2_wei_addr" to="fc2_wei_load" fromId="42" toId="50">
</dataflow>
<dataflow id="192" from="fc1_output_load" to="tmp_35" fromId="49" toId="51">
</dataflow>
<dataflow id="193" from="fc2_wei_load" to="tmp_35" fromId="50" toId="51">
</dataflow>
<dataflow id="194" from="fc2_output_addr" to="fc2_output_load_1" fromId="26" toId="52">
</dataflow>
<dataflow id="195" from="fc2_output_addr" to="fc2_output_load_1" fromId="26" toId="53">
</dataflow>
<dataflow id="196" from="fc2_output_load_1" to="tmp_36" fromId="53" toId="54">
</dataflow>
<dataflow id="197" from="tmp_35" to="tmp_36" fromId="51" toId="54">
</dataflow>
<dataflow id="198" from="fc2_output_load_1" to="tmp_36" fromId="53" toId="55">
</dataflow>
<dataflow id="199" from="tmp_35" to="tmp_36" fromId="51" toId="55">
</dataflow>
<dataflow id="200" from="fc2_output_load_1" to="tmp_36" fromId="53" toId="56">
</dataflow>
<dataflow id="201" from="tmp_35" to="tmp_36" fromId="51" toId="56">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecLoopName" to="StgValue_57" fromId="129" toId="57">
</dataflow>
<dataflow id="204" from="p_str18" to="StgValue_57" fromId="203" toId="57">
</dataflow>
<dataflow id="205" from="fc2_output_load_1" to="tmp_36" fromId="53" toId="58">
</dataflow>
<dataflow id="206" from="tmp_35" to="tmp_36" fromId="51" toId="58">
</dataflow>
<dataflow id="207" from="tmp_36" to="StgValue_59" fromId="58" toId="59">
</dataflow>
<dataflow id="208" from="fc2_output_addr" to="StgValue_59" fromId="26" toId="59">
</dataflow>
<dataflow id="209" from="fc2_bias_addr" to="fc2_bias_load" fromId="46" toId="61">
</dataflow>
<dataflow id="210" from="fc2_output_addr" to="fc2_output_load" fromId="26" toId="62">
</dataflow>
<dataflow id="211" from="fc2_output_load" to="tmp_s" fromId="62" toId="63">
</dataflow>
<dataflow id="212" from="fc2_bias_load" to="tmp_s" fromId="61" toId="63">
</dataflow>
<dataflow id="213" from="fc2_output_load" to="tmp_s" fromId="62" toId="64">
</dataflow>
<dataflow id="214" from="fc2_bias_load" to="tmp_s" fromId="61" toId="64">
</dataflow>
<dataflow id="215" from="fc2_output_load" to="tmp_s" fromId="62" toId="65">
</dataflow>
<dataflow id="216" from="fc2_bias_load" to="tmp_s" fromId="61" toId="65">
</dataflow>
<dataflow id="217" from="fc2_output_load" to="tmp_s" fromId="62" toId="66">
</dataflow>
<dataflow id="218" from="fc2_bias_load" to="tmp_s" fromId="61" toId="66">
</dataflow>
<dataflow id="219" from="tmp_s" to="StgValue_67" fromId="66" toId="67">
</dataflow>
<dataflow id="220" from="fc2_output_addr" to="StgValue_67" fromId="26" toId="67">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecRegionEnd" to="empty_110" fromId="221" toId="68">
</dataflow>
<dataflow id="223" from="p_str17" to="empty_110" fromId="131" toId="68">
</dataflow>
<dataflow id="224" from="tmp_23" to="empty_110" fromId="23" toId="68">
</dataflow>
<dataflow id="225" from="index_1" to="predict_write_assign" fromId="84" toId="70">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="226" from="StgValue_86" to="predict_write_assign" fromId="86" toId="70">
<BackEdge/>
</dataflow>
<dataflow id="228" from="StgValue_227" to="predict_write_assign" fromId="227" toId="70">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="229" from="StgValue_28" to="predict_write_assign" fromId="28" toId="70">
</dataflow>
<dataflow id="230" from="maxn_1" to="maxn" fromId="85" toId="71">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="231" from="StgValue_86" to="maxn" fromId="86" toId="71">
<BackEdge/>
</dataflow>
<dataflow id="233" from="StgValue_232" to="maxn" fromId="232" toId="71">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="234" from="StgValue_28" to="maxn" fromId="28" toId="71">
</dataflow>
<dataflow id="235" from="i_1" to="index" fromId="76" toId="72">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="236" from="StgValue_86" to="index" fromId="86" toId="72">
<BackEdge/>
</dataflow>
<dataflow id="237" from="StgValue_111" to="index" fromId="111" toId="72">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="238" from="StgValue_28" to="index" fromId="28" toId="72">
</dataflow>
<dataflow id="239" from="index" to="index_cast1" fromId="72" toId="73">
</dataflow>
<dataflow id="240" from="index" to="exitcond" fromId="72" toId="74">
</dataflow>
<dataflow id="241" from="StgValue_117" to="exitcond" fromId="117" toId="74">
</dataflow>
<dataflow id="242" from="_ssdm_op_SpecLoopTripCount" to="empty_111" fromId="119" toId="75">
</dataflow>
<dataflow id="243" from="StgValue_121" to="empty_111" fromId="121" toId="75">
</dataflow>
<dataflow id="244" from="StgValue_121" to="empty_111" fromId="121" toId="75">
</dataflow>
<dataflow id="245" from="StgValue_121" to="empty_111" fromId="121" toId="75">
</dataflow>
<dataflow id="246" from="index" to="i_1" fromId="72" toId="76">
</dataflow>
<dataflow id="247" from="StgValue_126" to="i_1" fromId="126" toId="76">
</dataflow>
<dataflow id="248" from="exitcond" to="StgValue_77" fromId="74" toId="77">
</dataflow>
<dataflow id="249" from="index" to="tmp_32" fromId="72" toId="78">
</dataflow>
<dataflow id="250" from="fc2_output" to="fc2_output_addr_1" fromId="109" toId="79">
</dataflow>
<dataflow id="251" from="StgValue_139" to="fc2_output_addr_1" fromId="139" toId="79">
</dataflow>
<dataflow id="252" from="tmp_32" to="fc2_output_addr_1" fromId="78" toId="79">
</dataflow>
<dataflow id="253" from="fc2_output_addr_1" to="maxn_5" fromId="79" toId="80">
</dataflow>
<dataflow id="254" from="predict_write_assign" to="StgValue_81" fromId="70" toId="81">
</dataflow>
<dataflow id="255" from="fc2_output_addr_1" to="maxn_5" fromId="79" toId="82">
</dataflow>
<dataflow id="256" from="maxn" to="tmp_33" fromId="71" toId="83">
</dataflow>
<dataflow id="257" from="maxn_5" to="tmp_33" fromId="82" toId="83">
</dataflow>
<dataflow id="258" from="tmp_33" to="index_1" fromId="83" toId="84">
</dataflow>
<dataflow id="259" from="index_cast1" to="index_1" fromId="73" toId="84">
</dataflow>
<dataflow id="260" from="predict_write_assign" to="index_1" fromId="70" toId="84">
</dataflow>
<dataflow id="261" from="tmp_33" to="maxn_1" fromId="83" toId="85">
</dataflow>
<dataflow id="262" from="maxn_5" to="maxn_1" fromId="82" toId="85">
</dataflow>
<dataflow id="263" from="maxn" to="maxn_1" fromId="71" toId="85">
</dataflow>
<dataflow id="264" from="exitcond3" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="265" from="exitcond2" to="StgValue_3" fromId="30" toId="3">
</dataflow>
<dataflow id="266" from="exitcond" to="StgValue_14" fromId="74" toId="14">
</dataflow>
</dataflows>


</stg>
