ARM IRIW+addr+ctrlisb
"Rfe DpAddrdR Fre Rfe DpCtrlIsbdR Fre"
Cycle=Rfe DpAddrdR Fre Rfe DpCtrlIsbdR Fre
Prefetch=0:x=T,1:x=F,1:y=T,2:y=T,3:y=F,3:x=T
Com=Rf Fr Rf Fr
Orig=Rfe DpAddrdR Fre Rfe DpCtrlIsbdR Fre
{
%x0=x;
%x1=x; %y1=y;
%y2=y;
%y3=y; %x3=x;
}
 P0           | P1              | P2           | P3           ;
 MOV R0,#1    | LDR R0,[%x1]    | MOV R0,#1    | LDR R0,[%y3] ;
 STR R0,[%x0] | EOR R1,R0,R0    | STR R0,[%y2] | CMP R0,R0    ;
              | LDR R2,[R1,%y1] |              | BNE LC00     ;
              |                 |              | LC00:        ;
              |                 |              | ISB          ;
              |                 |              | LDR R1,[%x3] ;
exists
(1:R0=1 /\ 1:R2=0 /\ 3:R0=1 /\ 3:R1=0)
