#!/bin/bash
#SBATCH -p fpga 
#SBATCH --constraint=20.4.0_max 
#SBATCH -N {{ N }}
#SBATCH -n {{ n }}
#SBATCH -t 2:00:00 
#SBATCH -w {{ fpgas|join(',') }}
{% for y in range(width) -%}
{% for x in range(width) -%}
#SBATCH --fpgalink="n{{("%02d" % ((y * width + x)/2))}}:acl{{("%d" % ((y * width + x) % 2))}}:ch0-n{{("%02d" % ((x * width + y)/2))}}:acl{{("%d" % ((x * width + y) % 2))}}:ch1"
#SBATCH --fpgalink="n{{("%02d" % ((y * width + x)/2))}}:acl{{("%d" % ((y * width + x) % 2))}}:ch2-n{{("%02d" % ((x * width + y)/2))}}:acl{{("%d" % ((x * width + y) % 2))}}:ch3"
{% endfor %}
{%- endfor %}
#SBATCH -J PTRANS

module load intel intelFPGA_pro/21.2.0 bittware_520n/20.4.0_max devel/CMake/3.15.3-GCCcore-8.3.0

srun ../../synthesis_artifacts/PTRANS/520n-21.2.0-20.4.0-iec/Transpose_intel \
    -f ../../synthesis_artifacts/PTRANS/520n-21.2.0-20.4.0-iec/transpose_PQ_IEC.aocx \
    -n 10 -m 64 -b 512 -r 4
