<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LFW513 (RLOOP - POWER NODE): CANBase1 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="sil3_style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SIL3_LOGO_250X66.BMP"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LFW513 (RLOOP - POWER NODE)
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_c_a_n_base1.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CANBase1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="rm4__can____private_8h_source.html">COMMON_CODE/RM4/LCCM126__RM4__CAN/rm4_can__private.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for CANBase1:</div>
<div class="dyncontent">
<div class="center"><img src="struct_c_a_n_base1__coll__graph.png" border="0" usemap="#_c_a_n_base1_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aa8a32f3b917f2d961d9250d1efe378c9"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#aa8a32f3b917f2d961d9250d1efe378c9">CTL</a></td></tr>
<tr class="memdesc:aa8a32f3b917f2d961d9250d1efe378c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0000: Control Register  <a href="#aa8a32f3b917f2d961d9250d1efe378c9">More...</a><br /></td></tr>
<tr class="separator:aa8a32f3b917f2d961d9250d1efe378c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a427b6265e53d7f1374f4371305004431"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a427b6265e53d7f1374f4371305004431">ES</a></td></tr>
<tr class="memdesc:a427b6265e53d7f1374f4371305004431"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0004: Error and Status Register  <a href="#a427b6265e53d7f1374f4371305004431">More...</a><br /></td></tr>
<tr class="separator:a427b6265e53d7f1374f4371305004431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab00458158a727b6632bac0954d6bcda"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#aab00458158a727b6632bac0954d6bcda">EERC</a></td></tr>
<tr class="memdesc:aab00458158a727b6632bac0954d6bcda"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0008: Error Counter Register  <a href="#aab00458158a727b6632bac0954d6bcda">More...</a><br /></td></tr>
<tr class="separator:aab00458158a727b6632bac0954d6bcda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b72af97d29e25855c8209e4e2447afe"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a2b72af97d29e25855c8209e4e2447afe">BTR</a></td></tr>
<tr class="memdesc:a2b72af97d29e25855c8209e4e2447afe"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x000C: Bit Timing Register  <a href="#a2b72af97d29e25855c8209e4e2447afe">More...</a><br /></td></tr>
<tr class="separator:a2b72af97d29e25855c8209e4e2447afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a682aad5ba681d507eaa4484865ab0f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a9a682aad5ba681d507eaa4484865ab0f">INT</a></td></tr>
<tr class="memdesc:a9a682aad5ba681d507eaa4484865ab0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0010: Interrupt Register  <a href="#a9a682aad5ba681d507eaa4484865ab0f">More...</a><br /></td></tr>
<tr class="separator:a9a682aad5ba681d507eaa4484865ab0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b86095a7cd8c8d72d1f37509fa5688"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a63b86095a7cd8c8d72d1f37509fa5688">TEST</a></td></tr>
<tr class="memdesc:a63b86095a7cd8c8d72d1f37509fa5688"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0014: Test Register  <a href="#a63b86095a7cd8c8d72d1f37509fa5688">More...</a><br /></td></tr>
<tr class="separator:a63b86095a7cd8c8d72d1f37509fa5688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2348f629673733ad313215ce86c5ffc3"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a2348f629673733ad313215ce86c5ffc3">rsvd1</a></td></tr>
<tr class="memdesc:a2348f629673733ad313215ce86c5ffc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0018: Reserved  <a href="#a2348f629673733ad313215ce86c5ffc3">More...</a><br /></td></tr>
<tr class="separator:a2348f629673733ad313215ce86c5ffc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1bfa6b254ef499fce39aa1a2b17b96"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a6f1bfa6b254ef499fce39aa1a2b17b96">PERR</a></td></tr>
<tr class="memdesc:a6f1bfa6b254ef499fce39aa1a2b17b96"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x001C: Parity/SECDED Error Code Register  <a href="#a6f1bfa6b254ef499fce39aa1a2b17b96">More...</a><br /></td></tr>
<tr class="separator:a6f1bfa6b254ef499fce39aa1a2b17b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afadb3dcefbae42637a4792939c2a1f5c"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#afadb3dcefbae42637a4792939c2a1f5c">rsvd2</a> [24]</td></tr>
<tr class="memdesc:afadb3dcefbae42637a4792939c2a1f5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x002C - 0x7C: Reserved  <a href="#afadb3dcefbae42637a4792939c2a1f5c">More...</a><br /></td></tr>
<tr class="separator:afadb3dcefbae42637a4792939c2a1f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca004cfe4700ca628c5978723dfbb9eb"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#aca004cfe4700ca628c5978723dfbb9eb">ABOTR</a></td></tr>
<tr class="memdesc:aca004cfe4700ca628c5978723dfbb9eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0080: Auto Bus On Time Register  <a href="#aca004cfe4700ca628c5978723dfbb9eb">More...</a><br /></td></tr>
<tr class="separator:aca004cfe4700ca628c5978723dfbb9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe2eaa3c1d2387e7d69266fe41b28d4"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a9fe2eaa3c1d2387e7d69266fe41b28d4">TXRQX</a></td></tr>
<tr class="memdesc:a9fe2eaa3c1d2387e7d69266fe41b28d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0084: Transmission Request X Register  <a href="#a9fe2eaa3c1d2387e7d69266fe41b28d4">More...</a><br /></td></tr>
<tr class="separator:a9fe2eaa3c1d2387e7d69266fe41b28d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a214398fd5eb7bae56fb4a290ed1d71c5"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a214398fd5eb7bae56fb4a290ed1d71c5">u32TXRQx</a> [4U]</td></tr>
<tr class="memdesc:a214398fd5eb7bae56fb4a290ed1d71c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0088-0x0094: Transmission Request Registers  <a href="#a214398fd5eb7bae56fb4a290ed1d71c5">More...</a><br /></td></tr>
<tr class="separator:a214398fd5eb7bae56fb4a290ed1d71c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a773cf5cd364878bde4361ba3ccd26587"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a773cf5cd364878bde4361ba3ccd26587">NWDATX</a></td></tr>
<tr class="memdesc:a773cf5cd364878bde4361ba3ccd26587"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0098: New Data X Register  <a href="#a773cf5cd364878bde4361ba3ccd26587">More...</a><br /></td></tr>
<tr class="separator:a773cf5cd364878bde4361ba3ccd26587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e57c119bda74b0258ecdbfc1795b7c4"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a1e57c119bda74b0258ecdbfc1795b7c4">NWDATx</a> [4U]</td></tr>
<tr class="memdesc:a1e57c119bda74b0258ecdbfc1795b7c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x009C-0x00A8: New Data Registers  <a href="#a1e57c119bda74b0258ecdbfc1795b7c4">More...</a><br /></td></tr>
<tr class="separator:a1e57c119bda74b0258ecdbfc1795b7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771f9a6c8dfdb828161176bdd5d6ec20"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a771f9a6c8dfdb828161176bdd5d6ec20">INTPNDX</a></td></tr>
<tr class="memdesc:a771f9a6c8dfdb828161176bdd5d6ec20"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00AC: Interrupt Pending X Register  <a href="#a771f9a6c8dfdb828161176bdd5d6ec20">More...</a><br /></td></tr>
<tr class="separator:a771f9a6c8dfdb828161176bdd5d6ec20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f8054d94b77ed570a9826484578eca"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a70f8054d94b77ed570a9826484578eca">INTPNDx</a> [4U]</td></tr>
<tr class="memdesc:a70f8054d94b77ed570a9826484578eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00B0-0x00BC: Interrupt Pending Registers  <a href="#a70f8054d94b77ed570a9826484578eca">More...</a><br /></td></tr>
<tr class="separator:a70f8054d94b77ed570a9826484578eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f49df3496d8dd6bb58b798914c6e281"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a0f49df3496d8dd6bb58b798914c6e281">MSGVALX</a></td></tr>
<tr class="memdesc:a0f49df3496d8dd6bb58b798914c6e281"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00C0: Message Valid X Register  <a href="#a0f49df3496d8dd6bb58b798914c6e281">More...</a><br /></td></tr>
<tr class="separator:a0f49df3496d8dd6bb58b798914c6e281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4ea0cdc91a26d63e2b4b4fd4db3125"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a5a4ea0cdc91a26d63e2b4b4fd4db3125">MSGVALx</a> [4U]</td></tr>
<tr class="memdesc:a5a4ea0cdc91a26d63e2b4b4fd4db3125"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00C4-0x00D0: Message Valid Registers  <a href="#a5a4ea0cdc91a26d63e2b4b4fd4db3125">More...</a><br /></td></tr>
<tr class="separator:a5a4ea0cdc91a26d63e2b4b4fd4db3125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178224c2af1faebc3258bcaf418d5003"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a178224c2af1faebc3258bcaf418d5003">rsvd3</a></td></tr>
<tr class="memdesc:a178224c2af1faebc3258bcaf418d5003"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00D4: Reserved  <a href="#a178224c2af1faebc3258bcaf418d5003">More...</a><br /></td></tr>
<tr class="separator:a178224c2af1faebc3258bcaf418d5003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad03ba8f9dac8c9f388b3d831b2b7d79c"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#ad03ba8f9dac8c9f388b3d831b2b7d79c">INTMUXx</a> [4U]</td></tr>
<tr class="memdesc:ad03ba8f9dac8c9f388b3d831b2b7d79c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00D8-0x00E4: Interrupt Multiplexer Registers  <a href="#ad03ba8f9dac8c9f388b3d831b2b7d79c">More...</a><br /></td></tr>
<tr class="separator:ad03ba8f9dac8c9f388b3d831b2b7d79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5a7167f9f6857e2358c52a9455afd5"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#ada5a7167f9f6857e2358c52a9455afd5">rsvd4</a> [6]</td></tr>
<tr class="memdesc:ada5a7167f9f6857e2358c52a9455afd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x00E8: Reserved  <a href="#ada5a7167f9f6857e2358c52a9455afd5">More...</a><br /></td></tr>
<tr class="separator:ada5a7167f9f6857e2358c52a9455afd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad88de2340411da3df11ca483ba5fa6b"><td class="memItemLeft" align="right" valign="top">Luint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#aad88de2340411da3df11ca483ba5fa6b">u8IF1NO</a></td></tr>
<tr class="memdesc:aad88de2340411da3df11ca483ba5fa6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0100: IF1 Command Register, Msg Number  <a href="#aad88de2340411da3df11ca483ba5fa6b">More...</a><br /></td></tr>
<tr class="separator:aad88de2340411da3df11ca483ba5fa6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b02c1e3f79c2d4e92bd9dd988962332"><td class="memItemLeft" align="right" valign="top">Luint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a3b02c1e3f79c2d4e92bd9dd988962332">u8IF1STAT</a></td></tr>
<tr class="memdesc:a3b02c1e3f79c2d4e92bd9dd988962332"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0100: IF1 Command Register, Status  <a href="#a3b02c1e3f79c2d4e92bd9dd988962332">More...</a><br /></td></tr>
<tr class="separator:a3b02c1e3f79c2d4e92bd9dd988962332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a966b19416231e9fe4b3e201ccf111e10"><td class="memItemLeft" align="right" valign="top">Luint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a966b19416231e9fe4b3e201ccf111e10">u8IF1CMD</a></td></tr>
<tr class="memdesc:a966b19416231e9fe4b3e201ccf111e10"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0100: IF1 Command Register, Command  <a href="#a966b19416231e9fe4b3e201ccf111e10">More...</a><br /></td></tr>
<tr class="separator:a966b19416231e9fe4b3e201ccf111e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b94ea178ed44763b63d32ca3a0a97c"><td class="memItemLeft" align="right" valign="top">Luint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a29b94ea178ed44763b63d32ca3a0a97c">rsvd9</a></td></tr>
<tr class="memdesc:a29b94ea178ed44763b63d32ca3a0a97c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0100: IF1 Command Register, Reserved  <a href="#a29b94ea178ed44763b63d32ca3a0a97c">More...</a><br /></td></tr>
<tr class="separator:a29b94ea178ed44763b63d32ca3a0a97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a752beff880da3e5a1e23dfc5424fc931"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a752beff880da3e5a1e23dfc5424fc931">IF1MSK</a></td></tr>
<tr class="memdesc:a752beff880da3e5a1e23dfc5424fc931"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0104: IF1 Mask Register  <a href="#a752beff880da3e5a1e23dfc5424fc931">More...</a><br /></td></tr>
<tr class="separator:a752beff880da3e5a1e23dfc5424fc931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a515a69d4eef61ab938d1bba519956806"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a515a69d4eef61ab938d1bba519956806">IF1ARB</a></td></tr>
<tr class="memdesc:a515a69d4eef61ab938d1bba519956806"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0108: IF1 Arbitration Register  <a href="#a515a69d4eef61ab938d1bba519956806">More...</a><br /></td></tr>
<tr class="separator:a515a69d4eef61ab938d1bba519956806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e1b031556eb63d202d7df79ed3a7e8a"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a7e1b031556eb63d202d7df79ed3a7e8a">IF1MCTL</a></td></tr>
<tr class="memdesc:a7e1b031556eb63d202d7df79ed3a7e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x010C: IF1 Message Control Register  <a href="#a7e1b031556eb63d202d7df79ed3a7e8a">More...</a><br /></td></tr>
<tr class="separator:a7e1b031556eb63d202d7df79ed3a7e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a745c5db957a7e7225d20c245c8cb3c2e"><td class="memItemLeft" align="right" valign="top">Luint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a745c5db957a7e7225d20c245c8cb3c2e">u8IF1DATx</a> [8U]</td></tr>
<tr class="memdesc:a745c5db957a7e7225d20c245c8cb3c2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0110-0x0114: IF1 Data A and B Registers  <a href="#a745c5db957a7e7225d20c245c8cb3c2e">More...</a><br /></td></tr>
<tr class="separator:a745c5db957a7e7225d20c245c8cb3c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6bdf3479329b71e7e0633317e77e6fc"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#ac6bdf3479329b71e7e0633317e77e6fc">rsvd5</a> [2]</td></tr>
<tr class="memdesc:ac6bdf3479329b71e7e0633317e77e6fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0118: Reserved  <a href="#ac6bdf3479329b71e7e0633317e77e6fc">More...</a><br /></td></tr>
<tr class="separator:ac6bdf3479329b71e7e0633317e77e6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20b31046741d1a3e8f4427d6dfcaacf0"><td class="memItemLeft" align="right" valign="top">Luint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a20b31046741d1a3e8f4427d6dfcaacf0">u8IF2NO</a></td></tr>
<tr class="memdesc:a20b31046741d1a3e8f4427d6dfcaacf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0120: IF2 Command Register, Msg No  <a href="#a20b31046741d1a3e8f4427d6dfcaacf0">More...</a><br /></td></tr>
<tr class="separator:a20b31046741d1a3e8f4427d6dfcaacf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3ac92c23f171e77eff88d1968c2892"><td class="memItemLeft" align="right" valign="top">Luint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a2c3ac92c23f171e77eff88d1968c2892">u8IF2STAT</a></td></tr>
<tr class="memdesc:a2c3ac92c23f171e77eff88d1968c2892"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0120: IF2 Command Register, Status  <a href="#a2c3ac92c23f171e77eff88d1968c2892">More...</a><br /></td></tr>
<tr class="separator:a2c3ac92c23f171e77eff88d1968c2892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6820bf2760919e493bba1da22793066d"><td class="memItemLeft" align="right" valign="top">Luint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a6820bf2760919e493bba1da22793066d">u8IF2CMD</a></td></tr>
<tr class="memdesc:a6820bf2760919e493bba1da22793066d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0120: IF2 Command Register, Command  <a href="#a6820bf2760919e493bba1da22793066d">More...</a><br /></td></tr>
<tr class="separator:a6820bf2760919e493bba1da22793066d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38962551b7b7a43b58d30ff1c760c735"><td class="memItemLeft" align="right" valign="top">Luint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a38962551b7b7a43b58d30ff1c760c735">rsvd10</a></td></tr>
<tr class="memdesc:a38962551b7b7a43b58d30ff1c760c735"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0120: IF2 Command Register, Reserved  <a href="#a38962551b7b7a43b58d30ff1c760c735">More...</a><br /></td></tr>
<tr class="separator:a38962551b7b7a43b58d30ff1c760c735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acff081973d24ef424442e98cbefe4256"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#acff081973d24ef424442e98cbefe4256">IF2MSK</a></td></tr>
<tr class="memdesc:acff081973d24ef424442e98cbefe4256"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0124: IF2 Mask Register  <a href="#acff081973d24ef424442e98cbefe4256">More...</a><br /></td></tr>
<tr class="separator:acff081973d24ef424442e98cbefe4256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64593c6eb202f5c9c762761e75d02b77"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a64593c6eb202f5c9c762761e75d02b77">IF2ARB</a></td></tr>
<tr class="memdesc:a64593c6eb202f5c9c762761e75d02b77"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0128: IF2 Arbitration Register  <a href="#a64593c6eb202f5c9c762761e75d02b77">More...</a><br /></td></tr>
<tr class="separator:a64593c6eb202f5c9c762761e75d02b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a437960c661f961a2de761c290d0fbac1"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a437960c661f961a2de761c290d0fbac1">IF2MCTL</a></td></tr>
<tr class="memdesc:a437960c661f961a2de761c290d0fbac1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x012C: IF2 Message Control Register  <a href="#a437960c661f961a2de761c290d0fbac1">More...</a><br /></td></tr>
<tr class="separator:a437960c661f961a2de761c290d0fbac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30ec68a2b69eb13529a64ce907878da"><td class="memItemLeft" align="right" valign="top">Luint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#aa30ec68a2b69eb13529a64ce907878da">u8IF2DATx</a> [8U]</td></tr>
<tr class="memdesc:aa30ec68a2b69eb13529a64ce907878da"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0130-0x0134: IF2 Data A and B Registers  <a href="#aa30ec68a2b69eb13529a64ce907878da">More...</a><br /></td></tr>
<tr class="separator:aa30ec68a2b69eb13529a64ce907878da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83cba4f152eb31eca013382b31c86fc3"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a83cba4f152eb31eca013382b31c86fc3">rsvd6</a> [2]</td></tr>
<tr class="memdesc:a83cba4f152eb31eca013382b31c86fc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0138: Reserved  <a href="#a83cba4f152eb31eca013382b31c86fc3">More...</a><br /></td></tr>
<tr class="separator:a83cba4f152eb31eca013382b31c86fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dadded21351e6baf0eee6b9a60d1b34"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a3dadded21351e6baf0eee6b9a60d1b34">IF3OBS</a></td></tr>
<tr class="memdesc:a3dadded21351e6baf0eee6b9a60d1b34"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0140: IF3 Observation Register  <a href="#a3dadded21351e6baf0eee6b9a60d1b34">More...</a><br /></td></tr>
<tr class="separator:a3dadded21351e6baf0eee6b9a60d1b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d70f218a565764cc2657b09e743ccea"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a1d70f218a565764cc2657b09e743ccea">IF3MSK</a></td></tr>
<tr class="memdesc:a1d70f218a565764cc2657b09e743ccea"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0144: IF3 Mask Register  <a href="#a1d70f218a565764cc2657b09e743ccea">More...</a><br /></td></tr>
<tr class="separator:a1d70f218a565764cc2657b09e743ccea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98c1e6de12d69a735e9216c5b01e478d"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a98c1e6de12d69a735e9216c5b01e478d">IF3ARB</a></td></tr>
<tr class="memdesc:a98c1e6de12d69a735e9216c5b01e478d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0148: IF3 Arbitration Register  <a href="#a98c1e6de12d69a735e9216c5b01e478d">More...</a><br /></td></tr>
<tr class="separator:a98c1e6de12d69a735e9216c5b01e478d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96fd8f511855d8fb3a47a64a6cf631f6"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a96fd8f511855d8fb3a47a64a6cf631f6">IF3MCTL</a></td></tr>
<tr class="memdesc:a96fd8f511855d8fb3a47a64a6cf631f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x014C: IF3 Message Control Register  <a href="#a96fd8f511855d8fb3a47a64a6cf631f6">More...</a><br /></td></tr>
<tr class="separator:a96fd8f511855d8fb3a47a64a6cf631f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51eca0f58679d59c9be10224180c38d7"><td class="memItemLeft" align="right" valign="top">Luint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a51eca0f58679d59c9be10224180c38d7">u8IF3DATx</a> [8U]</td></tr>
<tr class="memdesc:a51eca0f58679d59c9be10224180c38d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0150-0x0154: IF3 Data A and B Registers  <a href="#a51eca0f58679d59c9be10224180c38d7">More...</a><br /></td></tr>
<tr class="separator:a51eca0f58679d59c9be10224180c38d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8744eba976e38e16c9b3f40aae545264"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a8744eba976e38e16c9b3f40aae545264">rsvd7</a> [2]</td></tr>
<tr class="memdesc:a8744eba976e38e16c9b3f40aae545264"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0158: Reserved  <a href="#a8744eba976e38e16c9b3f40aae545264">More...</a><br /></td></tr>
<tr class="separator:a8744eba976e38e16c9b3f40aae545264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa444c4737a6728cadca7f17a639be8"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a5fa444c4737a6728cadca7f17a639be8">IF3UEy</a> [4U]</td></tr>
<tr class="memdesc:a5fa444c4737a6728cadca7f17a639be8"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0160-0x016C: IF3 Update Enable Registers  <a href="#a5fa444c4737a6728cadca7f17a639be8">More...</a><br /></td></tr>
<tr class="separator:a5fa444c4737a6728cadca7f17a639be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a281e618e06dab9de31da99abdcdeb1cd"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#a281e618e06dab9de31da99abdcdeb1cd">rsvd8</a> [28]</td></tr>
<tr class="memdesc:a281e618e06dab9de31da99abdcdeb1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0170: Reserved  <a href="#a281e618e06dab9de31da99abdcdeb1cd">More...</a><br /></td></tr>
<tr class="separator:a281e618e06dab9de31da99abdcdeb1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe865197cc3870803ee82a588bdb53b"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#abbe865197cc3870803ee82a588bdb53b">TIOC</a></td></tr>
<tr class="memdesc:abbe865197cc3870803ee82a588bdb53b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x01E0: TX IO Control Register  <a href="#abbe865197cc3870803ee82a588bdb53b">More...</a><br /></td></tr>
<tr class="separator:abbe865197cc3870803ee82a588bdb53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab11ac314b92f67956991eb3d29ac0316"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n_base1.html#ab11ac314b92f67956991eb3d29ac0316">RIOC</a></td></tr>
<tr class="memdesc:ab11ac314b92f67956991eb3d29ac0316"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x01E4: RX IO Control Register  <a href="#ab11ac314b92f67956991eb3d29ac0316">More...</a><br /></td></tr>
<tr class="separator:ab11ac314b92f67956991eb3d29ac0316"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="aca004cfe4700ca628c5978723dfbb9eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::ABOTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0080: Auto Bus On Time Register </p>

</div>
</div>
<a class="anchor" id="a2b72af97d29e25855c8209e4e2447afe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::BTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x000C: Bit Timing Register </p>

</div>
</div>
<a class="anchor" id="aa8a32f3b917f2d961d9250d1efe378c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0000: Control Register </p>

</div>
</div>
<a class="anchor" id="aab00458158a727b6632bac0954d6bcda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::EERC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0008: Error Counter Register </p>

</div>
</div>
<a class="anchor" id="a427b6265e53d7f1374f4371305004431"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::ES</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0004: Error and Status Register </p>

</div>
</div>
<a class="anchor" id="a515a69d4eef61ab938d1bba519956806"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::IF1ARB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0108: IF1 Arbitration Register </p>

</div>
</div>
<a class="anchor" id="a7e1b031556eb63d202d7df79ed3a7e8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::IF1MCTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x010C: IF1 Message Control Register </p>

</div>
</div>
<a class="anchor" id="a752beff880da3e5a1e23dfc5424fc931"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::IF1MSK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0104: IF1 Mask Register </p>

</div>
</div>
<a class="anchor" id="a64593c6eb202f5c9c762761e75d02b77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::IF2ARB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0128: IF2 Arbitration Register </p>

</div>
</div>
<a class="anchor" id="a437960c661f961a2de761c290d0fbac1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::IF2MCTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x012C: IF2 Message Control Register </p>

</div>
</div>
<a class="anchor" id="acff081973d24ef424442e98cbefe4256"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::IF2MSK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0124: IF2 Mask Register </p>

</div>
</div>
<a class="anchor" id="a98c1e6de12d69a735e9216c5b01e478d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::IF3ARB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0148: IF3 Arbitration Register </p>

</div>
</div>
<a class="anchor" id="a96fd8f511855d8fb3a47a64a6cf631f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::IF3MCTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x014C: IF3 Message Control Register </p>

</div>
</div>
<a class="anchor" id="a1d70f218a565764cc2657b09e743ccea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::IF3MSK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0144: IF3 Mask Register </p>

</div>
</div>
<a class="anchor" id="a3dadded21351e6baf0eee6b9a60d1b34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::IF3OBS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0140: IF3 Observation Register </p>

</div>
</div>
<a class="anchor" id="a5fa444c4737a6728cadca7f17a639be8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::IF3UEy[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0160-0x016C: IF3 Update Enable Registers </p>

</div>
</div>
<a class="anchor" id="a9a682aad5ba681d507eaa4484865ab0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0010: Interrupt Register </p>

</div>
</div>
<a class="anchor" id="ad03ba8f9dac8c9f388b3d831b2b7d79c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::INTMUXx[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00D8-0x00E4: Interrupt Multiplexer Registers </p>

</div>
</div>
<a class="anchor" id="a771f9a6c8dfdb828161176bdd5d6ec20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::INTPNDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00AC: Interrupt Pending X Register </p>

</div>
</div>
<a class="anchor" id="a70f8054d94b77ed570a9826484578eca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::INTPNDx[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00B0-0x00BC: Interrupt Pending Registers </p>

</div>
</div>
<a class="anchor" id="a0f49df3496d8dd6bb58b798914c6e281"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::MSGVALX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00C0: Message Valid X Register </p>

</div>
</div>
<a class="anchor" id="a5a4ea0cdc91a26d63e2b4b4fd4db3125"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::MSGVALx[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00C4-0x00D0: Message Valid Registers </p>

</div>
</div>
<a class="anchor" id="a773cf5cd364878bde4361ba3ccd26587"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::NWDATX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0098: New Data X Register </p>

</div>
</div>
<a class="anchor" id="a1e57c119bda74b0258ecdbfc1795b7c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::NWDATx[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x009C-0x00A8: New Data Registers </p>

</div>
</div>
<a class="anchor" id="a6f1bfa6b254ef499fce39aa1a2b17b96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::PERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x001C: Parity/SECDED Error Code Register </p>

</div>
</div>
<a class="anchor" id="ab11ac314b92f67956991eb3d29ac0316"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::RIOC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x01E4: RX IO Control Register </p>

</div>
</div>
<a class="anchor" id="a2348f629673733ad313215ce86c5ffc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::rsvd1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0018: Reserved </p>

</div>
</div>
<a class="anchor" id="a38962551b7b7a43b58d30ff1c760c735"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint8 CANBase1::rsvd10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0120: IF2 Command Register, Reserved </p>

</div>
</div>
<a class="anchor" id="afadb3dcefbae42637a4792939c2a1f5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::rsvd2[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x002C - 0x7C: Reserved </p>

</div>
</div>
<a class="anchor" id="a178224c2af1faebc3258bcaf418d5003"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::rsvd3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00D4: Reserved </p>

</div>
</div>
<a class="anchor" id="ada5a7167f9f6857e2358c52a9455afd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::rsvd4[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x00E8: Reserved </p>

</div>
</div>
<a class="anchor" id="ac6bdf3479329b71e7e0633317e77e6fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::rsvd5[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0118: Reserved </p>

</div>
</div>
<a class="anchor" id="a83cba4f152eb31eca013382b31c86fc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::rsvd6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0138: Reserved </p>

</div>
</div>
<a class="anchor" id="a8744eba976e38e16c9b3f40aae545264"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::rsvd7[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0158: Reserved </p>

</div>
</div>
<a class="anchor" id="a281e618e06dab9de31da99abdcdeb1cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::rsvd8[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0170: Reserved </p>

</div>
</div>
<a class="anchor" id="a29b94ea178ed44763b63d32ca3a0a97c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint8 CANBase1::rsvd9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0100: IF1 Command Register, Reserved </p>

</div>
</div>
<a class="anchor" id="a63b86095a7cd8c8d72d1f37509fa5688"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::TEST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0014: Test Register </p>

</div>
</div>
<a class="anchor" id="abbe865197cc3870803ee82a588bdb53b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::TIOC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x01E0: TX IO Control Register </p>

</div>
</div>
<a class="anchor" id="a9fe2eaa3c1d2387e7d69266fe41b28d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::TXRQX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0084: Transmission Request X Register </p>

</div>
</div>
<a class="anchor" id="a214398fd5eb7bae56fb4a290ed1d71c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 CANBase1::u32TXRQx[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0088-0x0094: Transmission Request Registers </p>

</div>
</div>
<a class="anchor" id="a966b19416231e9fe4b3e201ccf111e10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint8 CANBase1::u8IF1CMD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0100: IF1 Command Register, Command </p>

</div>
</div>
<a class="anchor" id="a745c5db957a7e7225d20c245c8cb3c2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint8 CANBase1::u8IF1DATx[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0110-0x0114: IF1 Data A and B Registers </p>

</div>
</div>
<a class="anchor" id="aad88de2340411da3df11ca483ba5fa6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint8 CANBase1::u8IF1NO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0100: IF1 Command Register, Msg Number </p>

</div>
</div>
<a class="anchor" id="a3b02c1e3f79c2d4e92bd9dd988962332"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint8 CANBase1::u8IF1STAT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0100: IF1 Command Register, Status </p>

</div>
</div>
<a class="anchor" id="a6820bf2760919e493bba1da22793066d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint8 CANBase1::u8IF2CMD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0120: IF2 Command Register, Command </p>

</div>
</div>
<a class="anchor" id="aa30ec68a2b69eb13529a64ce907878da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint8 CANBase1::u8IF2DATx[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0130-0x0134: IF2 Data A and B Registers </p>

</div>
</div>
<a class="anchor" id="a20b31046741d1a3e8f4427d6dfcaacf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint8 CANBase1::u8IF2NO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0120: IF2 Command Register, Msg No </p>

</div>
</div>
<a class="anchor" id="a2c3ac92c23f171e77eff88d1968c2892"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint8 CANBase1::u8IF2STAT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0120: IF2 Command Register, Status </p>

</div>
</div>
<a class="anchor" id="a51eca0f58679d59c9be10224180c38d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint8 CANBase1::u8IF3DATx[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0150-0x0154: IF3 Data A and B Registers </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>COMMON_CODE/RM4/LCCM126__RM4__CAN/<a class="el" href="rm4__can____private_8h_source.html">rm4_can__private.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_c_a_n_base1.html">CANBase1</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
