Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Dec  4 19:49:02 2023
| Host         : ARM144-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopLevelInterface_timing_summary_routed.rpt -pb TopLevelInterface_timing_summary_routed.pb -rpx TopLevelInterface_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevelInterface
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.565        0.000                      0                  373        0.187        0.000                      0                  373        4.020        0.000                       0                   197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.565        0.000                      0                  373        0.187        0.000                      0                  373        4.020        0.000                       0                   197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.821ns (16.590%)  route 4.128ns (83.410%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X156Y103       FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y103       FDRE (Prop_fdre_C_Q)         0.456     5.971 r  CMDQ/readptr_reg[0]/Q
                         net (fo=38, routed)          1.451     7.422    CMDQ/readptr_reg[0]
    SLICE_X158Y105       LUT6 (Prop_lut6_I1_O)        0.124     7.546 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.446     7.992    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y108       LUT4 (Prop_lut4_I0_O)        0.124     8.116 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.343     9.459    CMDP/p_10_in
    SLICE_X152Y101       LUT4 (Prop_lut4_I0_O)        0.117     9.576 r  CMDP/tempData[7]_i_1/O
                         net (fo=8, routed)           0.888    10.464    CMDP/tempData[7]_i_1_n_0
    SLICE_X153Y95        FDRE                                         r  CMDP/tempData_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801    15.301    CMDP/CLK
    SLICE_X153Y95        FDRE                                         r  CMDP/tempData_reg[0]/C
                         clock pessimism              0.193    15.494    
                         clock uncertainty           -0.035    15.458    
    SLICE_X153Y95        FDRE (Setup_fdre_C_CE)      -0.429    15.029    CMDP/tempData_reg[0]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.821ns (16.590%)  route 4.128ns (83.410%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X156Y103       FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y103       FDRE (Prop_fdre_C_Q)         0.456     5.971 r  CMDQ/readptr_reg[0]/Q
                         net (fo=38, routed)          1.451     7.422    CMDQ/readptr_reg[0]
    SLICE_X158Y105       LUT6 (Prop_lut6_I1_O)        0.124     7.546 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.446     7.992    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y108       LUT4 (Prop_lut4_I0_O)        0.124     8.116 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.343     9.459    CMDP/p_10_in
    SLICE_X152Y101       LUT4 (Prop_lut4_I0_O)        0.117     9.576 r  CMDP/tempData[7]_i_1/O
                         net (fo=8, routed)           0.888    10.464    CMDP/tempData[7]_i_1_n_0
    SLICE_X153Y95        FDRE                                         r  CMDP/tempData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801    15.301    CMDP/CLK
    SLICE_X153Y95        FDRE                                         r  CMDP/tempData_reg[1]/C
                         clock pessimism              0.193    15.494    
                         clock uncertainty           -0.035    15.458    
    SLICE_X153Y95        FDRE (Setup_fdre_C_CE)      -0.429    15.029    CMDP/tempData_reg[1]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.821ns (16.590%)  route 4.128ns (83.410%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X156Y103       FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y103       FDRE (Prop_fdre_C_Q)         0.456     5.971 r  CMDQ/readptr_reg[0]/Q
                         net (fo=38, routed)          1.451     7.422    CMDQ/readptr_reg[0]
    SLICE_X158Y105       LUT6 (Prop_lut6_I1_O)        0.124     7.546 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.446     7.992    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y108       LUT4 (Prop_lut4_I0_O)        0.124     8.116 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.343     9.459    CMDP/p_10_in
    SLICE_X152Y101       LUT4 (Prop_lut4_I0_O)        0.117     9.576 r  CMDP/tempData[7]_i_1/O
                         net (fo=8, routed)           0.888    10.464    CMDP/tempData[7]_i_1_n_0
    SLICE_X153Y95        FDRE                                         r  CMDP/tempData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801    15.301    CMDP/CLK
    SLICE_X153Y95        FDRE                                         r  CMDP/tempData_reg[2]/C
                         clock pessimism              0.193    15.494    
                         clock uncertainty           -0.035    15.458    
    SLICE_X153Y95        FDRE (Setup_fdre_C_CE)      -0.429    15.029    CMDP/tempData_reg[2]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.821ns (16.590%)  route 4.128ns (83.410%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X156Y103       FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y103       FDRE (Prop_fdre_C_Q)         0.456     5.971 r  CMDQ/readptr_reg[0]/Q
                         net (fo=38, routed)          1.451     7.422    CMDQ/readptr_reg[0]
    SLICE_X158Y105       LUT6 (Prop_lut6_I1_O)        0.124     7.546 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.446     7.992    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y108       LUT4 (Prop_lut4_I0_O)        0.124     8.116 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.343     9.459    CMDP/p_10_in
    SLICE_X152Y101       LUT4 (Prop_lut4_I0_O)        0.117     9.576 r  CMDP/tempData[7]_i_1/O
                         net (fo=8, routed)           0.888    10.464    CMDP/tempData[7]_i_1_n_0
    SLICE_X153Y95        FDRE                                         r  CMDP/tempData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801    15.301    CMDP/CLK
    SLICE_X153Y95        FDRE                                         r  CMDP/tempData_reg[3]/C
                         clock pessimism              0.193    15.494    
                         clock uncertainty           -0.035    15.458    
    SLICE_X153Y95        FDRE (Setup_fdre_C_CE)      -0.429    15.029    CMDP/tempData_reg[3]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.821ns (17.250%)  route 3.939ns (82.750%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X156Y103       FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y103       FDRE (Prop_fdre_C_Q)         0.456     5.971 r  CMDQ/readptr_reg[0]/Q
                         net (fo=38, routed)          1.451     7.422    CMDQ/readptr_reg[0]
    SLICE_X158Y105       LUT6 (Prop_lut6_I1_O)        0.124     7.546 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.446     7.992    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y108       LUT4 (Prop_lut4_I0_O)        0.124     8.116 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.343     9.459    CMDP/p_10_in
    SLICE_X152Y101       LUT4 (Prop_lut4_I0_O)        0.117     9.576 r  CMDP/tempData[7]_i_1/O
                         net (fo=8, routed)           0.698    10.275    CMDP/tempData[7]_i_1_n_0
    SLICE_X152Y95        FDRE                                         r  CMDP/tempData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801    15.301    CMDP/CLK
    SLICE_X152Y95        FDRE                                         r  CMDP/tempData_reg[4]/C
                         clock pessimism              0.193    15.494    
                         clock uncertainty           -0.035    15.458    
    SLICE_X152Y95        FDRE (Setup_fdre_C_CE)      -0.393    15.065    CMDP/tempData_reg[4]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.821ns (17.250%)  route 3.939ns (82.750%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X156Y103       FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y103       FDRE (Prop_fdre_C_Q)         0.456     5.971 r  CMDQ/readptr_reg[0]/Q
                         net (fo=38, routed)          1.451     7.422    CMDQ/readptr_reg[0]
    SLICE_X158Y105       LUT6 (Prop_lut6_I1_O)        0.124     7.546 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.446     7.992    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y108       LUT4 (Prop_lut4_I0_O)        0.124     8.116 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.343     9.459    CMDP/p_10_in
    SLICE_X152Y101       LUT4 (Prop_lut4_I0_O)        0.117     9.576 r  CMDP/tempData[7]_i_1/O
                         net (fo=8, routed)           0.698    10.275    CMDP/tempData[7]_i_1_n_0
    SLICE_X152Y95        FDRE                                         r  CMDP/tempData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801    15.301    CMDP/CLK
    SLICE_X152Y95        FDRE                                         r  CMDP/tempData_reg[5]/C
                         clock pessimism              0.193    15.494    
                         clock uncertainty           -0.035    15.458    
    SLICE_X152Y95        FDRE (Setup_fdre_C_CE)      -0.393    15.065    CMDP/tempData_reg[5]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.821ns (17.250%)  route 3.939ns (82.750%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X156Y103       FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y103       FDRE (Prop_fdre_C_Q)         0.456     5.971 r  CMDQ/readptr_reg[0]/Q
                         net (fo=38, routed)          1.451     7.422    CMDQ/readptr_reg[0]
    SLICE_X158Y105       LUT6 (Prop_lut6_I1_O)        0.124     7.546 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.446     7.992    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y108       LUT4 (Prop_lut4_I0_O)        0.124     8.116 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.343     9.459    CMDP/p_10_in
    SLICE_X152Y101       LUT4 (Prop_lut4_I0_O)        0.117     9.576 r  CMDP/tempData[7]_i_1/O
                         net (fo=8, routed)           0.698    10.275    CMDP/tempData[7]_i_1_n_0
    SLICE_X152Y95        FDRE                                         r  CMDP/tempData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801    15.301    CMDP/CLK
    SLICE_X152Y95        FDRE                                         r  CMDP/tempData_reg[6]/C
                         clock pessimism              0.193    15.494    
                         clock uncertainty           -0.035    15.458    
    SLICE_X152Y95        FDRE (Setup_fdre_C_CE)      -0.393    15.065    CMDP/tempData_reg[6]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.821ns (17.250%)  route 3.939ns (82.750%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X156Y103       FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y103       FDRE (Prop_fdre_C_Q)         0.456     5.971 r  CMDQ/readptr_reg[0]/Q
                         net (fo=38, routed)          1.451     7.422    CMDQ/readptr_reg[0]
    SLICE_X158Y105       LUT6 (Prop_lut6_I1_O)        0.124     7.546 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.446     7.992    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y108       LUT4 (Prop_lut4_I0_O)        0.124     8.116 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.343     9.459    CMDP/p_10_in
    SLICE_X152Y101       LUT4 (Prop_lut4_I0_O)        0.117     9.576 r  CMDP/tempData[7]_i_1/O
                         net (fo=8, routed)           0.698    10.275    CMDP/tempData[7]_i_1_n_0
    SLICE_X152Y95        FDRE                                         r  CMDP/tempData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801    15.301    CMDP/CLK
    SLICE_X152Y95        FDRE                                         r  CMDP/tempData_reg[7]/C
                         clock pessimism              0.193    15.494    
                         clock uncertainty           -0.035    15.458    
    SLICE_X152Y95        FDRE (Setup_fdre_C_CE)      -0.393    15.065    CMDP/tempData_reg[7]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.828ns (17.171%)  route 3.994ns (82.829%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X156Y103       FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y103       FDRE (Prop_fdre_C_Q)         0.456     5.971 r  CMDQ/readptr_reg[0]/Q
                         net (fo=38, routed)          1.451     7.422    CMDQ/readptr_reg[0]
    SLICE_X158Y105       LUT6 (Prop_lut6_I1_O)        0.124     7.546 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.446     7.992    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y108       LUT4 (Prop_lut4_I0_O)        0.124     8.116 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.564     9.681    CMDP/p_10_in
    SLICE_X155Y101       LUT4 (Prop_lut4_I0_O)        0.124     9.805 r  CMDP/tempData[31]_i_1/O
                         net (fo=8, routed)           0.532    10.337    CMDP/tempData[31]_i_1_n_0
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801    15.301    CMDP/CLK
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[24]/C
                         clock pessimism              0.193    15.494    
                         clock uncertainty           -0.035    15.458    
    SLICE_X153Y96        FDRE (Setup_fdre_C_CE)      -0.205    15.253    CMDP/tempData_reg[24]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.828ns (17.171%)  route 3.994ns (82.829%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X156Y103       FDRE                                         r  CMDQ/readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y103       FDRE (Prop_fdre_C_Q)         0.456     5.971 r  CMDQ/readptr_reg[0]/Q
                         net (fo=38, routed)          1.451     7.422    CMDQ/readptr_reg[0]
    SLICE_X158Y105       LUT6 (Prop_lut6_I1_O)        0.124     7.546 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.446     7.992    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y108       LUT4 (Prop_lut4_I0_O)        0.124     8.116 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.564     9.681    CMDP/p_10_in
    SLICE_X155Y101       LUT4 (Prop_lut4_I0_O)        0.124     9.805 r  CMDP/tempData[31]_i_1/O
                         net (fo=8, routed)           0.532    10.337    CMDP/tempData[31]_i_1_n_0
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801    15.301    CMDP/CLK
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[25]/C
                         clock pessimism              0.193    15.494    
                         clock uncertainty           -0.035    15.458    
    SLICE_X153Y96        FDRE (Setup_fdre_C_CE)      -0.205    15.253    CMDP/tempData_reg[25]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  4.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.810%)  route 0.137ns (49.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.646     1.591    HOST_IF/CLK
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y108       FDRE (Prop_fdre_C_Q)         0.141     1.732 r  HOST_IF/hostif_queue_DATA_reg[0]/Q
                         net (fo=16, routed)          0.137     1.868    CMDQ/Q[0]
    SLICE_X158Y107       FDRE                                         r  CMDQ/array_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.919     2.112    CMDQ/CLK
    SLICE_X158Y107       FDRE                                         r  CMDQ/array_reg[14][0]/C
                         clock pessimism             -0.505     1.607    
    SLICE_X158Y107       FDRE (Hold_fdre_C_D)         0.075     1.682    CMDQ/array_reg[14][0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.824%)  route 0.131ns (48.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.646     1.591    HOST_IF/CLK
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y108       FDRE (Prop_fdre_C_Q)         0.141     1.732 r  HOST_IF/hostif_queue_DATA_reg[1]/Q
                         net (fo=16, routed)          0.131     1.863    CMDQ/Q[1]
    SLICE_X159Y107       FDRE                                         r  CMDQ/array_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.919     2.112    CMDQ/CLK
    SLICE_X159Y107       FDRE                                         r  CMDQ/array_reg[1][1]/C
                         clock pessimism             -0.505     1.607    
    SLICE_X159Y107       FDRE (Hold_fdre_C_D)         0.066     1.673    CMDQ/array_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[14][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.824%)  route 0.131ns (48.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.646     1.591    HOST_IF/CLK
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y108       FDRE (Prop_fdre_C_Q)         0.141     1.732 r  HOST_IF/hostif_queue_DATA_reg[1]/Q
                         net (fo=16, routed)          0.131     1.863    CMDQ/Q[1]
    SLICE_X158Y107       FDRE                                         r  CMDQ/array_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.919     2.112    CMDQ/CLK
    SLICE_X158Y107       FDRE                                         r  CMDQ/array_reg[14][1]/C
                         clock pessimism             -0.505     1.607    
    SLICE_X158Y107       FDRE (Hold_fdre_C_D)         0.052     1.659    CMDQ/array_reg[14][1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 CMDP/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.227ns (44.820%)  route 0.279ns (55.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.622     1.567    CMDP/CLK
    SLICE_X155Y101       FDRE                                         r  CMDP/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y101       FDRE (Prop_fdre_C_Q)         0.128     1.695 r  CMDP/state_reg[2]/Q
                         net (fo=10, routed)          0.099     1.794    CMDP/state_reg_n_0_[2]
    SLICE_X155Y101       LUT4 (Prop_lut4_I1_O)        0.099     1.893 r  CMDP/tempData[31]_i_1/O
                         net (fo=8, routed)           0.180     2.073    CMDP/tempData[31]_i_1_n_0
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.963     2.156    CMDP/CLK
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[24]/C
                         clock pessimism             -0.253     1.903    
    SLICE_X153Y96        FDRE (Hold_fdre_C_CE)       -0.039     1.864    CMDP/tempData_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 CMDP/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.227ns (44.820%)  route 0.279ns (55.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.622     1.567    CMDP/CLK
    SLICE_X155Y101       FDRE                                         r  CMDP/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y101       FDRE (Prop_fdre_C_Q)         0.128     1.695 r  CMDP/state_reg[2]/Q
                         net (fo=10, routed)          0.099     1.794    CMDP/state_reg_n_0_[2]
    SLICE_X155Y101       LUT4 (Prop_lut4_I1_O)        0.099     1.893 r  CMDP/tempData[31]_i_1/O
                         net (fo=8, routed)           0.180     2.073    CMDP/tempData[31]_i_1_n_0
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.963     2.156    CMDP/CLK
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[25]/C
                         clock pessimism             -0.253     1.903    
    SLICE_X153Y96        FDRE (Hold_fdre_C_CE)       -0.039     1.864    CMDP/tempData_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 CMDP/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.227ns (44.820%)  route 0.279ns (55.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.622     1.567    CMDP/CLK
    SLICE_X155Y101       FDRE                                         r  CMDP/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y101       FDRE (Prop_fdre_C_Q)         0.128     1.695 r  CMDP/state_reg[2]/Q
                         net (fo=10, routed)          0.099     1.794    CMDP/state_reg_n_0_[2]
    SLICE_X155Y101       LUT4 (Prop_lut4_I1_O)        0.099     1.893 r  CMDP/tempData[31]_i_1/O
                         net (fo=8, routed)           0.180     2.073    CMDP/tempData[31]_i_1_n_0
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.963     2.156    CMDP/CLK
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[26]/C
                         clock pessimism             -0.253     1.903    
    SLICE_X153Y96        FDRE (Hold_fdre_C_CE)       -0.039     1.864    CMDP/tempData_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 CMDP/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.227ns (44.820%)  route 0.279ns (55.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.622     1.567    CMDP/CLK
    SLICE_X155Y101       FDRE                                         r  CMDP/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y101       FDRE (Prop_fdre_C_Q)         0.128     1.695 r  CMDP/state_reg[2]/Q
                         net (fo=10, routed)          0.099     1.794    CMDP/state_reg_n_0_[2]
    SLICE_X155Y101       LUT4 (Prop_lut4_I1_O)        0.099     1.893 r  CMDP/tempData[31]_i_1/O
                         net (fo=8, routed)           0.180     2.073    CMDP/tempData[31]_i_1_n_0
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.963     2.156    CMDP/CLK
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[27]/C
                         clock pessimism             -0.253     1.903    
    SLICE_X153Y96        FDRE (Hold_fdre_C_CE)       -0.039     1.864    CMDP/tempData_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 CMDP/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.227ns (44.820%)  route 0.279ns (55.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.622     1.567    CMDP/CLK
    SLICE_X155Y101       FDRE                                         r  CMDP/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y101       FDRE (Prop_fdre_C_Q)         0.128     1.695 r  CMDP/state_reg[2]/Q
                         net (fo=10, routed)          0.099     1.794    CMDP/state_reg_n_0_[2]
    SLICE_X155Y101       LUT4 (Prop_lut4_I1_O)        0.099     1.893 r  CMDP/tempData[31]_i_1/O
                         net (fo=8, routed)           0.180     2.073    CMDP/tempData[31]_i_1_n_0
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.963     2.156    CMDP/CLK
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[28]/C
                         clock pessimism             -0.253     1.903    
    SLICE_X153Y96        FDRE (Hold_fdre_C_CE)       -0.039     1.864    CMDP/tempData_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 CMDP/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.227ns (44.820%)  route 0.279ns (55.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.622     1.567    CMDP/CLK
    SLICE_X155Y101       FDRE                                         r  CMDP/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y101       FDRE (Prop_fdre_C_Q)         0.128     1.695 r  CMDP/state_reg[2]/Q
                         net (fo=10, routed)          0.099     1.794    CMDP/state_reg_n_0_[2]
    SLICE_X155Y101       LUT4 (Prop_lut4_I1_O)        0.099     1.893 r  CMDP/tempData[31]_i_1/O
                         net (fo=8, routed)           0.180     2.073    CMDP/tempData[31]_i_1_n_0
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.963     2.156    CMDP/CLK
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[29]/C
                         clock pessimism             -0.253     1.903    
    SLICE_X153Y96        FDRE (Hold_fdre_C_CE)       -0.039     1.864    CMDP/tempData_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 CMDP/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.227ns (44.820%)  route 0.279ns (55.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.622     1.567    CMDP/CLK
    SLICE_X155Y101       FDRE                                         r  CMDP/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y101       FDRE (Prop_fdre_C_Q)         0.128     1.695 r  CMDP/state_reg[2]/Q
                         net (fo=10, routed)          0.099     1.794    CMDP/state_reg_n_0_[2]
    SLICE_X155Y101       LUT4 (Prop_lut4_I1_O)        0.099     1.893 r  CMDP/tempData[31]_i_1/O
                         net (fo=8, routed)           0.180     2.073    CMDP/tempData[31]_i_1_n_0
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.963     2.156    CMDP/CLK
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[30]/C
                         clock pessimism             -0.253     1.903    
    SLICE_X153Y96        FDRE (Hold_fdre_C_CE)       -0.039     1.864    CMDP/tempData_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X158Y109  CMDP/HOST_RTR_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X152Y101  CMDP/REG_ADDR_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X152Y101  CMDP/REG_ADDR_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X152Y101  CMDP/REG_ADDR_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X152Y101  CMDP/REG_ADDR_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X153Y101  CMDP/prevState_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X153Y101  CMDP/prevState_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X153Y101  CMDP/prevState_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X154Y101  CMDP/state_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X158Y108  HOST_IF/reset2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X158Y108  HOST_IF/reset2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X158Y109  CMDP/HOST_RTR_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X158Y109  CMDP/HOST_RTR_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X152Y101  CMDP/REG_ADDR_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X152Y101  CMDP/REG_ADDR_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X152Y101  CMDP/REG_ADDR_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X152Y101  CMDP/REG_ADDR_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X152Y101  CMDP/REG_ADDR_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X152Y101  CMDP/REG_ADDR_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X158Y108  HOST_IF/reset2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X158Y108  HOST_IF/reset2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X158Y109  CMDP/HOST_RTR_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X158Y109  CMDP/HOST_RTR_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X152Y101  CMDP/REG_ADDR_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X152Y101  CMDP/REG_ADDR_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X152Y101  CMDP/REG_ADDR_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X152Y101  CMDP/REG_ADDR_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X152Y101  CMDP/REG_ADDR_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X152Y101  CMDP/REG_ADDR_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMDP/tempData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.206ns  (logic 3.128ns (25.623%)  route 9.079ns (74.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.929     5.614    CMDP/CLK
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y96        FDRE (Prop_fdre_C_Q)         0.456     6.070 r  CMDP/tempData_reg[25]/Q
                         net (fo=1, routed)           9.079    15.149    REG_DATA_OBUF[25]
    Y13                  OBUF (Prop_obuf_I_O)         2.672    17.820 r  REG_DATA_OBUF[25]_inst/O
                         net (fo=0)                   0.000    17.820    REG_DATA[25]
    Y13                                                               r  REG_DATA[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.172ns  (logic 3.316ns (27.246%)  route 8.855ns (72.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.929     5.614    CMDP/CLK
    SLICE_X152Y96        FDRE                                         r  CMDP/tempData_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y96        FDRE (Prop_fdre_C_Q)         0.478     6.092 r  CMDP/tempData_reg[20]/Q
                         net (fo=1, routed)           8.855    14.947    REG_DATA_OBUF[20]
    AB12                 OBUF (Prop_obuf_I_O)         2.838    17.786 r  REG_DATA_OBUF[20]_inst/O
                         net (fo=0)                   0.000    17.786    REG_DATA[20]
    AB12                                                              r  REG_DATA[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.098ns  (logic 3.117ns (25.762%)  route 8.981ns (74.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.930     5.615    CMDP/CLK
    SLICE_X153Y97        FDRE                                         r  CMDP/tempData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y97        FDRE (Prop_fdre_C_Q)         0.456     6.071 r  CMDP/tempData_reg[11]/Q
                         net (fo=1, routed)           8.981    15.052    REG_DATA_OBUF[11]
    W11                  OBUF (Prop_obuf_I_O)         2.661    17.713 r  REG_DATA_OBUF[11]_inst/O
                         net (fo=0)                   0.000    17.713    REG_DATA[11]
    W11                                                               r  REG_DATA[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.025ns  (logic 3.152ns (26.213%)  route 8.873ns (73.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.929     5.614    CMDP/CLK
    SLICE_X152Y95        FDRE                                         r  CMDP/tempData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y95        FDRE (Prop_fdre_C_Q)         0.518     6.132 r  CMDP/tempData_reg[6]/Q
                         net (fo=1, routed)           8.873    15.005    REG_DATA_OBUF[6]
    V15                  OBUF (Prop_obuf_I_O)         2.634    17.639 r  REG_DATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.639    REG_DATA[6]
    V15                                                               r  REG_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.839ns  (logic 3.259ns (27.525%)  route 8.580ns (72.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.929     5.614    CMDP/CLK
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y96        FDRE (Prop_fdre_C_Q)         0.419     6.033 r  CMDP/tempData_reg[31]/Q
                         net (fo=1, routed)           8.580    14.613    REG_DATA_OBUF[31]
    AB16                 OBUF (Prop_obuf_I_O)         2.840    17.453 r  REG_DATA_OBUF[31]_inst/O
                         net (fo=0)                   0.000    17.453    REG_DATA[31]
    AB16                                                              r  REG_DATA[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.754ns  (logic 3.074ns (26.154%)  route 8.680ns (73.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.929     5.614    CMDP/CLK
    SLICE_X153Y95        FDRE                                         r  CMDP/tempData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y95        FDRE (Prop_fdre_C_Q)         0.456     6.070 r  CMDP/tempData_reg[3]/Q
                         net (fo=1, routed)           8.680    14.750    REG_DATA_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.618    17.368 r  REG_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.368    REG_DATA[3]
    W15                                                               r  REG_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.729ns  (logic 3.074ns (26.210%)  route 8.655ns (73.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.929     5.614    CMDP/CLK
    SLICE_X153Y95        FDRE                                         r  CMDP/tempData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y95        FDRE (Prop_fdre_C_Q)         0.456     6.070 r  CMDP/tempData_reg[1]/Q
                         net (fo=1, routed)           8.655    14.725    REG_DATA_OBUF[1]
    T16                  OBUF (Prop_obuf_I_O)         2.618    17.343 r  REG_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.343    REG_DATA[1]
    T16                                                               r  REG_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/REG_ADDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ADDR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.738ns  (logic 3.114ns (26.530%)  route 8.624ns (73.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.757     5.442    CMDP/CLK
    SLICE_X152Y101       FDRE                                         r  CMDP/REG_ADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y101       FDRE (Prop_fdre_C_Q)         0.518     5.960 r  CMDP/REG_ADDR_reg[2]/Q
                         net (fo=1, routed)           8.624    14.584    REG_ADDR_OBUF[2]
    M17                  OBUF (Prop_obuf_I_O)         2.596    17.180 r  REG_ADDR_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.180    REG_ADDR[2]
    M17                                                               r  REG_ADDR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.920ns  (logic 3.175ns (32.003%)  route 6.745ns (67.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.930     5.615    CMDP/CLK
    SLICE_X152Y97        FDRE                                         r  CMDP/tempData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y97        FDRE (Prop_fdre_C_Q)         0.518     6.133 r  CMDP/tempData_reg[9]/Q
                         net (fo=1, routed)           6.745    12.878    REG_DATA_OBUF[9]
    V13                  OBUF (Prop_obuf_I_O)         2.657    15.535 r  REG_DATA_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.535    REG_DATA[9]
    V13                                                               r  REG_DATA[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.581ns  (logic 3.206ns (33.458%)  route 6.376ns (66.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.929     5.614    CMDP/CLK
    SLICE_X152Y96        FDRE                                         r  CMDP/tempData_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y96        FDRE (Prop_fdre_C_Q)         0.518     6.132 r  CMDP/tempData_reg[18]/Q
                         net (fo=1, routed)           6.376    12.508    REG_DATA_OBUF[18]
    AB10                 OBUF (Prop_obuf_I_O)         2.688    15.195 r  REG_DATA_OBUF[18]_inst/O
                         net (fo=0)                   0.000    15.195    REG_DATA[18]
    AB10                                                              r  REG_DATA[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HOST_IF/host_hostif_fpga_xfc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_hostif_fpga_xfc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.411ns (78.681%)  route 0.382ns (21.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.647     1.592    HOST_IF/CLK
    SLICE_X160Y108       FDRE                                         r  HOST_IF/host_hostif_fpga_xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y108       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  HOST_IF/host_hostif_fpga_xfc_reg/Q
                         net (fo=2, routed)           0.382     2.115    host_hostif_fpga_xfc_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.270     3.385 r  host_hostif_fpga_xfc_OBUF_inst/O
                         net (fo=0)                   0.000     3.385    host_hostif_fpga_xfc
    V7                                                                r  host_hostif_fpga_xfc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.087ns  (logic 1.318ns (42.696%)  route 1.769ns (57.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.687     1.632    CMDP/CLK
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y96        FDRE (Prop_fdre_C_Q)         0.141     1.773 r  CMDP/tempData_reg[27]/Q
                         net (fo=1, routed)           1.769     3.543    REG_DATA_OBUF[27]
    AA15                 OBUF (Prop_obuf_I_O)         1.177     4.720 r  REG_DATA_OBUF[27]_inst/O
                         net (fo=0)                   0.000     4.720    REG_DATA[27]
    AA15                                                              r  REG_DATA[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.143ns  (logic 1.330ns (42.312%)  route 1.813ns (57.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.687     1.632    CMDP/CLK
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y96        FDRE (Prop_fdre_C_Q)         0.141     1.773 r  CMDP/tempData_reg[26]/Q
                         net (fo=1, routed)           1.813     3.586    REG_DATA_OBUF[26]
    AB15                 OBUF (Prop_obuf_I_O)         1.189     4.775 r  REG_DATA_OBUF[26]_inst/O
                         net (fo=0)                   0.000     4.775    REG_DATA[26]
    AB15                                                              r  REG_DATA[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/REG_ADDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ADDR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.221ns  (logic 1.328ns (41.234%)  route 1.893ns (58.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.622     1.567    CMDP/CLK
    SLICE_X152Y101       FDRE                                         r  CMDP/REG_ADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y101       FDRE (Prop_fdre_C_Q)         0.164     1.731 r  CMDP/REG_ADDR_reg[0]/Q
                         net (fo=1, routed)           1.893     3.623    REG_ADDR_OBUF[0]
    AA16                 OBUF (Prop_obuf_I_O)         1.164     4.787 r  REG_ADDR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.787    REG_ADDR[0]
    AA16                                                              r  REG_ADDR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.187ns  (logic 1.318ns (41.349%)  route 1.869ns (58.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.687     1.632    CMDP/CLK
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y96        FDRE (Prop_fdre_C_Q)         0.141     1.773 r  CMDP/tempData_reg[24]/Q
                         net (fo=1, routed)           1.869     3.643    REG_DATA_OBUF[24]
    AA14                 OBUF (Prop_obuf_I_O)         1.177     4.820 r  REG_DATA_OBUF[24]_inst/O
                         net (fo=0)                   0.000     4.820    REG_DATA[24]
    AA14                                                              r  REG_DATA[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.222ns  (logic 1.364ns (42.325%)  route 1.859ns (57.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.687     1.632    CMDP/CLK
    SLICE_X153Y96        FDRE                                         r  CMDP/tempData_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y96        FDRE (Prop_fdre_C_Q)         0.128     1.760 r  CMDP/tempData_reg[29]/Q
                         net (fo=1, routed)           1.859     3.619    REG_DATA_OBUF[29]
    AA13                 OBUF (Prop_obuf_I_O)         1.236     4.855 r  REG_DATA_OBUF[29]_inst/O
                         net (fo=0)                   0.000     4.855    REG_DATA[29]
    AA13                                                              r  REG_DATA[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.223ns  (logic 1.315ns (40.804%)  route 1.908ns (59.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.687     1.632    CMDP/CLK
    SLICE_X152Y95        FDRE                                         r  CMDP/tempData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y95        FDRE (Prop_fdre_C_Q)         0.164     1.796 r  CMDP/tempData_reg[7]/Q
                         net (fo=1, routed)           1.908     3.704    REG_DATA_OBUF[7]
    U15                  OBUF (Prop_obuf_I_O)         1.151     4.855 r  REG_DATA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.855    REG_DATA[7]
    U15                                                               r  REG_DATA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/prevState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_WE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.328ns  (logic 1.363ns (40.952%)  route 1.965ns (59.048%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.622     1.567    CMDP/CLK
    SLICE_X153Y101       FDRE                                         r  CMDP/prevState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y101       FDRE (Prop_fdre_C_Q)         0.141     1.708 f  CMDP/prevState_reg[1]/Q
                         net (fo=1, routed)           0.142     1.850    CMDP/prevState[1]
    SLICE_X153Y101       LUT6 (Prop_lut6_I3_O)        0.045     1.895 r  CMDP/REG_WE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.823     3.718    REG_WE_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.177     4.895 r  REG_WE_OBUF_inst/O
                         net (fo=0)                   0.000     4.895    REG_WE
    Y17                                                               r  REG_WE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.275ns  (logic 1.333ns (40.693%)  route 1.942ns (59.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.687     1.632    CMDP/CLK
    SLICE_X152Y95        FDRE                                         r  CMDP/tempData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y95        FDRE (Prop_fdre_C_Q)         0.164     1.796 r  CMDP/tempData_reg[4]/Q
                         net (fo=1, routed)           1.942     3.738    REG_DATA_OBUF[4]
    T15                  OBUF (Prop_obuf_I_O)         1.169     4.907 r  REG_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.907    REG_DATA[4]
    T15                                                               r  REG_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.283ns  (logic 1.387ns (42.253%)  route 1.896ns (57.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.687     1.632    CMDP/CLK
    SLICE_X152Y96        FDRE                                         r  CMDP/tempData_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y96        FDRE (Prop_fdre_C_Q)         0.148     1.780 r  CMDP/tempData_reg[21]/Q
                         net (fo=1, routed)           1.896     3.676    REG_DATA_OBUF[21]
    AB11                 OBUF (Prop_obuf_I_O)         1.239     4.915 r  REG_DATA_OBUF[21]_inst/O
                         net (fo=0)                   0.000     4.915    REG_DATA[21]
    AB11                                                              r  REG_DATA[21] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           189 Endpoints
Min Delay           189 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 host_hostif_d[2]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.539ns  (logic 1.517ns (15.899%)  route 8.022ns (84.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB21                                              0.000     0.000 r  host_hostif_d[2] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[2]
    AB21                 IBUF (Prop_ibuf_I_O)         1.517     1.517 r  host_hostif_d_IBUF[2]_inst/O
                         net (fo=1, routed)           8.022     9.539    HOST_IF/D[2]
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.710     5.210    HOST_IF/CLK
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C

Slack:                    inf
  Source:                 host_hostif_d[6]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.491ns  (logic 1.514ns (15.954%)  route 7.977ns (84.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  host_hostif_d[6] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[6]
    AB18                 IBUF (Prop_ibuf_I_O)         1.514     1.514 r  host_hostif_d_IBUF[6]_inst/O
                         net (fo=1, routed)           7.977     9.491    HOST_IF/D[6]
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.710     5.210    HOST_IF/CLK
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/C

Slack:                    inf
  Source:                 host_hostif_d[1]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.440ns  (logic 1.509ns (15.983%)  route 7.931ns (84.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  host_hostif_d[1] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[1]
    Y21                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  host_hostif_d_IBUF[1]_inst/O
                         net (fo=1, routed)           7.931     9.440    HOST_IF/D[1]
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.710     5.210    HOST_IF/CLK
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/C

Slack:                    inf
  Source:                 host_hostif_d[7]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.369ns  (logic 1.516ns (16.182%)  route 7.853ns (83.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  host_hostif_d[7] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  host_hostif_d_IBUF[7]_inst/O
                         net (fo=1, routed)           7.853     9.369    HOST_IF/D[7]
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.710     5.210    HOST_IF/CLK
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/C

Slack:                    inf
  Source:                 host_hostif_d[3]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.361ns  (logic 1.515ns (16.188%)  route 7.845ns (83.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA21                                              0.000     0.000 r  host_hostif_d[3] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[3]
    AA21                 IBUF (Prop_ibuf_I_O)         1.515     1.515 r  host_hostif_d_IBUF[3]_inst/O
                         net (fo=1, routed)           7.845     9.361    HOST_IF/D[3]
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.710     5.210    HOST_IF/CLK
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/C

Slack:                    inf
  Source:                 host_hostif_d[0]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.304ns  (logic 1.523ns (16.366%)  route 7.782ns (83.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  host_hostif_d[0] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[0]
    AB22                 IBUF (Prop_ibuf_I_O)         1.523     1.523 r  host_hostif_d_IBUF[0]_inst/O
                         net (fo=1, routed)           7.782     9.304    HOST_IF/D[0]
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.710     5.210    HOST_IF/CLK
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/C

Slack:                    inf
  Source:                 host_hostif_d[4]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.297ns  (logic 1.511ns (16.248%)  route 7.787ns (83.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  host_hostif_d[4] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[4]
    AB20                 IBUF (Prop_ibuf_I_O)         1.511     1.511 r  host_hostif_d_IBUF[4]_inst/O
                         net (fo=1, routed)           7.787     9.297    HOST_IF/D[4]
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.710     5.210    HOST_IF/CLK
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/C

Slack:                    inf
  Source:                 host_hostif_d[5]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.233ns  (logic 1.518ns (16.443%)  route 7.715ns (83.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  host_hostif_d[5] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[5]
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  host_hostif_d_IBUF[5]_inst/O
                         net (fo=1, routed)           7.715     9.233    HOST_IF/D[5]
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.710     5.210    HOST_IF/CLK
    SLICE_X159Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDP/tempData_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 1.093ns (17.859%)  route 5.026ns (82.141%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.965     3.934    CMDQ/reset_n_IBUF
    SLICE_X160Y107       LUT1 (Prop_lut1_I0_O)        0.124     4.058 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         2.061     6.119    CMDP/SR[0]
    SLICE_X153Y95        FDRE                                         r  CMDP/tempData_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801     5.301    CMDP/CLK
    SLICE_X153Y95        FDRE                                         r  CMDP/tempData_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDP/tempData_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 1.093ns (17.859%)  route 5.026ns (82.141%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.965     3.934    CMDQ/reset_n_IBUF
    SLICE_X160Y107       LUT1 (Prop_lut1_I0_O)        0.124     4.058 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         2.061     6.119    CMDP/SR[0]
    SLICE_X153Y95        FDRE                                         r  CMDP/tempData_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801     5.301    CMDP/CLK
    SLICE_X153Y95        FDRE                                         r  CMDP/tempData_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 host_hostif_host_xfc_raw
                            (input port)
  Destination:            HOST_IF/host_hostif_host_xfc1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.286ns (44.579%)  route 0.356ns (55.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  host_hostif_host_xfc_raw (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_host_xfc_raw
    V9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  host_hostif_host_xfc_raw_IBUF_inst/O
                         net (fo=1, routed)           0.356     0.642    HOST_IF/host_hostif_host_xfc_raw_IBUF
    SLICE_X161Y108       FDRE                                         r  HOST_IF/host_hostif_host_xfc1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.920     2.113    HOST_IF/CLK
    SLICE_X161Y108       FDRE                                         r  HOST_IF/host_hostif_host_xfc1_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDP/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.171ns (11.997%)  route 1.254ns (88.003%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.254     1.380    CMDP/reset_n_IBUF
    SLICE_X155Y101       LUT5 (Prop_lut5_I0_O)        0.045     1.425 r  CMDP/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.425    CMDP/state[1]_i_1_n_0
    SLICE_X155Y101       FDRE                                         r  CMDP/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.894     2.087    CMDP/CLK
    SLICE_X155Y101       FDRE                                         r  CMDP/state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDP/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.428ns  (logic 0.174ns (12.182%)  route 1.254ns (87.818%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.254     1.380    CMDP/reset_n_IBUF
    SLICE_X155Y101       LUT5 (Prop_lut5_I4_O)        0.048     1.428 r  CMDP/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.428    CMDP/state[2]_i_1_n_0
    SLICE_X155Y101       FDRE                                         r  CMDP/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.894     2.087    CMDP/CLK
    SLICE_X155Y101       FDRE                                         r  CMDP/state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            HOST_IF/reset2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.171ns (11.529%)  route 1.311ns (88.471%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.165     1.291    CMDQ/reset_n_IBUF
    SLICE_X160Y107       LUT1 (Prop_lut1_I0_O)        0.045     1.336 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         0.146     1.482    HOST_IF/SR[0]
    SLICE_X158Y108       SRL16E                                       r  HOST_IF/reset2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.919     2.112    HOST_IF/CLK
    SLICE_X158Y108       SRL16E                                       r  HOST_IF/reset2_reg_srl2/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/array_reg[12][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.171ns (10.992%)  route 1.384ns (89.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.165     1.291    CMDQ/reset_n_IBUF
    SLICE_X160Y107       LUT1 (Prop_lut1_I0_O)        0.045     1.336 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         0.219     1.555    CMDQ/SR[0]
    SLICE_X162Y106       FDRE                                         r  CMDQ/array_reg[12][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.921     2.114    CMDQ/CLK
    SLICE_X162Y106       FDRE                                         r  CMDQ/array_reg[12][0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/array_reg[12][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.171ns (10.992%)  route 1.384ns (89.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.165     1.291    CMDQ/reset_n_IBUF
    SLICE_X160Y107       LUT1 (Prop_lut1_I0_O)        0.045     1.336 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         0.219     1.555    CMDQ/SR[0]
    SLICE_X162Y106       FDRE                                         r  CMDQ/array_reg[12][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.921     2.114    CMDQ/CLK
    SLICE_X162Y106       FDRE                                         r  CMDQ/array_reg[12][1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/array_reg[12][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.171ns (10.992%)  route 1.384ns (89.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.165     1.291    CMDQ/reset_n_IBUF
    SLICE_X160Y107       LUT1 (Prop_lut1_I0_O)        0.045     1.336 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         0.219     1.555    CMDQ/SR[0]
    SLICE_X162Y106       FDRE                                         r  CMDQ/array_reg[12][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.921     2.114    CMDQ/CLK
    SLICE_X162Y106       FDRE                                         r  CMDQ/array_reg[12][4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/array_reg[12][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.171ns (10.992%)  route 1.384ns (89.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.165     1.291    CMDQ/reset_n_IBUF
    SLICE_X160Y107       LUT1 (Prop_lut1_I0_O)        0.045     1.336 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         0.219     1.555    CMDQ/SR[0]
    SLICE_X162Y106       FDRE                                         r  CMDQ/array_reg[12][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.921     2.114    CMDQ/CLK
    SLICE_X162Y106       FDRE                                         r  CMDQ/array_reg[12][5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/array_reg[12][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.171ns (10.992%)  route 1.384ns (89.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.165     1.291    CMDQ/reset_n_IBUF
    SLICE_X160Y107       LUT1 (Prop_lut1_I0_O)        0.045     1.336 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         0.219     1.555    CMDQ/SR[0]
    SLICE_X162Y106       FDRE                                         r  CMDQ/array_reg[12][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.921     2.114    CMDQ/CLK
    SLICE_X162Y106       FDRE                                         r  CMDQ/array_reg[12][7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/array_reg[4][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.171ns (10.992%)  route 1.384ns (89.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.165     1.291    CMDQ/reset_n_IBUF
    SLICE_X160Y107       LUT1 (Prop_lut1_I0_O)        0.045     1.336 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         0.219     1.555    CMDQ/SR[0]
    SLICE_X163Y106       FDRE                                         r  CMDQ/array_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.921     2.114    CMDQ/CLK
    SLICE_X163Y106       FDRE                                         r  CMDQ/array_reg[4][0]/C





