<html>

<head>
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
<meta name=Generator content="Microsoft Word 15 (filtered)">
<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:"Cambria Math";
	panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
	{font-family:Calibri;
	panose-1:2 15 5 2 2 2 4 3 2 4;}
@font-face
	{font-family:"Calisto MT";}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{margin-top:0in;
	margin-right:0in;
	margin-bottom:8.0pt;
	margin-left:0in;
	line-height:107%;
	font-size:11.0pt;
	font-family:"Calibri",sans-serif;}
.MsoChpDefault
	{font-family:"Calibri",sans-serif;}
.MsoPapDefault
	{margin-bottom:8.0pt;
	line-height:107%;}
@page WordSection1
	{size:8.5in 11.0in;
	margin:1.0in 1.0in 1.0in 1.0in;}
div.WordSection1
	{page:WordSection1;}
-->
</style>

</head>

<body lang=EN-US style='word-wrap:break-word'>

<div class=WordSection1>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-family:"Calisto MT",serif;color:black'>(14551103)ADVANCED COMPUTER
ARCHITECTURE</span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-family:"Calisto MT",serif;color:black'>UNIT I </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-family:"Calisto MT",serif;color:black'>Register Transfer and Micro
Operations: </span></b><span style='font-family:"Calisto MT",serif;color:black'>Register
Transfer language. Register Transfer, Bus </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-family:"Calisto MT",serif;color:black'>and Memory Transfers,
Arithmetic Micro Operations, Logic Micro Operations, Shift Micro </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-family:"Calisto MT",serif;color:black'>operations, Arithmetic Logic
Shift Unit. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-family:"Calisto MT",serif;color:black'>UNIT II </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-family:"Calisto MT",serif;color:black'>Microprogrammed Control: </span></b><span
style='font-family:"Calisto MT",serif;color:black'>Control Memory, Address
Sequencing, Microprogram example, </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-family:"Calisto MT",serif;color:black'>Design of Control Unit. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-family:"Calisto MT",serif;color:black'>Central Processing Unit: </span></b><span
style='font-family:"Calisto MT",serif;color:black'>STACK organization.
Instruction formats, Addressing modes, </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-family:"Calisto MT",serif;color:black'>Program Control. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-family:"Calisto MT",serif;color:black'>UNIT III </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-family:"Calisto MT",serif;color:black'>Pipelining and Vector
Processing: </span></b><span style='font-family:"Calisto MT",serif;color:black'>Parallel
Processing, Pipelining, Arithmetic Pipelining, </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-family:"Calisto MT",serif;color:black'>Instruction Pipelining, RISC
Pipelining, Vector Processing, Array Processors. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-family:"Calisto MT",serif;color:black'>Memory Organization: </span></b><span
style='font-family:"Calisto MT",serif;color:black'>Memory Hierarchy, Main
Memory, Auxiliary Memory, Cache </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-family:"Calisto MT",serif;color:black'>Memory, Virtual Memory. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-family:"Calisto MT",serif;color:black'>UNIT IV </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-family:"Calisto MT",serif;color:black'>Multivector and SIMD
Computers: </span></b><span style='font-family:"Calisto MT",serif;color:black'>Vector
Processing Principles, Multivector Multiprocessors, </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-family:"Calisto MT",serif;color:black'>Compound Vector Processing,
SIMD Computer Organizations, The Connection Machine CM- 5. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-family:"Calisto MT",serif;color:black'>UNIT V </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-family:"Calisto MT",serif;color:black'>Scalable, Multithreaded, and
Dataflow Architectures: </span></b><span style='font-family:"Calisto MT",serif;
color:black'>Latency-Hiding Techniques, Principles </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-family:"Calisto MT",serif;color:black'>of Multithreading,
Fine-Grain Multi computers, Scalable and Multithreaded Architectures, </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-family:"Calisto MT",serif;color:black'>Dataflow and Hybrid
Architectures </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-family:"Calisto MT",serif;color:black'>TEXT BOOKS: </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-family:"Calisto MT",serif;color:black'>1. Computer Systems
Architecture – M.Moris Mano, IIIrd Edition, Pearson/PHI </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-family:"Calisto MT",serif;color:black'>2. Advanced computer
architectures- parallelism, scalability, programmability – Kai Hwang, </span></p>

<p class=MsoNormal><span style='font-family:"Calisto MT",serif;color:black'>Tata
McGraw-Hill Edition-2001</span></p>

</div>

</body>

</html>
