Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Windows/System32/Full_adder_4bits/Full_adder_testbench_isim_beh.exe -prj C:/Windows/System32/Full_adder_4bits/Full_adder_testbench_beh.prj work.Full_adder_testbench 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Windows/System32/Full_adder_4bits/../Full_adder/Full_adder.vhd" into library work
Parsing VHDL file "C:/Windows/System32/Full_adder_4bits/full_adder_4bits.vhd" into library work
Parsing VHDL file "C:/Windows/System32/Full_adder_4bits/Full_adder_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 161604 KB
Fuse CPU Usage: 265 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Full_adder [full_adder_default]
Compiling architecture behavioral of entity full_adder_4bits [full_adder_4bits_default]
Compiling architecture behavior of entity full_adder_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Windows/System32/Full_adder_4bits/Full_adder_testbench_isim_beh.exe
Fuse Memory Usage: 170408 KB
Fuse CPU Usage: 359 ms
