$date
	Sun Oct 23 02:52:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#568722
b10011 &
b10011 %
1$
b10011 !
1"
#568723
0"
#568726
b111010 &
b111010 %
#568730
b11101 &
b11101 %
#568734
b1011000 &
b1011000 %
#568738
b101100 &
b101100 %
#568742
b10110 &
b10110 %
#568746
b1011 &
b1011 %
#568750
b100010 &
b100010 %
#568754
b10001 &
b10001 %
#568758
b110100 &
b110100 %
#568762
b11010 &
b11010 %
#568766
b1101 &
b1101 %
#568770
b101000 &
b101000 %
#568774
b10100 &
b10100 %
#568778
b1010 &
b1010 %
#568782
b101 &
b101 %
#568786
b10000 &
b10000 %
#568790
b1000 &
b1000 %
#568794
b100 &
b100 %
#568798
b10 &
b10 %
#568802
b1 &
b1 %
1#
#568806
b0 &
0#
b0 %
0$
#1559298
b11 &
b11 %
1$
b11 !
1"
#1559299
0"
#1559302
b1010 &
b1010 %
#1559306
b101 &
b101 %
#1559310
b10000 &
b10000 %
#1559314
b1000 &
b1000 %
#1559318
b100 &
b100 %
#1559322
b10 &
b10 %
#1559326
b1 &
1#
b1 %
#1559330
b0 &
b0 %
0#
0$
#2511236
b1010 !
1"
#2511238
b1010 &
b1010 %
1$
#2511239
0"
#2511242
b101 &
b101 %
#2511246
b10000 &
b10000 %
#2511250
b1000 &
b1000 %
#2511254
b100 &
b100 %
#2511258
b10 &
b10 %
#2511262
b1 &
1#
b1 %
#2511266
b0 &
b0 %
0#
0$
#4500012
