module acc (clk , A, add, rst, pp);
  input clk;
  input [31:0] A;
  input add;
  input rst; 
  output reg [31:0] pp;

initial pp = 0;

always @(negedge clk)
  if (rst) 
   pp = 32'h00000000;
  else
     begin
      if (add) pp = pp + A;
      else pp = pp;
     end
<<<<<<< HEAD
endmodule
=======
endmodule
>>>>>>> 67b19e5f6f848330d546e93d8f6380265044f778
