<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/ScheduleDAGInstrs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ScheduleDAGInstrs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ScheduleDAGInstrs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- ScheduleDAGInstrs.h - MachineInstr Scheduling ------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file Implements the ScheduleDAGInstrs class, which implements scheduling</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// for a MachineInstr-based dependency graph.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_SCHEDULEDAGINSTRS_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_SCHEDULEDAGINSTRS_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PointerIntPair_8h.html">llvm/ADT/PointerIntPair.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SparseMultiSet_8h.html">llvm/ADT/SparseMultiSet.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SparseSet_8h.html">llvm/ADT/SparseSet.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="identity_8h.html">llvm/ADT/identity.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LivePhysRegs_8h.html">llvm/CodeGen/LivePhysRegs.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSchedule_8h.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &lt;list&gt;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="keyword">class </span>AAResults;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keyword">class </span>LiveIntervals;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keyword">class </span>MachineFrameInfo;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keyword">class </span>MachineLoopInfo;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keyword">class </span>MachineOperand;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keyword">struct </span>MCSchedClassDesc;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keyword">class </span>PressureDiffs;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keyword">class </span>PseudoSourceValue;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keyword">class </span>RegPressureTracker;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keyword">class </span>UndefValue;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keyword">class </span><a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">  /// An individual mapping from virtual register number to SUnit.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structllvm_1_1VReg2SUnit.html">   53</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1VReg2SUnit.html">VReg2SUnit</a> {</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structllvm_1_1VReg2SUnit.html#a419258ce1004e465d7ac330fa721ab77">   54</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1VReg2SUnit.html#a419258ce1004e465d7ac330fa721ab77">VirtReg</a>;</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structllvm_1_1VReg2SUnit.html#a4aea32ab12cb63c145f279b7eb768203">   55</a></span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="structllvm_1_1VReg2SUnit.html#a4aea32ab12cb63c145f279b7eb768203">LaneMask</a>;</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structllvm_1_1VReg2SUnit.html#a62cea84ba15a90f1f6c497f16d8eeda3">   56</a></span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="structllvm_1_1VReg2SUnit.html#a62cea84ba15a90f1f6c497f16d8eeda3">SU</a>;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structllvm_1_1VReg2SUnit.html#ac87037fa013ed9cc1effcc8bfcf8075e">   58</a></span>&#160;    <a class="code" href="structllvm_1_1VReg2SUnit.html#ac87037fa013ed9cc1effcc8bfcf8075e">VReg2SUnit</a>(<span class="keywordtype">unsigned</span> VReg, <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="structllvm_1_1VReg2SUnit.html#a4aea32ab12cb63c145f279b7eb768203">LaneMask</a>, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="structllvm_1_1VReg2SUnit.html#a62cea84ba15a90f1f6c497f16d8eeda3">SU</a>)</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;      : <a class="code" href="structllvm_1_1VReg2SUnit.html#a419258ce1004e465d7ac330fa721ab77">VirtReg</a>(VReg), <a class="code" href="structllvm_1_1VReg2SUnit.html#a4aea32ab12cb63c145f279b7eb768203">LaneMask</a>(<a class="code" href="structllvm_1_1VReg2SUnit.html#a4aea32ab12cb63c145f279b7eb768203">LaneMask</a>), <a class="code" href="structllvm_1_1VReg2SUnit.html#a62cea84ba15a90f1f6c497f16d8eeda3">SU</a>(<a class="code" href="structllvm_1_1VReg2SUnit.html#a62cea84ba15a90f1f6c497f16d8eeda3">SU</a>) {}</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structllvm_1_1VReg2SUnit.html#a8888c23f68696106ebdc5a796f330f49">   61</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1VReg2SUnit.html#a8888c23f68696106ebdc5a796f330f49">getSparseSetIndex</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Register.html#a4df23dddc646b6a4b36ff483063a4ff8">Register::virtReg2Index</a>(<a class="code" href="structllvm_1_1VReg2SUnit.html#a419258ce1004e465d7ac330fa721ab77">VirtReg</a>);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    }</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  };</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// Mapping from virtual register to SUnit including an operand index.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structllvm_1_1VReg2SUnitOperIdx.html">   67</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1VReg2SUnitOperIdx.html">VReg2SUnitOperIdx</a> : <span class="keyword">public</span> <a class="code" href="structllvm_1_1VReg2SUnit.html">VReg2SUnit</a> {</div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structllvm_1_1VReg2SUnitOperIdx.html#af0bf384b273cad5dc56e2a34ef25ec9b">   68</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1VReg2SUnitOperIdx.html#af0bf384b273cad5dc56e2a34ef25ec9b">OperandIndex</a>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structllvm_1_1VReg2SUnitOperIdx.html#ae20f8cba1a27a2ffcb64658161865a27">   70</a></span>&#160;    <a class="code" href="structllvm_1_1VReg2SUnitOperIdx.html#ae20f8cba1a27a2ffcb64658161865a27">VReg2SUnitOperIdx</a>(<span class="keywordtype">unsigned</span> VReg, <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="structllvm_1_1VReg2SUnit.html#a4aea32ab12cb63c145f279b7eb768203">LaneMask</a>,</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                      <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1VReg2SUnitOperIdx.html#af0bf384b273cad5dc56e2a34ef25ec9b">OperandIndex</a>, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="structllvm_1_1VReg2SUnit.html#a62cea84ba15a90f1f6c497f16d8eeda3">SU</a>)</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;      : <a class="code" href="structllvm_1_1VReg2SUnit.html">VReg2SUnit</a>(VReg, <a class="code" href="structllvm_1_1VReg2SUnit.html#a4aea32ab12cb63c145f279b7eb768203">LaneMask</a>, <a class="code" href="structllvm_1_1VReg2SUnit.html#a62cea84ba15a90f1f6c497f16d8eeda3">SU</a>), <a class="code" href="structllvm_1_1VReg2SUnitOperIdx.html#af0bf384b273cad5dc56e2a34ef25ec9b">OperandIndex</a>(<a class="code" href="structllvm_1_1VReg2SUnitOperIdx.html#af0bf384b273cad5dc56e2a34ef25ec9b">OperandIndex</a>) {}</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  };</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">  /// Record a physical register access.</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">  /// For non-data-dependent uses, OpIdx == -1.</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structllvm_1_1PhysRegSUOper.html">   77</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1PhysRegSUOper.html">PhysRegSUOper</a> {</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structllvm_1_1PhysRegSUOper.html#a36313119b2c51cd23a72a56123e20bba">   78</a></span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="structllvm_1_1PhysRegSUOper.html#a36313119b2c51cd23a72a56123e20bba">SU</a>;</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structllvm_1_1PhysRegSUOper.html#a315b06a83e904cae88da78235abfb78a">   79</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structllvm_1_1PhysRegSUOper.html#a315b06a83e904cae88da78235abfb78a">OpIdx</a>;</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structllvm_1_1PhysRegSUOper.html#a6dfd880a5892988854fec42bc66a9b85">   80</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1PhysRegSUOper.html#a6dfd880a5892988854fec42bc66a9b85">Reg</a>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structllvm_1_1PhysRegSUOper.html#aede5b97ee71acf0e3d68847f2a433039">   82</a></span>&#160;    <a class="code" href="structllvm_1_1PhysRegSUOper.html#aede5b97ee71acf0e3d68847f2a433039">PhysRegSUOper</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *su, <span class="keywordtype">int</span> <a class="code" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a>, <span class="keywordtype">unsigned</span> R): <a class="code" href="structllvm_1_1PhysRegSUOper.html#a36313119b2c51cd23a72a56123e20bba">SU</a>(su), <a class="code" href="structllvm_1_1PhysRegSUOper.html#a315b06a83e904cae88da78235abfb78a">OpIdx</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a>), <a class="code" href="structllvm_1_1PhysRegSUOper.html#a6dfd880a5892988854fec42bc66a9b85">Reg</a>(R) {}</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structllvm_1_1PhysRegSUOper.html#ae3088e912667126df62c68fcd7cd375f">   84</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1PhysRegSUOper.html#ae3088e912667126df62c68fcd7cd375f">getSparseSetIndex</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1PhysRegSUOper.html#a6dfd880a5892988854fec42bc66a9b85">Reg</a>; }</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  };</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">  /// Use a SparseMultiSet to track physical registers. Storage is only</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">  /// allocated once for the pass. It can be cleared in constant time and reused</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">  /// without any frees.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="namespacellvm.html#a2aacb3f08042d5d9c36ffcfed3f6b1c3">Reg2SUnitsMap</a> =</div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="namespacellvm.html#a2aacb3f08042d5d9c36ffcfed3f6b1c3">   91</a></span>&#160;      <a class="code" href="classllvm_1_1SparseMultiSet.html">SparseMultiSet&lt;PhysRegSUOper, identity&lt;unsigned&gt;</a>, <a class="code" href="classuint16__t.html">uint16_t</a>&gt;;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">  /// Use SparseSet as a SparseMap by relying on the fact that it never</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">  /// compares ValueT&#39;s, only unsigned keys. This allows the set to be cleared</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  /// between scheduling regions in constant time as long as ValueT does not</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">  /// require a destructor.</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="namespacellvm.html#a080af579ef14d1249a5c92806f5a4de3">   97</a></span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classllvm_1_1SparseSet.html">VReg2SUnitMap</a> = <a class="code" href="classllvm_1_1SparseSet.html">SparseSet&lt;VReg2SUnit, VirtReg2IndexFunctor&gt;</a>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">  /// Track local uses of virtual registers. These uses are gathered by the DAG</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">  /// builder and may be consulted by the scheduler to avoid iterating an entire</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">  /// vreg use list.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="namespacellvm.html#a34919de8ce05859d1192c6091a607610">  102</a></span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classllvm_1_1SparseMultiSet.html">VReg2SUnitMultiMap</a> = <a class="code" href="classllvm_1_1SparseMultiSet.html">SparseMultiSet&lt;VReg2SUnit, VirtReg2IndexFunctor&gt;</a>;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1SparseMultiSet.html">VReg2SUnitOperIdxMultiMap</a> =</div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="namespacellvm.html#a80997505440db4d4bb38ef59f5187415">  105</a></span>&#160;      <a class="code" href="classllvm_1_1SparseMultiSet.html">SparseMultiSet&lt;VReg2SUnitOperIdx, VirtReg2IndexFunctor&gt;</a>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="namespacellvm.html#aee5ce376091dcd04eaaf3fe13a3f3e77">  107</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1PointerUnion.html">ValueType</a> = <a class="code" href="classllvm_1_1PointerUnion.html">PointerUnion&lt;const Value *, const PseudoSourceValue *&gt;</a>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structllvm_1_1UnderlyingObject.html">  109</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1UnderlyingObject.html">UnderlyingObject</a> : <a class="code" href="classllvm_1_1PointerIntPair.html">PointerIntPair</a>&lt;ValueType, 1, bool&gt; {</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structllvm_1_1UnderlyingObject.html#a2d39d50c344bb33d932d840baef869f8">  110</a></span>&#160;    <a class="code" href="structllvm_1_1UnderlyingObject.html#a2d39d50c344bb33d932d840baef869f8">UnderlyingObject</a>(<a class="code" href="classllvm_1_1PointerUnion.html">ValueType</a> V, <span class="keywordtype">bool</span> MayAlias)</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        : <a class="code" href="classllvm_1_1PointerIntPair.html">PointerIntPair</a>&lt;<a class="code" href="classllvm_1_1PointerUnion.html">ValueType</a>, 1, bool&gt;(V, MayAlias) {}</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structllvm_1_1UnderlyingObject.html#a4da83feaad3dfb1978cf2b6510b9ca64">  113</a></span>&#160;    <a class="code" href="classllvm_1_1PointerUnion.html">ValueType</a> <a class="code" href="structllvm_1_1UnderlyingObject.html#a4da83feaad3dfb1978cf2b6510b9ca64">getValue</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PointerIntPair.html#ac8b55437ca130fe0c826e94e669e5d99">getPointer</a>(); }</div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structllvm_1_1UnderlyingObject.html#a0876085defa55a58df94ea5182e49abd">  114</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1UnderlyingObject.html#a0876085defa55a58df94ea5182e49abd">mayAlias</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PointerIntPair.html#a5f4f059462994b43b97b1213651fa969">getInt</a>(); }</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  };</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="namespacellvm.html#aec634bb97700a9f6323ed29afe95508e">  117</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1SmallVector.html">UnderlyingObjectsVector</a> = <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;UnderlyingObject, 4&gt;</a>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">  /// A ScheduleDAG for scheduling lists of MachineInstr.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html">  120</a></span>&#160;<span class="comment"></span>  <span class="keyword">class </span><a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> {</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keyword">protected</span>:</div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">  122</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">MLI</a>;</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#af2cd9b498508774a2da120d08b8d67cc">  123</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af2cd9b498508774a2da120d08b8d67cc">MFI</a>;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">    /// TargetSchedModel provides an interface to the machine model.</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">  126</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">    /// True if the DAG builder should remove kill flags (in preparation for</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">    /// rescheduling).</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">  130</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">    /// The standard DAG builder does not normally include terminators as DAG</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">    /// nodes because it does not create the necessary dependencies to prevent</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">    /// reordering. A specialized scheduler can override</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">    /// TargetInstrInfo::isSchedulingBoundary then enable this flag to indicate</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">    /// it has taken responsibility for scheduling the terminator correctly.</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">  137</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">    /// Whether lane masks should get tracked.</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">  140</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">// State specific to the current scheduling region.</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="comment">// ------------------------------------------------</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">    /// The block in which to insert instructions</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">  146</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">    /// The beginning of the range to be scheduled.</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">  149</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">    /// The end of the range to be scheduled.</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">  152</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">    /// Instructions in this region (distance(RegionBegin, RegionEnd)).</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">  155</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">    /// After calling BuildSchedGraph, each machine instruction in the current</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">    /// scheduling region is mapped to an SUnit.</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">  159</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;MachineInstr*, SUnit*&gt;</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a>;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="comment">// State internal to DAG building.</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="comment">// -------------------------------</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">    /// Defs, Uses - Remember where defs and uses of each register are as we</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">    /// iterate upward through the instructions. This is allocated here instead</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">    /// of inside BuildSchedGraph to avoid the need for it to be initialized and</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">    /// destructed for each block.</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">  168</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SparseMultiSet.html">Reg2SUnitsMap</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>;</div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">  169</a></span>&#160;    <a class="code" href="classllvm_1_1SparseMultiSet.html">Reg2SUnitsMap</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">    /// Tracks the last instruction(s) in this region defining each virtual</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">    /// register. There may be multiple current definitions for a register with</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">    /// disjunct lanemasks.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">  174</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SparseMultiSet.html">VReg2SUnitMultiMap</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a>;<span class="comment"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">    /// Tracks the last instructions in this region using each virtual register.</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">  176</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SparseMultiSet.html">VReg2SUnitOperIdxMultiMap</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#abc0d83b64990b090c9205e27b5e86b31">  178</a></span>&#160;    <a class="code" href="classllvm_1_1AAResults.html">AAResults</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abc0d83b64990b090c9205e27b5e86b31">AAForDep</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">    /// Remember a generic side-effecting instruction as we proceed.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">    /// No other SU ever gets scheduled around it (except in the special</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">    /// case of a huge region that gets reduced).</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">  183</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">    /// A list of SUnits, used in Value2SUsMap, during DAG construction.</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">    /// Note: to gain speed it might be worth investigating an optimized</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">    /// implementation of this data structure, such as a singly linked list</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">    /// with a memory pool (SmallVector was tried but slow and SparseSet is not</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">    /// applicable).</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">  191</a></span>&#160;<span class="comment"></span>    <span class="keyword">using</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> = std::list&lt;SUnit *&gt;;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">    /// A map from ValueType to SUList, used during DAG construction, as</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">    /// a means of remembering which SUs depend on which memory locations.</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"></span>    <span class="keyword">class </span><a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">    /// Reduces maps in FIFO order, by N SUs. This is better than turning</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">    /// every Nth memory SU into BarrierChain in buildSchedGraph(), since</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">    /// it avoids unnecessary edges between seen SUs above the new BarrierChain,</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">    /// and those below it.</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2e28b826aaa73d2dacf89ba8f8c775d1">reduceHugeMemNodeMaps</a>(<a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="code" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a>,</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                               <a class="code" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;loads, <span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">    /// Adds a chain edge between SUa and SUb, but only if both</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">    /// AAResults and Target fail to deny the dependency.</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aee33e06ea8865a2fb2bf229325c07194">addChainDependency</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUa, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUb,</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                            <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a> = 0);</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">    /// Adds dependencies as needed from all SUs in list to SU.</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">  211</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> &amp;SUs, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>) {</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Entry : SUs)</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aee33e06ea8865a2fb2bf229325c07194">addChainDependency</a>(SU, Entry, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>);</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    }</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">    /// Adds dependencies as needed from all SUs in map, to SU.</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, Value2SUsMap &amp;Val2SUsMap);</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">    /// Adds dependencies as needed to SU, from all SUs mapped to V.</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, Value2SUsMap &amp;Val2SUsMap,</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                              <a class="code" href="classllvm_1_1PointerUnion.html">ValueType</a> V);</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">    /// Adds barrier chain edges from all SUs in map, and then clear the map.</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">    /// This is equivalent to insertBarrierChain(), but optimized for the common</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">    /// case where the new BarrierChain (a global memory object) has a higher</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">    /// NodeNum than all SUs in map. It is assumed BarrierChain has been set</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">    /// before calling this.</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">addBarrierChain</a>(Value2SUsMap &amp;map);</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">    /// Inserts a barrier chain in a huge region, far below current SU.</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">    /// Adds barrier chain edges from all SUs in map with higher NodeNums than</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">    /// this new BarrierChain, and remove them from map. It is assumed</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">    /// BarrierChain has been set before calling this.</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ac483efdc6c5ab7a20f776b77f986b6cf">insertBarrierChain</a>(Value2SUsMap &amp;map);</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">    /// For an unanalyzable memory access, this Value is used in maps.</span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">  237</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1UndefValue.html">UndefValue</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">UnknownValue</a>;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160; </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">    /// Topo - A topological ordering for SUnits which permits fast IsReachable</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">    /// and similar queries.</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">  242</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a>;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keyword">using</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a625c9894592d242121dd5eda62a11de3">DbgValueVector</a> =</div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a625c9894592d242121dd5eda62a11de3">  245</a></span>&#160;        std::vector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt;&gt;;<span class="comment"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">    /// Remember instruction that precedes DBG_VALUE.</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">    /// These are generated by buildSchedGraph but persist so they can be</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">    /// referenced when emitting the final schedule.</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">  249</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a625c9894592d242121dd5eda62a11de3">DbgValueVector</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a>;</div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">  250</a></span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">    /// Set of live physical registers for updating kill flags.</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#ab08cd73e241d82e154738462cce16970">  253</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab08cd73e241d82e154738462cce16970">LiveRegs</a>;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keyword">public</span>:</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a5bcb745a3e78c329d1431608b1f51c25">ScheduleDAGInstrs</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf,</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *mli,</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                               <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a> = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a55ec5f63fd13f77063e0fc05a722283a">~ScheduleDAGInstrs</a>() <span class="keyword">override</span> = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">    /// Gets the machine model for instruction scheduling.</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a1284eca54a89002a4b67f4dfe490736b">  263</a></span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a1284eca54a89002a4b67f4dfe490736b">getSchedModel</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> &amp;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>; }</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">    /// Resolves and cache a resolved scheduling class for an SUnit.</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#af3d65454da09651202a0f6f39e84462a">  266</a></span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af3d65454da09651202a0f6f39e84462a">getSchedClass</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;      <span class="keywordflow">if</span> (!SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2b2c6049e5141829267f4f9193b475d4">SchedClass</a> &amp;&amp; <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a>())</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2b2c6049e5141829267f4f9193b475d4">SchedClass</a> = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="classllvm_1_1TargetSchedModel.html#aad3a46af0e50906ff7193aa923b80c65">resolveSchedClass</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>());</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;      <span class="keywordflow">return</span> SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2b2c6049e5141829267f4f9193b475d4">SchedClass</a>;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    }</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">    /// IsReachable - Checks if SU is reachable from TargetSU.</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#aa79589a56769cd108d08e21544be1420">  273</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aa79589a56769cd108d08e21544be1420">IsReachable</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *TargetSU) {</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a>.<a class="code" href="classllvm_1_1ScheduleDAGTopologicalSort.html#af5fef42e8e1d446cf5e185b14dd4b8af">IsReachable</a>(SU, TargetSU);</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    }</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">    /// Returns an iterator to the top of the current scheduling region.</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">  278</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>; }</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">    /// Returns an iterator to the bottom of the current scheduling region.</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">  281</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>; }</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">    /// Creates a new SUnit and return a ptr to it.</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">    /// Returns an existing SUnit for this MI, or nullptr.</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab75cd37a7a0319d5a4c77189cca106ec">getSUnit</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">    /// If this method returns true, handling of the scheduling regions</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">    /// themselves (in case of a scheduling boundary in MBB) will be done</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">    /// beginning with the topmost region of MBB.</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#af637149166f4dbc65315b9d6bd96e242">  292</a></span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af637149166f4dbc65315b9d6bd96e242">doMBBSchedRegionsTopDown</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">    /// Prepares to perform scheduling in the given block.</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">startBlock</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>);</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">    /// Cleans up after scheduling in the given block.</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">finishBlock</a>();</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">    /// Initialize the DAG and common scheduler state for a new</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">    /// scheduling region. This does not actually create the DAG, only clears</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">    /// it. The scheduling driver may call BuildSchedGraph multiple times per</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">    /// scheduling region.</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">enterRegion</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a>,</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                             <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>,</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                             <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>,</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                             <span class="keywordtype">unsigned</span> regioninstrs);</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">    /// Called when the scheduler has finished scheduling the current region.</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a>();</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">    /// Builds SUnits for the current region.</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">    /// If \p RPTracker is non-null, compute register pressure as a side effect.</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">    /// The DAG builder is an efficient place to do it because it already visits</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">    /// operands.</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223">buildSchedGraph</a>(<a class="code" href="classllvm_1_1AAResults.html">AAResults</a> *AA,</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                         <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *RPTracker = <span class="keyword">nullptr</span>,</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                         <a class="code" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *PDiffs = <span class="keyword">nullptr</span>,</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                         <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>,</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                         <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a> = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">    /// Adds dependencies from instructions in the current list of</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">    /// instructions being scheduled to scheduling barrier. We want to make sure</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">    /// instructions which define registers that are either used by the</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">    /// terminator or are live-out are properly scheduled. This is especially</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">    /// important when the definition latency of the return value(s) are too</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">    /// high to be hidden by the branch or when the liveout registers used by</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">    /// instructions in the fallthrough block.</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a>();</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">    /// Orders nodes according to selected style.</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">    /// Typically, a scheduling algorithm will implement schedule() without</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">    /// overriding enterRegion() or exitRegion().</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">schedule</a>() = 0;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">    /// Allow targets to perform final scheduling actions at the level of the</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">    /// whole MachineFunction. By default does nothing.</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">  339</a></span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">finalizeSchedule</a>() {}</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160; </div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aea2d4ef1e00ee834ab155abd18a560e4">dump</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">    /// Returns a label for a DAG node that points to an instruction.</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"></span>    std::string <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17">getGraphNodeLabel</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">    /// Returns a label for the region of code covered by the DAG.</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"></span>    std::string <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a">getDAGName</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">    /// Fixes register kill flags that scheduling has made invalid.</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a4dc06d4fb42d48a6ade1958f76334826">fixupKills</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>);</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">    /// True if an edge can be added from PredSU to SuccSU without creating</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">    /// a cycle.</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ac384df17605ecce542a6d2567c7f1ee0">canAddEdge</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU);</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">    /// Add a DAG edge to the given SU with the given predecessor</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">    /// dependence data.</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">    /// \returns true if the edge may be added without creating a cycle OR if an</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">    /// equivalent edge already existed (false indicates failure).</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">addEdge</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;PredDep);</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keyword">protected</span>:</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a>();</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> OperIdx);</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> OperIdx);</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> OperIdx);</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> OperIdx);</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">    /// Returns a mask for which lanes get read/written by the given (register)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">    /// machine operand.</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"></span>    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a643ff7dd8c287dd58e75cbe79556e74c">getLaneMaskForMO</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">    /// Returns true if the def register in \p MO has no uses.</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#afb8c24d6929051d24b35af1ef0550e54">deadDefHasNoUse</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO);</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  };</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">  /// Creates a new SUnit and return a ptr to it.</span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">  380</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">ScheduleDAGInstrs::newSUnit</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a> = <a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.empty() ? nullptr : &amp;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[0];</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.emplace_back(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, (<span class="keywordtype">unsigned</span>)<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size());</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a> == <span class="keyword">nullptr</span> || <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a> == &amp;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[0]) &amp;&amp;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;           <span class="stringliteral">&quot;SUnits std::vector reallocated on the fly!&quot;</span>);</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="keywordflow">return</span> &amp;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.back();</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  }</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">  /// Returns an existing SUnit for this MI, or nullptr.</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGInstrs.html#ab75cd37a7a0319d5a4c77189cca106ec">  391</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab75cd37a7a0319d5a4c77189cca106ec">ScheduleDAGInstrs::getSUnit</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a>.lookup(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  }</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160; </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160; </div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#endif // LLVM_CODEGEN_SCHEDULEDAGINSTRS_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a705a0975de8335b0b6bdbbae165e8f5c"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">llvm::ScheduleDAGInstrs::initSUnits</a></div><div class="ttdeci">void initSUnits()</div><div class="ttdoc">Creates an SUnit for each real instruction, numbered in top-down topological order.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00565">ScheduleDAGInstrs.cpp:565</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a25ae020b571d18d34d03097d91ca0f40"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">llvm::ScheduleDAGInstrs::FirstDbgValue</a></div><div class="ttdeci">MachineInstr * FirstDbgValue</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00250">ScheduleDAGInstrs.h:250</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00040">LaneBitmask.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a23f7a6c4d1be0ca66f44eb4aa499075a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a">llvm::ScheduleDAGInstrs::getDAGName</a></div><div class="ttdeci">std::string getDAGName() const override</div><div class="ttdoc">Returns a label for the region of code covered by the DAG.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01200">ScheduleDAGInstrs.cpp:1200</a></div></div>
<div class="ttc" id="astructllvm_1_1VReg2SUnitOperIdx_html_af0bf384b273cad5dc56e2a34ef25ec9b"><div class="ttname"><a href="structllvm_1_1VReg2SUnitOperIdx.html#af0bf384b273cad5dc56e2a34ef25ec9b">llvm::VReg2SUnitOperIdx::OperandIndex</a></div><div class="ttdeci">unsigned OperandIndex</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00068">ScheduleDAGInstrs.h:68</a></div></div>
<div class="ttc" id="aScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a2cfd9da0e5724aa91bf1767dc1e2515e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">llvm::ScheduleDAGInstrs::addBarrierChain</a></div><div class="ttdeci">void addBarrierChain(Value2SUsMap &amp;map)</div><div class="ttdoc">Adds barrier chain edges from all SUs in map, and then clear the map.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00682">ScheduleDAGInstrs.cpp:682</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a417ece2bf0f001181401c6c6b210194a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">llvm::ScheduleDAGInstrs::CurrentVRegUses</a></div><div class="ttdeci">VReg2SUnitOperIdxMultiMap CurrentVRegUses</div><div class="ttdoc">Tracks the last instructions in this region using each virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00176">ScheduleDAGInstrs.h:176</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">llvm::Latency</a></div><div class="ttdeci">@ Latency</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00034">SIMachineScheduler.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ab580983de4f7b69ebcca992be9cb3223"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223">llvm::ScheduleDAGInstrs::buildSchedGraph</a></div><div class="ttdeci">void buildSchedGraph(AAResults *AA, RegPressureTracker *RPTracker=nullptr, PressureDiffs *PDiffs=nullptr, LiveIntervals *LIS=nullptr, bool TrackLaneMasks=false)</div><div class="ttdoc">Builds SUnits for the current region.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00726">ScheduleDAGInstrs.cpp:726</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ab50b64c518a7455daf3e0bc87aee5514"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">llvm::ScheduleDAGInstrs::begin</a></div><div class="ttdeci">MachineBasicBlock::iterator begin() const</div><div class="ttdoc">Returns an iterator to the top of the current scheduling region.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00278">ScheduleDAGInstrs.h:278</a></div></div>
<div class="ttc" id="astructllvm_1_1UnderlyingObject_html"><div class="ttname"><a href="structllvm_1_1UnderlyingObject.html">llvm::UnderlyingObject</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00109">ScheduleDAGInstrs.h:109</a></div></div>
<div class="ttc" id="aHexagonBitTracker_8cpp_html_a0ee73ba17c3a2cb54752905e99d77357"><div class="ttname"><a href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a></div><div class="ttdeci">#define op(i)</div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01199">SmallVector.h:1199</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGTopologicalSort_html_af5fef42e8e1d446cf5e185b14dd4b8af"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html#af5fef42e8e1d446cf5e185b14dd4b8af">llvm::ScheduleDAGTopologicalSort::IsReachable</a></div><div class="ttdeci">bool IsReachable(const SUnit *SU, const SUnit *TargetSU)</div><div class="ttdoc">Checks if SU is reachable from TargetSU.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00725">ScheduleDAG.cpp:725</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_af1c8be2ff5fd8eab8091e6ffa40ded8d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">llvm::ScheduleDAGInstrs::NumRegionInstrs</a></div><div class="ttdeci">unsigned NumRegionInstrs</div><div class="ttdoc">Instructions in this region (distance(RegionBegin, RegionEnd)).</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00155">ScheduleDAGInstrs.h:155</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1LivePhysRegs_html"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html">llvm::LivePhysRegs</a></div><div class="ttdoc">A set of physical registers with utility functions to track liveness when walking backward/forward th...</div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8h_source.html#l00050">LivePhysRegs.h:50</a></div></div>
<div class="ttc" id="aHexagonStoreWidening_8cpp_html_a7d2c711a42f51c1f7b3ce3f8f560fa74"><div class="ttname"><a href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a></div><div class="ttdeci">hexagon widen stores</div><div class="ttdef"><b>Definition:</b> <a href="HexagonStoreWidening_8cpp_source.html#l00118">HexagonStoreWidening.cpp:118</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a86bfa4838cb7e42648615d27c94c8017"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">llvm::ScheduleDAGInstrs::addEdge</a></div><div class="ttdeci">bool addEdge(SUnit *SuccSU, const SDep &amp;PredDep)</div><div class="ttdoc">Add a DAG edge to the given SU with the given predecessor dependence data.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01208">ScheduleDAGInstrs.cpp:1208</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a8cd3eede9e2a32c7139cc5c7c481e08b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">llvm::ScheduleDAGInstrs::Topo</a></div><div class="ttdeci">ScheduleDAGTopologicalSort Topo</div><div class="ttdoc">Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00242">ScheduleDAGInstrs.h:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a8e1e9d0b1c64c405c0e99288f9225bd5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">llvm::ScheduleDAGInstrs::SUList</a></div><div class="ttdeci">std::list&lt; SUnit * &gt; SUList</div><div class="ttdoc">A list of SUnits, used in Value2SUsMap, during DAG construction.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00191">ScheduleDAGInstrs.h:191</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegPressureTracker_html"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html">llvm::RegPressureTracker</a></div><div class="ttdoc">Track the current register pressure at some position in the instruction stream, and remember the high...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00357">RegisterPressure.h:357</a></div></div>
<div class="ttc" id="aDenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a2822215b7634783aece96ef695a72f1d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">llvm::ScheduleDAGInstrs::startBlock</a></div><div class="ttdeci">virtual void startBlock(MachineBasicBlock *BB)</div><div class="ttdoc">Prepares to perform scheduling in the given block.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00180">ScheduleDAGInstrs.cpp:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1PressureDiffs_html"><div class="ttname"><a href="classllvm_1_1PressureDiffs.html">llvm::PressureDiffs</a></div><div class="ttdoc">Array of PressureDiffs.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00197">RegisterPressure.h:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a643ff7dd8c287dd58e75cbe79556e74c"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a643ff7dd8c287dd58e75cbe79556e74c">llvm::ScheduleDAGInstrs::getLaneMaskForMO</a></div><div class="ttdeci">LaneBitmask getLaneMaskForMO(const MachineOperand &amp;MO) const</div><div class="ttdoc">Returns a mask for which lanes get read/written by the given (register) machine operand.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00365">ScheduleDAGInstrs.cpp:365</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_abb11b650b88a61630eba2a1b2eaa6fd0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">llvm::ScheduleDAGInstrs::SchedModel</a></div><div class="ttdeci">TargetSchedModel SchedModel</div><div class="ttdoc">TargetSchedModel provides an interface to the machine model.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00126">ScheduleDAGInstrs.h:126</a></div></div>
<div class="ttc" id="astructllvm_1_1PhysRegSUOper_html_ae3088e912667126df62c68fcd7cd375f"><div class="ttname"><a href="structllvm_1_1PhysRegSUOper.html#ae3088e912667126df62c68fcd7cd375f">llvm::PhysRegSUOper::getSparseSetIndex</a></div><div class="ttdeci">unsigned getSparseSetIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00084">ScheduleDAGInstrs.h:84</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a21805259f54dab47c2b3da009216996a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">llvm::ScheduleDAGInstrs::end</a></div><div class="ttdeci">MachineBasicBlock::iterator end() const</div><div class="ttdoc">Returns an iterator to the bottom of the current scheduling region.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00281">ScheduleDAGInstrs.h:281</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineLoopInfo_html"><div class="ttname"><a href="classllvm_1_1MachineLoopInfo.html">llvm::MachineLoopInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00089">MachineLoopInfo.h:89</a></div></div>
<div class="ttc" id="aPointerIntPair_8h_html"><div class="ttname"><a href="PointerIntPair_8h.html">PointerIntPair.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGTopologicalSort_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html">llvm::ScheduleDAGTopologicalSort</a></div><div class="ttdoc">This class can compute a topological ordering for SUnits and provides methods for dynamically updatin...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00693">ScheduleDAG.h:693</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_ac9423a63151469d95755528cceb322fb"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a></div><div class="ttdeci">&lt; i1 &gt; br i1 label label bb bb</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l00978">README.txt:978</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a5bcb745a3e78c329d1431608b1f51c25"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a5bcb745a3e78c329d1431608b1f51c25">llvm::ScheduleDAGInstrs::ScheduleDAGInstrs</a></div><div class="ttdeci">ScheduleDAGInstrs(MachineFunction &amp;mf, const MachineLoopInfo *mli, bool RemoveKillFlags=false)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00113">ScheduleDAGInstrs.cpp:113</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a48e69d6ef017966f2a55dbf4d1d0b193"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">llvm::ScheduleDAGInstrs::addChainDependencies</a></div><div class="ttdeci">void addChainDependencies(SUnit *SU, SUList &amp;SUs, unsigned Latency)</div><div class="ttdoc">Adds dependencies as needed from all SUs in list to SU.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00211">ScheduleDAGInstrs.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a10acc9310a21d9a8191d3d84916bdffb"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">llvm::ScheduleDAGInstrs::addVRegDefDeps</a></div><div class="ttdeci">void addVRegDefDeps(SUnit *SU, unsigned OperIdx)</div><div class="ttdoc">Adds register output and data dependencies from this SUnit to instructions that occur later in the sa...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00392">ScheduleDAGInstrs.cpp:392</a></div></div>
<div class="ttc" id="astructllvm_1_1VReg2SUnit_html_a8888c23f68696106ebdc5a796f330f49"><div class="ttname"><a href="structllvm_1_1VReg2SUnit.html#a8888c23f68696106ebdc5a796f330f49">llvm::VReg2SUnit::getSparseSetIndex</a></div><div class="ttdeci">unsigned getSparseSetIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00061">ScheduleDAGInstrs.h:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00294">AliasAnalysis.h:294</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ae8625c1e6c9bc82f2eaef39d3fff65a8"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">llvm::ScheduleDAGInstrs::addSchedBarrierDeps</a></div><div class="ttdeci">void addSchedBarrierDeps()</div><div class="ttdoc">Adds dependencies from instructions in the current list of instructions being scheduled to scheduling...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00203">ScheduleDAGInstrs.cpp:203</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_aad4b383d6bf0b66dd1a20a81505788fd"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">llvm::ScheduleDAGInstrs::UnknownValue</a></div><div class="ttdeci">UndefValue * UnknownValue</div><div class="ttdoc">For an unanalyzable memory access, this Value is used in maps.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00237">ScheduleDAGInstrs.h:237</a></div></div>
<div class="ttc" id="astructllvm_1_1VReg2SUnit_html_a4aea32ab12cb63c145f279b7eb768203"><div class="ttname"><a href="structllvm_1_1VReg2SUnit.html#a4aea32ab12cb63c145f279b7eb768203">llvm::VReg2SUnit::LaneMask</a></div><div class="ttdeci">LaneBitmask LaneMask</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00055">ScheduleDAGInstrs.h:55</a></div></div>
<div class="ttc" id="astructllvm_1_1PhysRegSUOper_html"><div class="ttname"><a href="structllvm_1_1PhysRegSUOper.html">llvm::PhysRegSUOper</a></div><div class="ttdoc">Record a physical register access.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00077">ScheduleDAGInstrs.h:77</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_afbb37cc24abd3ed381b0fd496351bd17"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17">llvm::ScheduleDAGInstrs::getGraphNodeLabel</a></div><div class="ttdeci">std::string getGraphNodeLabel(const SUnit *SU) const override</div><div class="ttdoc">Returns a label for a DAG node that points to an instruction.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01186">ScheduleDAGInstrs.cpp:1186</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a2ad332011e2040d133de24f33cf3f4cd"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">llvm::ScheduleDAGInstrs::CanHandleTerminators</a></div><div class="ttdeci">bool CanHandleTerminators</div><div class="ttdoc">The standard DAG builder does not normally include terminators as DAG nodes because it does not creat...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00137">ScheduleDAGInstrs.h:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_abc5a5c32ac78a99ee2633dbbeec20397"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">llvm::ScheduleDAGInstrs::exitRegion</a></div><div class="ttdeci">virtual void exitRegion()</div><div class="ttdoc">Called when the scheduler has finished scheduling the current region.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00199">ScheduleDAGInstrs.cpp:199</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a948f446009b83c0bca40324131e27868"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">llvm::ScheduleDAGInstrs::BarrierChain</a></div><div class="ttdeci">SUnit * BarrierChain</div><div class="ttdoc">Remember a generic side-effecting instruction as we proceed.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00183">ScheduleDAGInstrs.h:183</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedClassDesc_html"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html">llvm::MCSchedClassDesc</a></div><div class="ttdoc">Summarize the scheduling resources required for an instruction of a particular scheduling class.</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00109">MCSchedule.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a2e9425c046cf742bfbb9ebb96466d8e5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">llvm::ScheduleDAGInstrs::addPhysRegDeps</a></div><div class="ttdeci">void addPhysRegDeps(SUnit *SU, unsigned OperIdx)</div><div class="ttdoc">Adds register dependencies (data, anti, and output) from this SUnit to following instructions in the ...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00288">ScheduleDAGInstrs.cpp:288</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ab75cd37a7a0319d5a4c77189cca106ec"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ab75cd37a7a0319d5a4c77189cca106ec">llvm::ScheduleDAGInstrs::getSUnit</a></div><div class="ttdeci">SUnit * getSUnit(MachineInstr *MI) const</div><div class="ttdoc">Returns an existing SUnit for this MI, or nullptr.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00391">ScheduleDAGInstrs.h:391</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="astructllvm_1_1VReg2SUnit_html_ac87037fa013ed9cc1effcc8bfcf8075e"><div class="ttname"><a href="structllvm_1_1VReg2SUnit.html#ac87037fa013ed9cc1effcc8bfcf8075e">llvm::VReg2SUnit::VReg2SUnit</a></div><div class="ttdeci">VReg2SUnit(unsigned VReg, LaneBitmask LaneMask, SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00058">ScheduleDAGInstrs.h:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ac0cecc651db330128468e08794794f5c"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">llvm::ScheduleDAGInstrs::schedule</a></div><div class="ttdeci">virtual void schedule()=0</div><div class="ttdoc">Orders nodes according to selected style.</div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a3f74b283acf0dfb537bc387e49344f04"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">llvm::ScheduleDAGInstrs::RegionEnd</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionEnd</div><div class="ttdoc">The end of the range to be scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00152">ScheduleDAGInstrs.h:152</a></div></div>
<div class="ttc" id="astructllvm_1_1VReg2SUnit_html_a419258ce1004e465d7ac330fa721ab77"><div class="ttname"><a href="structllvm_1_1VReg2SUnit.html#a419258ce1004e465d7ac330fa721ab77">llvm::VReg2SUnit::VirtReg</a></div><div class="ttdeci">unsigned VirtReg</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00054">ScheduleDAGInstrs.h:54</a></div></div>
<div class="ttc" id="astructllvm_1_1VReg2SUnit_html"><div class="ttname"><a href="structllvm_1_1VReg2SUnit.html">llvm::VReg2SUnit</a></div><div class="ttdoc">An individual mapping from virtual register number to SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00053">ScheduleDAGInstrs.h:53</a></div></div>
<div class="ttc" id="astructllvm_1_1UnderlyingObject_html_a4da83feaad3dfb1978cf2b6510b9ca64"><div class="ttname"><a href="structllvm_1_1UnderlyingObject.html#a4da83feaad3dfb1978cf2b6510b9ca64">llvm::UnderlyingObject::getValue</a></div><div class="ttdeci">ValueType getValue() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00113">ScheduleDAGInstrs.h:113</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="astructllvm_1_1PhysRegSUOper_html_a36313119b2c51cd23a72a56123e20bba"><div class="ttname"><a href="structllvm_1_1PhysRegSUOper.html#a36313119b2c51cd23a72a56123e20bba">llvm::PhysRegSUOper::SU</a></div><div class="ttdeci">SUnit * SU</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00078">ScheduleDAGInstrs.h:78</a></div></div>
<div class="ttc" id="astructllvm_1_1PhysRegSUOper_html_a6dfd880a5892988854fec42bc66a9b85"><div class="ttname"><a href="structllvm_1_1PhysRegSUOper.html#a6dfd880a5892988854fec42bc66a9b85">llvm::PhysRegSUOper::Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00080">ScheduleDAGInstrs.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_aad3a46af0e50906ff7193aa923b80c65"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#aad3a46af0e50906ff7193aa923b80c65">llvm::TargetSchedModel::resolveSchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * resolveSchedClass(const MachineInstr *MI) const</div><div class="ttdoc">Return the MCSchedClassDesc for this instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00117">TargetSchedule.cpp:117</a></div></div>
<div class="ttc" id="astructllvm_1_1UnderlyingObject_html_a0876085defa55a58df94ea5182e49abd"><div class="ttname"><a href="structllvm_1_1UnderlyingObject.html#a0876085defa55a58df94ea5182e49abd">llvm::UnderlyingObject::mayAlias</a></div><div class="ttdeci">bool mayAlias() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00114">ScheduleDAGInstrs.h:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1PointerIntPair_html_ac8b55437ca130fe0c826e94e669e5d99"><div class="ttname"><a href="classllvm_1_1PointerIntPair.html#ac8b55437ca130fe0c826e94e669e5d99">llvm::PointerIntPair&lt; ValueType, 1, bool &gt;::getPointer</a></div><div class="ttdeci">ValueType getPointer() const</div><div class="ttdef"><b>Definition:</b> <a href="PointerIntPair_8h_source.html#l00060">PointerIntPair.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ab08cd73e241d82e154738462cce16970"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ab08cd73e241d82e154738462cce16970">llvm::ScheduleDAGInstrs::LiveRegs</a></div><div class="ttdeci">LivePhysRegs LiveRegs</div><div class="ttdoc">Set of live physical registers for updating kill flags.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00253">ScheduleDAGInstrs.h:253</a></div></div>
<div class="ttc" id="aTargetSchedule_8h_html"><div class="ttname"><a href="TargetSchedule_8h.html">TargetSchedule.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseMultiSet_html"><div class="ttname"><a href="classllvm_1_1SparseMultiSet.html">llvm::SparseMultiSet</a></div><div class="ttdoc">Fast multiset implementation for objects that can be identified by small unsigned keys.</div><div class="ttdef"><b>Definition:</b> <a href="SparseMultiSet_8h_source.html#l00086">SparseMultiSet.h:86</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00030">TargetSchedule.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a9df82a8be2f17e80535a8937bf23e022"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00079">ELFObjHandler.cpp:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_aa79589a56769cd108d08e21544be1420"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aa79589a56769cd108d08e21544be1420">llvm::ScheduleDAGInstrs::IsReachable</a></div><div class="ttdeci">bool IsReachable(SUnit *SU, SUnit *TargetSU)</div><div class="ttdoc">IsReachable - Checks if SU is reachable from TargetSU.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00273">ScheduleDAGInstrs.h:273</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00714">DenseMap.h:714</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a0727ce4ffb9b167e7ad283259d82b10c"><div class="ttname"><a href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">Returns the representative MachineInstr for this SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00373">ScheduleDAG.h:373</a></div></div>
<div class="ttc" id="aclassllvm_1_1PointerIntPair_html_a5f4f059462994b43b97b1213651fa969"><div class="ttname"><a href="classllvm_1_1PointerIntPair.html#a5f4f059462994b43b97b1213651fa969">llvm::PointerIntPair&lt; ValueType, 1, bool &gt;::getInt</a></div><div class="ttdeci">bool getInt() const</div><div class="ttdef"><b>Definition:</b> <a href="PointerIntPair_8h_source.html#l00062">PointerIntPair.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1UndefValue_html"><div class="ttname"><a href="classllvm_1_1UndefValue.html">llvm::UndefValue</a></div><div class="ttdoc">'undef' values are things that do not have specified contents.</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l01382">Constants.h:1382</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ae384109023f32441ff89f13b79be6b89"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">llvm::ScheduleDAGInstrs::Defs</a></div><div class="ttdeci">Reg2SUnitsMap Defs</div><div class="ttdoc">Defs, Uses - Remember where defs and uses of each register are as we iterate upward through the instr...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00168">ScheduleDAGInstrs.h:168</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_af2cd9b498508774a2da120d08b8d67cc"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#af2cd9b498508774a2da120d08b8d67cc">llvm::ScheduleDAGInstrs::MFI</a></div><div class="ttdeci">const MachineFrameInfo &amp; MFI</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00123">ScheduleDAGInstrs.h:123</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ac384df17605ecce542a6d2567c7f1ee0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ac384df17605ecce542a6d2567c7f1ee0">llvm::ScheduleDAGInstrs::canAddEdge</a></div><div class="ttdeci">bool canAddEdge(SUnit *SuccSU, SUnit *PredSU)</div><div class="ttdoc">True if an edge can be added from PredSU to SuccSU without creating a cycle.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01204">ScheduleDAGInstrs.cpp:1204</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a96bb77f51ee973b0613bf5083144fa69"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">llvm::ScheduleDAGInstrs::TrackLaneMasks</a></div><div class="ttdeci">bool TrackLaneMasks</div><div class="ttdoc">Whether lane masks should get tracked.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00140">ScheduleDAGInstrs.h:140</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a6837fb2c08f4c8c986a4689a37ca93cf"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">llvm::ScheduleDAGInstrs::DbgValues</a></div><div class="ttdeci">DbgValueVector DbgValues</div><div class="ttdoc">Remember instruction that precedes DBG_VALUE.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00249">ScheduleDAGInstrs.h:249</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00554">ScheduleDAG.h:554</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a7c30ee6cdef3f4784c192654dcb9bab0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">llvm::ScheduleDAGInstrs::finalizeSchedule</a></div><div class="ttdeci">virtual void finalizeSchedule()</div><div class="ttdoc">Allow targets to perform final scheduling actions at the level of the whole MachineFunction.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00339">ScheduleDAGInstrs.h:339</a></div></div>
<div class="ttc" id="astructllvm_1_1VReg2SUnitOperIdx_html_ae20f8cba1a27a2ffcb64658161865a27"><div class="ttname"><a href="structllvm_1_1VReg2SUnitOperIdx.html#ae20f8cba1a27a2ffcb64658161865a27">llvm::VReg2SUnitOperIdx::VReg2SUnitOperIdx</a></div><div class="ttdeci">VReg2SUnitOperIdx(unsigned VReg, LaneBitmask LaneMask, unsigned OperandIndex, SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00070">ScheduleDAGInstrs.h:70</a></div></div>
<div class="ttc" id="astructllvm_1_1VReg2SUnitOperIdx_html"><div class="ttname"><a href="structllvm_1_1VReg2SUnitOperIdx.html">llvm::VReg2SUnitOperIdx</a></div><div class="ttdoc">Mapping from virtual register to SUnit including an operand index.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00067">ScheduleDAGInstrs.h:67</a></div></div>
<div class="ttc" id="astructllvm_1_1VReg2SUnit_html_a62cea84ba15a90f1f6c497f16d8eeda3"><div class="ttname"><a href="structllvm_1_1VReg2SUnit.html#a62cea84ba15a90f1f6c497f16d8eeda3">llvm::VReg2SUnit::SU</a></div><div class="ttdeci">SUnit * SU</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00056">ScheduleDAGInstrs.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a2b2c6049e5141829267f4f9193b475d4"><div class="ttname"><a href="classllvm_1_1SUnit.html#a2b2c6049e5141829267f4f9193b475d4">llvm::SUnit::SchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * SchedClass</div><div class="ttdoc">nullptr or resolved SchedClass.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00253">ScheduleDAG.h:253</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_aea2d4ef1e00ee834ab155abd18a560e4"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aea2d4ef1e00ee834ab155abd18a560e4">llvm::ScheduleDAGInstrs::dump</a></div><div class="ttdeci">void dump() const override</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01175">ScheduleDAGInstrs.cpp:1175</a></div></div>
<div class="ttc" id="astructllvm_1_1PhysRegSUOper_html_a315b06a83e904cae88da78235abfb78a"><div class="ttname"><a href="structllvm_1_1PhysRegSUOper.html#a315b06a83e904cae88da78235abfb78a">llvm::PhysRegSUOper::OpIdx</a></div><div class="ttdeci">int OpIdx</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00079">ScheduleDAGInstrs.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_af3d65454da09651202a0f6f39e84462a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#af3d65454da09651202a0f6f39e84462a">llvm::ScheduleDAGInstrs::getSchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * getSchedClass(SUnit *SU) const</div><div class="ttdoc">Resolves and cache a resolved scheduling class for an SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00266">ScheduleDAGInstrs.h:266</a></div></div>
<div class="ttc" id="aSparseSet_8h_html"><div class="ttname"><a href="SparseSet_8h.html">SparseSet.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a077eef2c61ca462db1800cc506092d38"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">llvm::ScheduleDAGInstrs::MISUnitMap</a></div><div class="ttdeci">DenseMap&lt; MachineInstr *, SUnit * &gt; MISUnitMap</div><div class="ttdoc">After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00159">ScheduleDAGInstrs.h:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1PointerUnion_html"><div class="ttname"><a href="classllvm_1_1PointerUnion.html">llvm::PointerUnion&lt; const Value *, const PseudoSourceValue * &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ae8727d434d20639d563849891f5ca1e1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">llvm::ScheduleDAGInstrs::enterRegion</a></div><div class="ttdeci">virtual void enterRegion(MachineBasicBlock *bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs)</div><div class="ttdoc">Initialize the DAG and common scheduler state for a new scheduling region.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00189">ScheduleDAGInstrs.cpp:189</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_aee33e06ea8865a2fb2bf229325c07194"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aee33e06ea8865a2fb2bf229325c07194">llvm::ScheduleDAGInstrs::addChainDependency</a></div><div class="ttdeci">void addChainDependency(SUnit *SUa, SUnit *SUb, unsigned Latency=0)</div><div class="ttdoc">Adds a chain edge between SUa and SUb, but only if both AAResults and Target fail to deny the depende...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00544">ScheduleDAGInstrs.cpp:544</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a6c497ec4b863f7d59aa3678740331c8e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">llvm::ScheduleDAGInstrs::newSUnit</a></div><div class="ttdeci">SUnit * newSUnit(MachineInstr *MI)</div><div class="ttdoc">Creates a new SUnit and return a ptr to it.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00380">ScheduleDAGInstrs.h:380</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_adf7cb9b8e5dda7b42273e79048f1b8b3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">llvm::ScheduleDAGInstrs::RemoveKillFlags</a></div><div class="ttdeci">bool RemoveKillFlags</div><div class="ttdoc">True if the DAG builder should remove kill flags (in preparation for rescheduling).</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00130">ScheduleDAGInstrs.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdoc">Scheduling dependency.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_abc0d83b64990b090c9205e27b5e86b31"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#abc0d83b64990b090c9205e27b5e86b31">llvm::ScheduleDAGInstrs::AAForDep</a></div><div class="ttdeci">AAResults * AAForDep</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00178">ScheduleDAGInstrs.h:178</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ad2b3e1939f6f39819ad55c714deefad6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">llvm::ScheduleDAGInstrs::MLI</a></div><div class="ttdeci">const MachineLoopInfo * MLI</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00122">ScheduleDAGInstrs.h:122</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a3d5aacd5fc7d6a739ce913974ed1e53d"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">llvm::ScheduleDAG::SUnits</a></div><div class="ttdeci">std::vector&lt; SUnit &gt; SUnits</div><div class="ttdoc">The scheduling units.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00561">ScheduleDAG.h:561</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ae81ad8ece7681af658742f6d4e2fcfb1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">llvm::ScheduleDAGInstrs::RegionBegin</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionBegin</div><div class="ttdoc">The beginning of the range to be scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00149">ScheduleDAGInstrs.h:149</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a625c9894592d242121dd5eda62a11de3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a625c9894592d242121dd5eda62a11de3">llvm::ScheduleDAGInstrs::DbgValueVector</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; MachineInstr *, MachineInstr * &gt; &gt; DbgValueVector</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00245">ScheduleDAGInstrs.h:245</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">llvm::TargetStackID::Value</a></div><div class="ttdeci">Value</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00027">TargetFrameLowering.h:27</a></div></div>
<div class="ttc" id="aclassScheduleDAGInstrs_1_1Value2SUsMap_html"><div class="ttname"><a href="classScheduleDAGInstrs_1_1Value2SUsMap.html">llvm::ScheduleDAGInstrs::Value2SUsMap</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00611">ScheduleDAGInstrs.cpp:611</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_afb8c24d6929051d24b35af1ef0550e54"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#afb8c24d6929051d24b35af1ef0550e54">llvm::ScheduleDAGInstrs::deadDefHasNoUse</a></div><div class="ttdeci">bool deadDefHasNoUse(const MachineOperand &amp;MO)</div><div class="ttdoc">Returns true if the def register in MO has no uses.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00379">ScheduleDAGInstrs.cpp:379</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a55ec5f63fd13f77063e0fc05a722283a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a55ec5f63fd13f77063e0fc05a722283a">llvm::ScheduleDAGInstrs::~ScheduleDAGInstrs</a></div><div class="ttdeci">~ScheduleDAGInstrs() override=default</div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00053">LiveIntervals.h:53</a></div></div>
<div class="ttc" id="aSparseMultiSet_8h_html"><div class="ttname"><a href="SparseMultiSet_8h.html">SparseMultiSet.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_af637149166f4dbc65315b9d6bd96e242"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#af637149166f4dbc65315b9d6bd96e242">llvm::ScheduleDAGInstrs::doMBBSchedRegionsTopDown</a></div><div class="ttdeci">virtual bool doMBBSchedRegionsTopDown() const</div><div class="ttdoc">If this method returns true, handling of the scheduling regions themselves (in case of a scheduling b...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00292">ScheduleDAGInstrs.h:292</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_af0b2bf4940e563082d1d2bf8a9e5521f"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">llvm::ScheduleDAGInstrs::Uses</a></div><div class="ttdeci">Reg2SUnitsMap Uses</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00169">ScheduleDAGInstrs.h:169</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a254403f7804208ade3cb68086201cb7a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">llvm::ScheduleDAGInstrs::BB</a></div><div class="ttdeci">MachineBasicBlock * BB</div><div class="ttdoc">The block in which to insert instructions.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00146">ScheduleDAGInstrs.h:146</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="aidentity_8h_html"><div class="ttname"><a href="identity_8h.html">identity.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1PointerIntPair_html"><div class="ttname"><a href="classllvm_1_1PointerIntPair.html">llvm::PointerIntPair</a></div><div class="ttdoc">PointerIntPair - This class implements a pair of a pointer and small integer.</div><div class="ttdef"><b>Definition:</b> <a href="PointerIntPair_8h_source.html#l00046">PointerIntPair.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_aa5f22315c4064579fca6cd88fb36ea5a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">llvm::ScheduleDAGInstrs::dumpNode</a></div><div class="ttdeci">void dumpNode(const SUnit &amp;SU) const override</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01164">ScheduleDAGInstrs.cpp:1164</a></div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a1f9a4461e2c9ac06b97f55554f836d66"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">llvm::ScheduleDAGInstrs::finishBlock</a></div><div class="ttdeci">virtual void finishBlock()</div><div class="ttdoc">Cleans up after scheduling in the given block.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00184">ScheduleDAGInstrs.cpp:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a56fbc3f460289602ce8a51538ebc1e26"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">llvm::ScheduleDAGInstrs::addPhysRegDataDeps</a></div><div class="ttdeci">void addPhysRegDataDeps(SUnit *SU, unsigned OperIdx)</div><div class="ttdoc">MO is an operand of SU's instruction that defines a physical register.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00235">ScheduleDAGInstrs.cpp:235</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_aae8addb45cc64764371ace084b48dc51"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">llvm::ScheduleDAGInstrs::CurrentVRegDefs</a></div><div class="ttdeci">VReg2SUnitMultiMap CurrentVRegDefs</div><div class="ttdoc">Tracks the last instruction(s) in this region defining each virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00174">ScheduleDAGInstrs.h:174</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a0f958ee7dc9902af4093fe8fabbabd6e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">llvm::ScheduleDAGInstrs::addVRegUseDeps</a></div><div class="ttdeci">void addVRegUseDeps(SUnit *SU, unsigned OperIdx)</div><div class="ttdoc">Adds a register data dependency if the instruction that defines the virtual register used at OperIdx ...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00511">ScheduleDAGInstrs.cpp:511</a></div></div>
<div class="ttc" id="aLaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a1284eca54a89002a4b67f4dfe490736b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a1284eca54a89002a4b67f4dfe490736b">llvm::ScheduleDAGInstrs::getSchedModel</a></div><div class="ttdeci">const TargetSchedModel * getSchedModel() const</div><div class="ttdoc">Gets the machine model for instruction scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00263">ScheduleDAGInstrs.h:263</a></div></div>
<div class="ttc" id="aclassllvm_1_1SparseSet_html"><div class="ttname"><a href="classllvm_1_1SparseSet.html">llvm::SparseSet</a></div><div class="ttdoc">SparseSet - Fast set implementation for objects that can be identified by small unsigned keys.</div><div class="ttdef"><b>Definition:</b> <a href="SparseSet_8h_source.html#l00124">SparseSet.h:124</a></div></div>
<div class="ttc" id="astructllvm_1_1PhysRegSUOper_html_aede5b97ee71acf0e3d68847f2a433039"><div class="ttname"><a href="structllvm_1_1PhysRegSUOper.html#aede5b97ee71acf0e3d68847f2a433039">llvm::PhysRegSUOper::PhysRegSUOper</a></div><div class="ttdeci">PhysRegSUOper(SUnit *su, int op, unsigned R)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00082">ScheduleDAGInstrs.h:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_a4df23dddc646b6a4b36ff483063a4ff8"><div class="ttname"><a href="classllvm_1_1Register.html#a4df23dddc646b6a4b36ff483063a4ff8">llvm::Register::virtReg2Index</a></div><div class="ttdeci">static unsigned virtReg2Index(Register Reg)</div><div class="ttdoc">Convert a virtual register number to a 0-based index.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00077">Register.h:77</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></div><div class="ttdoc">A ScheduleDAG for scheduling lists of MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00120">ScheduleDAGInstrs.h:120</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ac483efdc6c5ab7a20f776b77f986b6cf"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ac483efdc6c5ab7a20f776b77f986b6cf">llvm::ScheduleDAGInstrs::insertBarrierChain</a></div><div class="ttdeci">void insertBarrierChain(Value2SUsMap &amp;map)</div><div class="ttdoc">Inserts a barrier chain in a huge region, far below current SU.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00693">ScheduleDAGInstrs.cpp:693</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a4dc06d4fb42d48a6ade1958f76334826"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a4dc06d4fb42d48a6ade1958f76334826">llvm::ScheduleDAGInstrs::fixupKills</a></div><div class="ttdeci">void fixupKills(MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Fixes register kill flags that scheduling has made invalid.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01113">ScheduleDAGInstrs.cpp:1113</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a2e28b826aaa73d2dacf89ba8f8c775d1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a2e28b826aaa73d2dacf89ba8f8c775d1">llvm::ScheduleDAGInstrs::reduceHugeMemNodeMaps</a></div><div class="ttdeci">void reduceHugeMemNodeMaps(Value2SUsMap &amp;stores, Value2SUsMap &amp;loads, unsigned N)</div><div class="ttdoc">Reduces maps in FIFO order, by N SUs.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01046">ScheduleDAGInstrs.cpp:1046</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="astructllvm_1_1UnderlyingObject_html_a2d39d50c344bb33d932d840baef869f8"><div class="ttname"><a href="structllvm_1_1UnderlyingObject.html#a2d39d50c344bb33d932d840baef869f8">llvm::UnderlyingObject::UnderlyingObject</a></div><div class="ttdeci">UnderlyingObject(ValueType V, bool MayAlias)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00110">ScheduleDAGInstrs.h:110</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2aacb3f08042d5d9c36ffcfed3f6b1c3"><div class="ttname"><a href="namespacellvm.html#a2aacb3f08042d5d9c36ffcfed3f6b1c3">llvm::Reg2SUnitsMap</a></div><div class="ttdeci">SparseMultiSet&lt; PhysRegSUOper, identity&lt; unsigned &gt;, uint16_t &gt; Reg2SUnitsMap</div><div class="ttdoc">Use a SparseMultiSet to track physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00091">ScheduleDAGInstrs.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html_a572a0c9d17306d9414106ad1cf4c8052"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">llvm::TargetSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const</div><div class="ttdoc">Return true if this machine model includes an instruction-level scheduling model.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00039">TargetSchedule.cpp:39</a></div></div>
<div class="ttc" id="aLivePhysRegs_8h_html"><div class="ttname"><a href="LivePhysRegs_8h.html">LivePhysRegs.h</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 09:44:42 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
