#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 21 13:08:38 2025
# Process ID: 330884
# Current directory: /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/design_1_axis_dwidth_converter_1_4_synth_1
# Command line: vivado -log design_1_axis_dwidth_converter_1_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_dwidth_converter_1_4.tcl
# Log file: /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/design_1_axis_dwidth_converter_1_4_synth_1/design_1_axis_dwidth_converter_1_4.vds
# Journal file: /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/design_1_axis_dwidth_converter_1_4_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axis_dwidth_converter_1_4.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axis_dwidth_converter_1_4, cache-ID = 23e7d0833559b217.
INFO: [Common 17-206] Exiting Vivado at Sun Sep 21 13:08:46 2025...
