verilog axi_infrastructure_v1_1_0 --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/4868" \
"../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/4868" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_v_vid_in_axi4s_0_0/sim/system_v_vid_in_axi4s_0_0.v" \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/5dd2/IPSRC/cmos_decode_v1.v" \
"../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/5dd2/IPSRC/count_reset_v1.v" \
"../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/5dd2/IPSRC/OV_Sensor_ML.v" \
"../../../bd/system/ip/system_OV_Sensor_ML_0_2/sim/system_OV_Sensor_ML_0_2.v" \

verilog generic_baseblocks_v2_1_0 --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/4868" \
"../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_15 --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/4868" \
"../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog axi_data_fifo_v2_1_14 --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/4868" \
"../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/4868" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ipshared/1122/hdl/User_DMA_v1_0_S_AXI_LITE.v" \
"../../../bd/system/ipshared/1122/src/User_DMA_v1_0_M_AXI_FULL_mm2s.v" \
"../../../bd/system/ipshared/1122/src/User_DMA_v1_0_M_AXI_FULL_s2mm.v" \
"../../../bd/system/ipshared/1122/hdl/User_DMA_v1_0_S_AXIS_S2MM.v" \
"../../../bd/system/ipshared/1122/hdl/User_DMA_v1_0_M_AXIS_MM2S.v" \
"../../../bd/system/ipshared/1122/src/fifo.v" \
"../../../bd/system/ipshared/1122/hdl/User_DMA_v1_0.v" \
"../../../bd/system/ip/system_User_DMA_0_0/sim/system_User_DMA_0_0.v" \
"d:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.v" \
"d:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v" \
"d:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
