//
// File created by:  irun
// Do not modify this file
//
/project/test_project/users/marinbh/ws/scm_compiler/verilog_modules/define.v
/project/test_project/users/marinbh/ws/scm_compiler/TB/rwlBuff_strip/rwlBuff_strip_tb.v
/project/test_project/users/marinbh/ws/scm_compiler/verilog_modules/rwlBuff_strip/rwlBuff_strip.v
