-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity model_nexys_hls4ml_prj_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    input_1_V : IN STD_LOGIC_VECTOR (31 downto 0);
    layer13_out_0_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    const_size_in_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    const_size_out_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    input_1_V_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    const_size_in_1_ap_vld : OUT STD_LOGIC;
    const_size_out_1_ap_vld : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    layer13_out_0_V_ap_vld : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of model_nexys_hls4ml_prj_1 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "model_nexys_hls4ml_prj_1,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.939500,HLS_SYN_LAT=91252,HLS_SYN_TPT=50000,HLS_SYN_MEM=30,HLS_SYN_DSP=27,HLS_SYN_FF=34158,HLS_SYN_LUT=39153,HLS_VERSION=2019_2_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";

    signal layer2_out_V_i_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal layer2_out_V_i_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal layer2_out_V_t_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal layer2_out_V_t_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal layer4_out_V_i_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer4_out_V_t_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer5_out_V_i_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal layer5_out_V_i_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal layer5_out_V_t_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal layer5_out_V_t_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal layer7_out_V_i_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer7_out_V_t_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer10_out_V_i_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer10_out_V_t_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal model_nexys_hls4ml_prj_1_entry3_U0_ap_start : STD_LOGIC;
    signal model_nexys_hls4ml_prj_1_entry3_U0_ap_done : STD_LOGIC;
    signal model_nexys_hls4ml_prj_1_entry3_U0_ap_continue : STD_LOGIC;
    signal model_nexys_hls4ml_prj_1_entry3_U0_ap_idle : STD_LOGIC;
    signal model_nexys_hls4ml_prj_1_entry3_U0_ap_ready : STD_LOGIC;
    signal model_nexys_hls4ml_prj_1_entry3_U0_start_out : STD_LOGIC;
    signal model_nexys_hls4ml_prj_1_entry3_U0_start_write : STD_LOGIC;
    signal model_nexys_hls4ml_prj_1_entry3_U0_input_1_V_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal model_nexys_hls4ml_prj_1_entry3_U0_input_1_V_out_write : STD_LOGIC;
    signal model_nexys_hls4ml_prj_1_entry100_U0_ap_start : STD_LOGIC;
    signal model_nexys_hls4ml_prj_1_entry100_U0_ap_done : STD_LOGIC;
    signal model_nexys_hls4ml_prj_1_entry100_U0_ap_continue : STD_LOGIC;
    signal model_nexys_hls4ml_prj_1_entry100_U0_ap_idle : STD_LOGIC;
    signal model_nexys_hls4ml_prj_1_entry100_U0_ap_ready : STD_LOGIC;
    signal model_nexys_hls4ml_prj_1_entry100_U0_start_out : STD_LOGIC;
    signal model_nexys_hls4ml_prj_1_entry100_U0_start_write : STD_LOGIC;
    signal model_nexys_hls4ml_prj_1_entry100_U0_input_1_V_read : STD_LOGIC;
    signal model_nexys_hls4ml_prj_1_entry100_U0_input_1_V_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal model_nexys_hls4ml_prj_1_entry100_U0_input_1_V_out_write : STD_LOGIC;
    signal Block_proc_U0_ap_start : STD_LOGIC;
    signal Block_proc_U0_ap_done : STD_LOGIC;
    signal Block_proc_U0_ap_continue : STD_LOGIC;
    signal Block_proc_U0_ap_idle : STD_LOGIC;
    signal Block_proc_U0_ap_ready : STD_LOGIC;
    signal Block_proc_U0_const_size_in_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Block_proc_U0_const_size_in_1_ap_vld : STD_LOGIC;
    signal Block_proc_U0_const_size_out_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Block_proc_U0_const_size_out_1_ap_vld : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_ap_start : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_ap_done : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_ap_continue : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_ap_idle : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_ap_ready : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_data_V_read : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_ce0 : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_we0 : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_ce1 : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_we1 : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_channel_done_layer2_out_V : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_full_n : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_ap_start : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_ap_done : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_ap_continue : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_ap_idle : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_ap_ready : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_data_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_data_V_ce0 : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_data_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_data_V_ce1 : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_ce0 : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_we0 : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_ce1 : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_we1 : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_d1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_channel_done_layer4_out_V : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_full_n : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_ap_start : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_ap_done : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_ap_continue : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_ap_idle : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_ap_ready : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_data_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_data_V_ce0 : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_ce0 : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_we0 : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_ce1 : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_we1 : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_channel_done_layer5_out_V : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_full_n : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_ap_start : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_ap_done : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_ap_continue : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_ap_idle : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_ap_ready : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_data_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_data_V_ce0 : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_data_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_data_V_ce1 : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_ce0 : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_we0 : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_ce1 : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_we1 : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_d1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_channel_done_layer7_out_V : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_full_n : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_start : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_idle : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_ready : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_data_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_data_V_ce0 : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_2 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_3 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_4 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_5 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_6 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_7 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_8 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_9 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_10 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_11 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_12 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_13 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_14 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_15 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_16 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_17 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_18 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_19 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_20 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_21 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_22 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_23 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_24 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_25 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_26 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_27 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_28 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_29 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_30 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_31 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_32 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_33 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_34 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_35 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_36 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_37 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_38 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_39 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_40 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_41 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_42 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_43 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_44 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_45 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_46 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_47 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_48 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_49 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_channel_done_layer8_out_49_V : STD_LOGIC;
    signal layer8_out_49_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_49_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_49_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_48_V : STD_LOGIC;
    signal layer8_out_48_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_48_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_48_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_47_V : STD_LOGIC;
    signal layer8_out_47_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_47_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_47_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_46_V : STD_LOGIC;
    signal layer8_out_46_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_46_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_46_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_45_V : STD_LOGIC;
    signal layer8_out_45_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_45_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_45_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_44_V : STD_LOGIC;
    signal layer8_out_44_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_44_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_44_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_43_V : STD_LOGIC;
    signal layer8_out_43_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_43_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_43_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_42_V : STD_LOGIC;
    signal layer8_out_42_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_42_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_42_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_41_V : STD_LOGIC;
    signal layer8_out_41_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_41_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_41_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_40_V : STD_LOGIC;
    signal layer8_out_40_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_40_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_40_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_39_V : STD_LOGIC;
    signal layer8_out_39_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_39_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_39_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_38_V : STD_LOGIC;
    signal layer8_out_38_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_38_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_38_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_37_V : STD_LOGIC;
    signal layer8_out_37_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_37_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_37_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_36_V : STD_LOGIC;
    signal layer8_out_36_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_36_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_36_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_35_V : STD_LOGIC;
    signal layer8_out_35_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_35_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_35_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_34_V : STD_LOGIC;
    signal layer8_out_34_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_34_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_34_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_33_V : STD_LOGIC;
    signal layer8_out_33_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_33_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_33_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_32_V : STD_LOGIC;
    signal layer8_out_32_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_32_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_32_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_31_V : STD_LOGIC;
    signal layer8_out_31_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_31_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_31_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_30_V : STD_LOGIC;
    signal layer8_out_30_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_30_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_30_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_29_V : STD_LOGIC;
    signal layer8_out_29_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_29_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_29_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_28_V : STD_LOGIC;
    signal layer8_out_28_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_28_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_28_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_27_V : STD_LOGIC;
    signal layer8_out_27_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_27_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_27_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_26_V : STD_LOGIC;
    signal layer8_out_26_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_26_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_26_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_25_V : STD_LOGIC;
    signal layer8_out_25_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_25_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_25_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_24_V : STD_LOGIC;
    signal layer8_out_24_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_24_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_24_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_23_V : STD_LOGIC;
    signal layer8_out_23_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_23_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_23_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_22_V : STD_LOGIC;
    signal layer8_out_22_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_22_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_22_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_21_V : STD_LOGIC;
    signal layer8_out_21_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_21_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_21_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_20_V : STD_LOGIC;
    signal layer8_out_20_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_20_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_20_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_19_V : STD_LOGIC;
    signal layer8_out_19_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_19_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_19_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_18_V : STD_LOGIC;
    signal layer8_out_18_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_18_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_18_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_17_V : STD_LOGIC;
    signal layer8_out_17_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_17_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_17_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_16_V : STD_LOGIC;
    signal layer8_out_16_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_16_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_16_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_15_V : STD_LOGIC;
    signal layer8_out_15_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_15_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_15_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_14_V : STD_LOGIC;
    signal layer8_out_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_14_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_13_V : STD_LOGIC;
    signal layer8_out_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_13_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_12_V : STD_LOGIC;
    signal layer8_out_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_12_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_11_V : STD_LOGIC;
    signal layer8_out_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_11_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_10_V : STD_LOGIC;
    signal layer8_out_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_10_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_9_V : STD_LOGIC;
    signal layer8_out_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_9_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_8_V : STD_LOGIC;
    signal layer8_out_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_8_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_7_V : STD_LOGIC;
    signal layer8_out_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_7_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_6_V : STD_LOGIC;
    signal layer8_out_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_6_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_5_V : STD_LOGIC;
    signal layer8_out_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_5_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_4_V : STD_LOGIC;
    signal layer8_out_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_4_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_3_V : STD_LOGIC;
    signal layer8_out_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_3_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_2_V : STD_LOGIC;
    signal layer8_out_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_2_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_1_V : STD_LOGIC;
    signal layer8_out_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_1_V : STD_LOGIC;
    signal ap_channel_done_layer8_out_0_V : STD_LOGIC;
    signal layer8_out_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer8_out_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer8_out_0_V : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_start : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_done : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_continue : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_idle : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_ce0 : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_we0 : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_ce1 : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_we1 : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_d1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_channel_done_layer10_out_V : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_full_n : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_start : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_done : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_continue : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_idle : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_ready : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_data_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_data_V_ce0 : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_channel_done_layer11_out_0_V : STD_LOGIC;
    signal layer11_out_0_V_full_n : STD_LOGIC;
    signal sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_ap_start : STD_LOGIC;
    signal sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_ap_done : STD_LOGIC;
    signal sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_ap_continue : STD_LOGIC;
    signal sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_ap_idle : STD_LOGIC;
    signal sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_ap_ready : STD_LOGIC;
    signal sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_res_V : STD_LOGIC_VECTOR (13 downto 0);
    signal sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_res_V_ap_vld : STD_LOGIC;
    signal layer2_out_V_i_full_n : STD_LOGIC;
    signal layer2_out_V_t_empty_n : STD_LOGIC;
    signal layer4_out_V_i_full_n : STD_LOGIC;
    signal layer4_out_V_t_empty_n : STD_LOGIC;
    signal layer5_out_V_i_full_n : STD_LOGIC;
    signal layer5_out_V_t_empty_n : STD_LOGIC;
    signal layer7_out_V_i_full_n : STD_LOGIC;
    signal layer7_out_V_t_empty_n : STD_LOGIC;
    signal layer10_out_V_i_full_n : STD_LOGIC;
    signal layer10_out_V_t_empty_n : STD_LOGIC;
    signal input_1_V_c1_full_n : STD_LOGIC;
    signal input_1_V_c1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal input_1_V_c1_empty_n : STD_LOGIC;
    signal input_1_V_c_full_n : STD_LOGIC;
    signal input_1_V_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal input_1_V_c_empty_n : STD_LOGIC;
    signal layer8_out_0_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_0_V_empty_n : STD_LOGIC;
    signal layer8_out_1_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_1_V_empty_n : STD_LOGIC;
    signal layer8_out_2_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_2_V_empty_n : STD_LOGIC;
    signal layer8_out_3_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_3_V_empty_n : STD_LOGIC;
    signal layer8_out_4_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_4_V_empty_n : STD_LOGIC;
    signal layer8_out_5_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_5_V_empty_n : STD_LOGIC;
    signal layer8_out_6_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_6_V_empty_n : STD_LOGIC;
    signal layer8_out_7_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_7_V_empty_n : STD_LOGIC;
    signal layer8_out_8_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_8_V_empty_n : STD_LOGIC;
    signal layer8_out_9_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_9_V_empty_n : STD_LOGIC;
    signal layer8_out_10_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_10_V_empty_n : STD_LOGIC;
    signal layer8_out_11_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_11_V_empty_n : STD_LOGIC;
    signal layer8_out_12_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_12_V_empty_n : STD_LOGIC;
    signal layer8_out_13_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_13_V_empty_n : STD_LOGIC;
    signal layer8_out_14_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_14_V_empty_n : STD_LOGIC;
    signal layer8_out_15_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_15_V_empty_n : STD_LOGIC;
    signal layer8_out_16_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_16_V_empty_n : STD_LOGIC;
    signal layer8_out_17_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_17_V_empty_n : STD_LOGIC;
    signal layer8_out_18_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_18_V_empty_n : STD_LOGIC;
    signal layer8_out_19_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_19_V_empty_n : STD_LOGIC;
    signal layer8_out_20_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_20_V_empty_n : STD_LOGIC;
    signal layer8_out_21_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_21_V_empty_n : STD_LOGIC;
    signal layer8_out_22_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_22_V_empty_n : STD_LOGIC;
    signal layer8_out_23_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_23_V_empty_n : STD_LOGIC;
    signal layer8_out_24_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_24_V_empty_n : STD_LOGIC;
    signal layer8_out_25_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_25_V_empty_n : STD_LOGIC;
    signal layer8_out_26_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_26_V_empty_n : STD_LOGIC;
    signal layer8_out_27_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_27_V_empty_n : STD_LOGIC;
    signal layer8_out_28_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_28_V_empty_n : STD_LOGIC;
    signal layer8_out_29_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_29_V_empty_n : STD_LOGIC;
    signal layer8_out_30_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_30_V_empty_n : STD_LOGIC;
    signal layer8_out_31_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_31_V_empty_n : STD_LOGIC;
    signal layer8_out_32_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_32_V_empty_n : STD_LOGIC;
    signal layer8_out_33_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_33_V_empty_n : STD_LOGIC;
    signal layer8_out_34_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_34_V_empty_n : STD_LOGIC;
    signal layer8_out_35_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_35_V_empty_n : STD_LOGIC;
    signal layer8_out_36_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_36_V_empty_n : STD_LOGIC;
    signal layer8_out_37_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_37_V_empty_n : STD_LOGIC;
    signal layer8_out_38_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_38_V_empty_n : STD_LOGIC;
    signal layer8_out_39_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_39_V_empty_n : STD_LOGIC;
    signal layer8_out_40_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_40_V_empty_n : STD_LOGIC;
    signal layer8_out_41_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_41_V_empty_n : STD_LOGIC;
    signal layer8_out_42_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_42_V_empty_n : STD_LOGIC;
    signal layer8_out_43_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_43_V_empty_n : STD_LOGIC;
    signal layer8_out_44_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_44_V_empty_n : STD_LOGIC;
    signal layer8_out_45_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_45_V_empty_n : STD_LOGIC;
    signal layer8_out_46_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_46_V_empty_n : STD_LOGIC;
    signal layer8_out_47_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_47_V_empty_n : STD_LOGIC;
    signal layer8_out_48_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_48_V_empty_n : STD_LOGIC;
    signal layer8_out_49_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer8_out_49_V_empty_n : STD_LOGIC;
    signal layer11_out_0_V_dout : STD_LOGIC_VECTOR (13 downto 0);
    signal layer11_out_0_V_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_model_nexys_hls4ml_prj_1_entry3_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_model_nexys_hls4ml_prj_1_entry3_U0_ap_ready : STD_LOGIC;
    signal model_nexys_hls4ml_prj_1_entry3_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Block_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_proc_U0_ap_ready : STD_LOGIC;
    signal Block_proc_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal start_for_model_nexys_hls4ml_prj_1_entry100_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_model_nexys_hls4ml_prj_1_entry100_U0_full_n : STD_LOGIC;
    signal start_for_model_nexys_hls4ml_prj_1_entry100_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_model_nexys_hls4ml_prj_1_entry100_U0_empty_n : STD_LOGIC;
    signal start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_full_n : STD_LOGIC;
    signal start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_empty_n : STD_LOGIC;
    signal Block_proc_U0_start_full_n : STD_LOGIC;
    signal Block_proc_U0_start_write : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_start_full_n : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_start_write : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_start_full_n : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_start_write : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_start_full_n : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_start_write : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_start_full_n : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_start_write : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_start_full_n : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_start_write : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_start_full_n : STD_LOGIC;
    signal relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_start_write : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_start_full_n : STD_LOGIC;
    signal dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_start_write : STD_LOGIC;
    signal sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_start_full_n : STD_LOGIC;
    signal sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_start_write : STD_LOGIC;

    component model_nexys_hls4ml_prj_1_entry3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        input_1_V : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_ap_vld : IN STD_LOGIC;
        input_1_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_out_full_n : IN STD_LOGIC;
        input_1_V_out_write : OUT STD_LOGIC );
    end component;


    component model_nexys_hls4ml_prj_1_entry100 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        input_1_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_empty_n : IN STD_LOGIC;
        input_1_V_read : OUT STD_LOGIC;
        input_1_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_1_V_out_full_n : IN STD_LOGIC;
        input_1_V_out_write : OUT STD_LOGIC );
    end component;


    component Block_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        const_size_in_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        const_size_in_1_ap_vld : OUT STD_LOGIC;
        const_size_out_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        const_size_out_1_ap_vld : OUT STD_LOGIC );
    end component;


    component dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        data_V_empty_n : IN STD_LOGIC;
        data_V_read : OUT STD_LOGIC;
        res_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_ce0 : OUT STD_LOGIC;
        res_V_we0 : OUT STD_LOGIC;
        res_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        res_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_ce1 : OUT STD_LOGIC;
        res_V_we1 : OUT STD_LOGIC;
        res_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_V_ce0 : OUT STD_LOGIC;
        data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        data_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_V_ce1 : OUT STD_LOGIC;
        data_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        res_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_ce0 : OUT STD_LOGIC;
        res_V_we0 : OUT STD_LOGIC;
        res_V_d0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        res_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_ce1 : OUT STD_LOGIC;
        res_V_we1 : OUT STD_LOGIC;
        res_V_d1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_V_ce0 : OUT STD_LOGIC;
        data_V_q0 : IN STD_LOGIC_VECTOR (12 downto 0);
        res_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        res_V_ce0 : OUT STD_LOGIC;
        res_V_we0 : OUT STD_LOGIC;
        res_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        res_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        res_V_ce1 : OUT STD_LOGIC;
        res_V_we1 : OUT STD_LOGIC;
        res_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        data_V_ce0 : OUT STD_LOGIC;
        data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        data_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        data_V_ce1 : OUT STD_LOGIC;
        data_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        res_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        res_V_ce0 : OUT STD_LOGIC;
        res_V_we0 : OUT STD_LOGIC;
        res_V_d0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        res_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        res_V_ce1 : OUT STD_LOGIC;
        res_V_we1 : OUT STD_LOGIC;
        res_V_d1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        data_V_ce0 : OUT STD_LOGIC;
        data_V_q0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_48 : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_return_49 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_5_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_6_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_7_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_8_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_9_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_10_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_11_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_12_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_13_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_14_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_15_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_16_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_17_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_18_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_19_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_20_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_21_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_22_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_23_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_24_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_25_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_26_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_27_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_28_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_29_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_30_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_31_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_32_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_33_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_34_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_35_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_36_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_37_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_38_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_39_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_40_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_41_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_42_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_43_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_44_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_45_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_46_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_47_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_48_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        data_49_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        res_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        res_V_ce0 : OUT STD_LOGIC;
        res_V_we0 : OUT STD_LOGIC;
        res_V_d0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        res_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        res_V_ce1 : OUT STD_LOGIC;
        res_V_we1 : OUT STD_LOGIC;
        res_V_d1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        data_V_ce0 : OUT STD_LOGIC;
        data_V_q0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (13 downto 0);
        res_V : OUT STD_LOGIC_VECTOR (13 downto 0);
        res_V_ap_vld : OUT STD_LOGIC );
    end component;


    component model_nexys_hls4ml_prj_1_layer2_out_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_we1 : IN STD_LOGIC;
        i_d1 : IN STD_LOGIC_VECTOR (13 downto 0);
        i_q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_we1 : IN STD_LOGIC;
        t_d1 : IN STD_LOGIC_VECTOR (13 downto 0);
        t_q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component model_nexys_hls4ml_prj_1_layer4_out_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (12 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_we1 : IN STD_LOGIC;
        i_d1 : IN STD_LOGIC_VECTOR (12 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (12 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_we1 : IN STD_LOGIC;
        t_d1 : IN STD_LOGIC_VECTOR (12 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component model_nexys_hls4ml_prj_1_layer5_out_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_we1 : IN STD_LOGIC;
        i_d1 : IN STD_LOGIC_VECTOR (13 downto 0);
        i_q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_we1 : IN STD_LOGIC;
        t_d1 : IN STD_LOGIC_VECTOR (13 downto 0);
        t_q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component model_nexys_hls4ml_prj_1_layer7_out_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (12 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_we1 : IN STD_LOGIC;
        i_d1 : IN STD_LOGIC_VECTOR (12 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (12 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_we1 : IN STD_LOGIC;
        t_d1 : IN STD_LOGIC_VECTOR (12 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component model_nexys_hls4ml_prj_1_layer10_out_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (12 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_we1 : IN STD_LOGIC;
        i_d1 : IN STD_LOGIC_VECTOR (12 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (12 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_we1 : IN STD_LOGIC;
        t_d1 : IN STD_LOGIC_VECTOR (12 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w14_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (13 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (13 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_model_nexys_hls4ml_prj_1_entry100_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_confYi IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    layer2_out_V_U : component model_nexys_hls4ml_prj_1_layer2_out_V
    generic map (
        DataWidth => 14,
        AddressRange => 200,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_address0,
        i_ce0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_ce0,
        i_we0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_we0,
        i_d0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_d0,
        i_q0 => layer2_out_V_i_q0,
        i_address1 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_address1,
        i_ce1 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_ce1,
        i_we1 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_we1,
        i_d1 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_d1,
        i_q1 => layer2_out_V_i_q1,
        t_address0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_data_V_address0,
        t_ce0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_data_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv14_0,
        t_q0 => layer2_out_V_t_q0,
        t_address1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_data_V_address1,
        t_ce1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_data_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv14_0,
        t_q1 => layer2_out_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer2_out_V_i_full_n,
        i_write => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_ap_done,
        t_empty_n => layer2_out_V_t_empty_n,
        t_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_ap_ready);

    layer4_out_V_U : component model_nexys_hls4ml_prj_1_layer4_out_V
    generic map (
        DataWidth => 13,
        AddressRange => 200,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_address0,
        i_ce0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_ce0,
        i_we0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_we0,
        i_d0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_d0,
        i_q0 => layer4_out_V_i_q0,
        i_address1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_address1,
        i_ce1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_ce1,
        i_we1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_we1,
        i_d1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_d1,
        t_address0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_data_V_address0,
        t_ce0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_data_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv13_0,
        t_q0 => layer4_out_V_t_q0,
        t_address1 => ap_const_lv8_0,
        t_ce1 => ap_const_logic_0,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv13_0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer4_out_V_i_full_n,
        i_write => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_ap_done,
        t_empty_n => layer4_out_V_t_empty_n,
        t_read => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_ap_ready);

    layer5_out_V_U : component model_nexys_hls4ml_prj_1_layer5_out_V
    generic map (
        DataWidth => 14,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_address0,
        i_ce0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_ce0,
        i_we0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_we0,
        i_d0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_d0,
        i_q0 => layer5_out_V_i_q0,
        i_address1 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_address1,
        i_ce1 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_ce1,
        i_we1 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_we1,
        i_d1 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_d1,
        i_q1 => layer5_out_V_i_q1,
        t_address0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_data_V_address0,
        t_ce0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_data_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv14_0,
        t_q0 => layer5_out_V_t_q0,
        t_address1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_data_V_address1,
        t_ce1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_data_V_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv14_0,
        t_q1 => layer5_out_V_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer5_out_V_i_full_n,
        i_write => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_ap_done,
        t_empty_n => layer5_out_V_t_empty_n,
        t_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_ap_ready);

    layer7_out_V_U : component model_nexys_hls4ml_prj_1_layer7_out_V
    generic map (
        DataWidth => 13,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_address0,
        i_ce0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_ce0,
        i_we0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_we0,
        i_d0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_d0,
        i_q0 => layer7_out_V_i_q0,
        i_address1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_address1,
        i_ce1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_ce1,
        i_we1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_we1,
        i_d1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_d1,
        t_address0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_data_V_address0,
        t_ce0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_data_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv13_0,
        t_q0 => layer7_out_V_t_q0,
        t_address1 => ap_const_lv7_0,
        t_ce1 => ap_const_logic_0,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv13_0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer7_out_V_i_full_n,
        i_write => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_ap_done,
        t_empty_n => layer7_out_V_t_empty_n,
        t_read => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_ready);

    layer10_out_V_U : component model_nexys_hls4ml_prj_1_layer10_out_V
    generic map (
        DataWidth => 13,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_address0,
        i_ce0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_ce0,
        i_we0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_we0,
        i_d0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_d0,
        i_q0 => layer10_out_V_i_q0,
        i_address1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_address1,
        i_ce1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_ce1,
        i_we1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_we1,
        i_d1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_d1,
        t_address0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_data_V_address0,
        t_ce0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_data_V_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv13_0,
        t_q0 => layer10_out_V_t_q0,
        t_address1 => ap_const_lv6_0,
        t_ce1 => ap_const_logic_0,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv13_0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer10_out_V_i_full_n,
        i_write => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_done,
        t_empty_n => layer10_out_V_t_empty_n,
        t_read => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_ready);

    model_nexys_hls4ml_prj_1_entry3_U0 : component model_nexys_hls4ml_prj_1_entry3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => model_nexys_hls4ml_prj_1_entry3_U0_ap_start,
        start_full_n => start_for_model_nexys_hls4ml_prj_1_entry100_U0_full_n,
        ap_done => model_nexys_hls4ml_prj_1_entry3_U0_ap_done,
        ap_continue => model_nexys_hls4ml_prj_1_entry3_U0_ap_continue,
        ap_idle => model_nexys_hls4ml_prj_1_entry3_U0_ap_idle,
        ap_ready => model_nexys_hls4ml_prj_1_entry3_U0_ap_ready,
        start_out => model_nexys_hls4ml_prj_1_entry3_U0_start_out,
        start_write => model_nexys_hls4ml_prj_1_entry3_U0_start_write,
        input_1_V => input_1_V,
        input_1_V_ap_vld => input_1_V_ap_vld,
        input_1_V_out_din => model_nexys_hls4ml_prj_1_entry3_U0_input_1_V_out_din,
        input_1_V_out_full_n => input_1_V_c1_full_n,
        input_1_V_out_write => model_nexys_hls4ml_prj_1_entry3_U0_input_1_V_out_write);

    model_nexys_hls4ml_prj_1_entry100_U0 : component model_nexys_hls4ml_prj_1_entry100
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => model_nexys_hls4ml_prj_1_entry100_U0_ap_start,
        start_full_n => start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_full_n,
        ap_done => model_nexys_hls4ml_prj_1_entry100_U0_ap_done,
        ap_continue => model_nexys_hls4ml_prj_1_entry100_U0_ap_continue,
        ap_idle => model_nexys_hls4ml_prj_1_entry100_U0_ap_idle,
        ap_ready => model_nexys_hls4ml_prj_1_entry100_U0_ap_ready,
        start_out => model_nexys_hls4ml_prj_1_entry100_U0_start_out,
        start_write => model_nexys_hls4ml_prj_1_entry100_U0_start_write,
        input_1_V_dout => input_1_V_c1_dout,
        input_1_V_empty_n => input_1_V_c1_empty_n,
        input_1_V_read => model_nexys_hls4ml_prj_1_entry100_U0_input_1_V_read,
        input_1_V_out_din => model_nexys_hls4ml_prj_1_entry100_U0_input_1_V_out_din,
        input_1_V_out_full_n => input_1_V_c_full_n,
        input_1_V_out_write => model_nexys_hls4ml_prj_1_entry100_U0_input_1_V_out_write);

    Block_proc_U0 : component Block_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Block_proc_U0_ap_start,
        ap_done => Block_proc_U0_ap_done,
        ap_continue => Block_proc_U0_ap_continue,
        ap_idle => Block_proc_U0_ap_idle,
        ap_ready => Block_proc_U0_ap_ready,
        const_size_in_1 => Block_proc_U0_const_size_in_1,
        const_size_in_1_ap_vld => Block_proc_U0_const_size_in_1_ap_vld,
        const_size_out_1 => Block_proc_U0_const_size_out_1,
        const_size_out_1_ap_vld => Block_proc_U0_const_size_out_1_ap_vld);

    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0 : component dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_ap_start,
        ap_done => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_ap_done,
        ap_continue => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_ap_continue,
        ap_idle => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_ap_idle,
        ap_ready => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_ap_ready,
        data_V_dout => input_1_V_c_dout,
        data_V_empty_n => input_1_V_c_empty_n,
        data_V_read => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_data_V_read,
        res_V_address0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_address0,
        res_V_ce0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_ce0,
        res_V_we0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_we0,
        res_V_d0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_d0,
        res_V_address1 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_address1,
        res_V_ce1 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_ce1,
        res_V_we1 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_we1,
        res_V_d1 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_d1);

    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0 : component relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_ap_start,
        ap_done => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_ap_done,
        ap_continue => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_ap_continue,
        ap_idle => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_ap_idle,
        ap_ready => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_ap_ready,
        data_V_address0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_data_V_address0,
        data_V_ce0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_data_V_ce0,
        data_V_q0 => layer2_out_V_t_q0,
        data_V_address1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_data_V_address1,
        data_V_ce1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_data_V_ce1,
        data_V_q1 => layer2_out_V_t_q1,
        res_V_address0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_address0,
        res_V_ce0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_ce0,
        res_V_we0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_we0,
        res_V_d0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_d0,
        res_V_address1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_address1,
        res_V_ce1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_ce1,
        res_V_we1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_we1,
        res_V_d1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_d1);

    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0 : component dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_ap_start,
        ap_done => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_ap_done,
        ap_continue => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_ap_continue,
        ap_idle => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_ap_idle,
        ap_ready => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_ap_ready,
        data_V_address0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_data_V_address0,
        data_V_ce0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_data_V_ce0,
        data_V_q0 => layer4_out_V_t_q0,
        res_V_address0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_address0,
        res_V_ce0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_ce0,
        res_V_we0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_we0,
        res_V_d0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_d0,
        res_V_address1 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_address1,
        res_V_ce1 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_ce1,
        res_V_we1 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_we1,
        res_V_d1 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_d1);

    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0 : component relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_ap_start,
        ap_done => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_ap_done,
        ap_continue => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_ap_continue,
        ap_idle => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_ap_idle,
        ap_ready => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_ap_ready,
        data_V_address0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_data_V_address0,
        data_V_ce0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_data_V_ce0,
        data_V_q0 => layer5_out_V_t_q0,
        data_V_address1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_data_V_address1,
        data_V_ce1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_data_V_ce1,
        data_V_q1 => layer5_out_V_t_q1,
        res_V_address0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_address0,
        res_V_ce0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_ce0,
        res_V_we0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_we0,
        res_V_d0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_d0,
        res_V_address1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_address1,
        res_V_ce1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_ce1,
        res_V_we1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_we1,
        res_V_d1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_d1);

    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0 : component dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_start,
        ap_done => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done,
        ap_continue => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue,
        ap_idle => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_idle,
        ap_ready => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_ready,
        data_V_address0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_data_V_address0,
        data_V_ce0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_data_V_ce0,
        data_V_q0 => layer7_out_V_t_q0,
        ap_return_0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_0,
        ap_return_1 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_1,
        ap_return_2 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_2,
        ap_return_3 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_3,
        ap_return_4 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_4,
        ap_return_5 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_5,
        ap_return_6 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_6,
        ap_return_7 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_7,
        ap_return_8 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_8,
        ap_return_9 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_9,
        ap_return_10 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_10,
        ap_return_11 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_11,
        ap_return_12 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_12,
        ap_return_13 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_13,
        ap_return_14 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_14,
        ap_return_15 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_15,
        ap_return_16 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_16,
        ap_return_17 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_17,
        ap_return_18 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_18,
        ap_return_19 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_19,
        ap_return_20 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_20,
        ap_return_21 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_21,
        ap_return_22 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_22,
        ap_return_23 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_23,
        ap_return_24 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_24,
        ap_return_25 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_25,
        ap_return_26 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_26,
        ap_return_27 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_27,
        ap_return_28 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_28,
        ap_return_29 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_29,
        ap_return_30 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_30,
        ap_return_31 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_31,
        ap_return_32 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_32,
        ap_return_33 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_33,
        ap_return_34 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_34,
        ap_return_35 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_35,
        ap_return_36 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_36,
        ap_return_37 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_37,
        ap_return_38 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_38,
        ap_return_39 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_39,
        ap_return_40 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_40,
        ap_return_41 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_41,
        ap_return_42 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_42,
        ap_return_43 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_43,
        ap_return_44 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_44,
        ap_return_45 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_45,
        ap_return_46 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_46,
        ap_return_47 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_47,
        ap_return_48 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_48,
        ap_return_49 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_49);

    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0 : component relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_start,
        ap_done => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_done,
        ap_continue => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_continue,
        ap_idle => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_idle,
        ap_ready => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready,
        data_0_V_read => layer8_out_0_V_dout,
        data_1_V_read => layer8_out_1_V_dout,
        data_2_V_read => layer8_out_2_V_dout,
        data_3_V_read => layer8_out_3_V_dout,
        data_4_V_read => layer8_out_4_V_dout,
        data_5_V_read => layer8_out_5_V_dout,
        data_6_V_read => layer8_out_6_V_dout,
        data_7_V_read => layer8_out_7_V_dout,
        data_8_V_read => layer8_out_8_V_dout,
        data_9_V_read => layer8_out_9_V_dout,
        data_10_V_read => layer8_out_10_V_dout,
        data_11_V_read => layer8_out_11_V_dout,
        data_12_V_read => layer8_out_12_V_dout,
        data_13_V_read => layer8_out_13_V_dout,
        data_14_V_read => layer8_out_14_V_dout,
        data_15_V_read => layer8_out_15_V_dout,
        data_16_V_read => layer8_out_16_V_dout,
        data_17_V_read => layer8_out_17_V_dout,
        data_18_V_read => layer8_out_18_V_dout,
        data_19_V_read => layer8_out_19_V_dout,
        data_20_V_read => layer8_out_20_V_dout,
        data_21_V_read => layer8_out_21_V_dout,
        data_22_V_read => layer8_out_22_V_dout,
        data_23_V_read => layer8_out_23_V_dout,
        data_24_V_read => layer8_out_24_V_dout,
        data_25_V_read => layer8_out_25_V_dout,
        data_26_V_read => layer8_out_26_V_dout,
        data_27_V_read => layer8_out_27_V_dout,
        data_28_V_read => layer8_out_28_V_dout,
        data_29_V_read => layer8_out_29_V_dout,
        data_30_V_read => layer8_out_30_V_dout,
        data_31_V_read => layer8_out_31_V_dout,
        data_32_V_read => layer8_out_32_V_dout,
        data_33_V_read => layer8_out_33_V_dout,
        data_34_V_read => layer8_out_34_V_dout,
        data_35_V_read => layer8_out_35_V_dout,
        data_36_V_read => layer8_out_36_V_dout,
        data_37_V_read => layer8_out_37_V_dout,
        data_38_V_read => layer8_out_38_V_dout,
        data_39_V_read => layer8_out_39_V_dout,
        data_40_V_read => layer8_out_40_V_dout,
        data_41_V_read => layer8_out_41_V_dout,
        data_42_V_read => layer8_out_42_V_dout,
        data_43_V_read => layer8_out_43_V_dout,
        data_44_V_read => layer8_out_44_V_dout,
        data_45_V_read => layer8_out_45_V_dout,
        data_46_V_read => layer8_out_46_V_dout,
        data_47_V_read => layer8_out_47_V_dout,
        data_48_V_read => layer8_out_48_V_dout,
        data_49_V_read => layer8_out_49_V_dout,
        res_V_address0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_address0,
        res_V_ce0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_ce0,
        res_V_we0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_we0,
        res_V_d0 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_d0,
        res_V_address1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_address1,
        res_V_ce1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_ce1,
        res_V_we1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_we1,
        res_V_d1 => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_d1);

    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0 : component dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_start,
        ap_done => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_done,
        ap_continue => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_continue,
        ap_idle => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_idle,
        ap_ready => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_ready,
        data_V_address0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_data_V_address0,
        data_V_ce0 => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_data_V_ce0,
        data_V_q0 => layer10_out_V_t_q0,
        ap_return => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_return);

    sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0 : component sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_ap_start,
        ap_done => sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_ap_done,
        ap_continue => sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_ap_continue,
        ap_idle => sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_ap_idle,
        ap_ready => sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_ap_ready,
        data_0_V_read => layer11_out_0_V_dout,
        res_V => sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_res_V,
        res_V_ap_vld => sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_res_V_ap_vld);

    input_1_V_c1_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => model_nexys_hls4ml_prj_1_entry3_U0_input_1_V_out_din,
        if_full_n => input_1_V_c1_full_n,
        if_write => model_nexys_hls4ml_prj_1_entry3_U0_input_1_V_out_write,
        if_dout => input_1_V_c1_dout,
        if_empty_n => input_1_V_c1_empty_n,
        if_read => model_nexys_hls4ml_prj_1_entry100_U0_input_1_V_read);

    input_1_V_c_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => model_nexys_hls4ml_prj_1_entry100_U0_input_1_V_out_din,
        if_full_n => input_1_V_c_full_n,
        if_write => model_nexys_hls4ml_prj_1_entry100_U0_input_1_V_out_write,
        if_dout => input_1_V_c_dout,
        if_empty_n => input_1_V_c_empty_n,
        if_read => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_data_V_read);

    layer8_out_0_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_0,
        if_full_n => layer8_out_0_V_full_n,
        if_write => ap_channel_done_layer8_out_0_V,
        if_dout => layer8_out_0_V_dout,
        if_empty_n => layer8_out_0_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_1_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_1,
        if_full_n => layer8_out_1_V_full_n,
        if_write => ap_channel_done_layer8_out_1_V,
        if_dout => layer8_out_1_V_dout,
        if_empty_n => layer8_out_1_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_2_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_2,
        if_full_n => layer8_out_2_V_full_n,
        if_write => ap_channel_done_layer8_out_2_V,
        if_dout => layer8_out_2_V_dout,
        if_empty_n => layer8_out_2_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_3_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_3,
        if_full_n => layer8_out_3_V_full_n,
        if_write => ap_channel_done_layer8_out_3_V,
        if_dout => layer8_out_3_V_dout,
        if_empty_n => layer8_out_3_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_4_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_4,
        if_full_n => layer8_out_4_V_full_n,
        if_write => ap_channel_done_layer8_out_4_V,
        if_dout => layer8_out_4_V_dout,
        if_empty_n => layer8_out_4_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_5_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_5,
        if_full_n => layer8_out_5_V_full_n,
        if_write => ap_channel_done_layer8_out_5_V,
        if_dout => layer8_out_5_V_dout,
        if_empty_n => layer8_out_5_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_6_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_6,
        if_full_n => layer8_out_6_V_full_n,
        if_write => ap_channel_done_layer8_out_6_V,
        if_dout => layer8_out_6_V_dout,
        if_empty_n => layer8_out_6_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_7_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_7,
        if_full_n => layer8_out_7_V_full_n,
        if_write => ap_channel_done_layer8_out_7_V,
        if_dout => layer8_out_7_V_dout,
        if_empty_n => layer8_out_7_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_8_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_8,
        if_full_n => layer8_out_8_V_full_n,
        if_write => ap_channel_done_layer8_out_8_V,
        if_dout => layer8_out_8_V_dout,
        if_empty_n => layer8_out_8_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_9_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_9,
        if_full_n => layer8_out_9_V_full_n,
        if_write => ap_channel_done_layer8_out_9_V,
        if_dout => layer8_out_9_V_dout,
        if_empty_n => layer8_out_9_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_10_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_10,
        if_full_n => layer8_out_10_V_full_n,
        if_write => ap_channel_done_layer8_out_10_V,
        if_dout => layer8_out_10_V_dout,
        if_empty_n => layer8_out_10_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_11_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_11,
        if_full_n => layer8_out_11_V_full_n,
        if_write => ap_channel_done_layer8_out_11_V,
        if_dout => layer8_out_11_V_dout,
        if_empty_n => layer8_out_11_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_12_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_12,
        if_full_n => layer8_out_12_V_full_n,
        if_write => ap_channel_done_layer8_out_12_V,
        if_dout => layer8_out_12_V_dout,
        if_empty_n => layer8_out_12_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_13_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_13,
        if_full_n => layer8_out_13_V_full_n,
        if_write => ap_channel_done_layer8_out_13_V,
        if_dout => layer8_out_13_V_dout,
        if_empty_n => layer8_out_13_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_14_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_14,
        if_full_n => layer8_out_14_V_full_n,
        if_write => ap_channel_done_layer8_out_14_V,
        if_dout => layer8_out_14_V_dout,
        if_empty_n => layer8_out_14_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_15_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_15,
        if_full_n => layer8_out_15_V_full_n,
        if_write => ap_channel_done_layer8_out_15_V,
        if_dout => layer8_out_15_V_dout,
        if_empty_n => layer8_out_15_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_16_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_16,
        if_full_n => layer8_out_16_V_full_n,
        if_write => ap_channel_done_layer8_out_16_V,
        if_dout => layer8_out_16_V_dout,
        if_empty_n => layer8_out_16_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_17_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_17,
        if_full_n => layer8_out_17_V_full_n,
        if_write => ap_channel_done_layer8_out_17_V,
        if_dout => layer8_out_17_V_dout,
        if_empty_n => layer8_out_17_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_18_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_18,
        if_full_n => layer8_out_18_V_full_n,
        if_write => ap_channel_done_layer8_out_18_V,
        if_dout => layer8_out_18_V_dout,
        if_empty_n => layer8_out_18_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_19_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_19,
        if_full_n => layer8_out_19_V_full_n,
        if_write => ap_channel_done_layer8_out_19_V,
        if_dout => layer8_out_19_V_dout,
        if_empty_n => layer8_out_19_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_20_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_20,
        if_full_n => layer8_out_20_V_full_n,
        if_write => ap_channel_done_layer8_out_20_V,
        if_dout => layer8_out_20_V_dout,
        if_empty_n => layer8_out_20_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_21_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_21,
        if_full_n => layer8_out_21_V_full_n,
        if_write => ap_channel_done_layer8_out_21_V,
        if_dout => layer8_out_21_V_dout,
        if_empty_n => layer8_out_21_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_22_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_22,
        if_full_n => layer8_out_22_V_full_n,
        if_write => ap_channel_done_layer8_out_22_V,
        if_dout => layer8_out_22_V_dout,
        if_empty_n => layer8_out_22_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_23_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_23,
        if_full_n => layer8_out_23_V_full_n,
        if_write => ap_channel_done_layer8_out_23_V,
        if_dout => layer8_out_23_V_dout,
        if_empty_n => layer8_out_23_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_24_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_24,
        if_full_n => layer8_out_24_V_full_n,
        if_write => ap_channel_done_layer8_out_24_V,
        if_dout => layer8_out_24_V_dout,
        if_empty_n => layer8_out_24_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_25_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_25,
        if_full_n => layer8_out_25_V_full_n,
        if_write => ap_channel_done_layer8_out_25_V,
        if_dout => layer8_out_25_V_dout,
        if_empty_n => layer8_out_25_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_26_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_26,
        if_full_n => layer8_out_26_V_full_n,
        if_write => ap_channel_done_layer8_out_26_V,
        if_dout => layer8_out_26_V_dout,
        if_empty_n => layer8_out_26_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_27_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_27,
        if_full_n => layer8_out_27_V_full_n,
        if_write => ap_channel_done_layer8_out_27_V,
        if_dout => layer8_out_27_V_dout,
        if_empty_n => layer8_out_27_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_28_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_28,
        if_full_n => layer8_out_28_V_full_n,
        if_write => ap_channel_done_layer8_out_28_V,
        if_dout => layer8_out_28_V_dout,
        if_empty_n => layer8_out_28_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_29_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_29,
        if_full_n => layer8_out_29_V_full_n,
        if_write => ap_channel_done_layer8_out_29_V,
        if_dout => layer8_out_29_V_dout,
        if_empty_n => layer8_out_29_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_30_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_30,
        if_full_n => layer8_out_30_V_full_n,
        if_write => ap_channel_done_layer8_out_30_V,
        if_dout => layer8_out_30_V_dout,
        if_empty_n => layer8_out_30_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_31_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_31,
        if_full_n => layer8_out_31_V_full_n,
        if_write => ap_channel_done_layer8_out_31_V,
        if_dout => layer8_out_31_V_dout,
        if_empty_n => layer8_out_31_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_32_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_32,
        if_full_n => layer8_out_32_V_full_n,
        if_write => ap_channel_done_layer8_out_32_V,
        if_dout => layer8_out_32_V_dout,
        if_empty_n => layer8_out_32_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_33_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_33,
        if_full_n => layer8_out_33_V_full_n,
        if_write => ap_channel_done_layer8_out_33_V,
        if_dout => layer8_out_33_V_dout,
        if_empty_n => layer8_out_33_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_34_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_34,
        if_full_n => layer8_out_34_V_full_n,
        if_write => ap_channel_done_layer8_out_34_V,
        if_dout => layer8_out_34_V_dout,
        if_empty_n => layer8_out_34_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_35_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_35,
        if_full_n => layer8_out_35_V_full_n,
        if_write => ap_channel_done_layer8_out_35_V,
        if_dout => layer8_out_35_V_dout,
        if_empty_n => layer8_out_35_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_36_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_36,
        if_full_n => layer8_out_36_V_full_n,
        if_write => ap_channel_done_layer8_out_36_V,
        if_dout => layer8_out_36_V_dout,
        if_empty_n => layer8_out_36_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_37_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_37,
        if_full_n => layer8_out_37_V_full_n,
        if_write => ap_channel_done_layer8_out_37_V,
        if_dout => layer8_out_37_V_dout,
        if_empty_n => layer8_out_37_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_38_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_38,
        if_full_n => layer8_out_38_V_full_n,
        if_write => ap_channel_done_layer8_out_38_V,
        if_dout => layer8_out_38_V_dout,
        if_empty_n => layer8_out_38_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_39_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_39,
        if_full_n => layer8_out_39_V_full_n,
        if_write => ap_channel_done_layer8_out_39_V,
        if_dout => layer8_out_39_V_dout,
        if_empty_n => layer8_out_39_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_40_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_40,
        if_full_n => layer8_out_40_V_full_n,
        if_write => ap_channel_done_layer8_out_40_V,
        if_dout => layer8_out_40_V_dout,
        if_empty_n => layer8_out_40_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_41_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_41,
        if_full_n => layer8_out_41_V_full_n,
        if_write => ap_channel_done_layer8_out_41_V,
        if_dout => layer8_out_41_V_dout,
        if_empty_n => layer8_out_41_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_42_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_42,
        if_full_n => layer8_out_42_V_full_n,
        if_write => ap_channel_done_layer8_out_42_V,
        if_dout => layer8_out_42_V_dout,
        if_empty_n => layer8_out_42_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_43_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_43,
        if_full_n => layer8_out_43_V_full_n,
        if_write => ap_channel_done_layer8_out_43_V,
        if_dout => layer8_out_43_V_dout,
        if_empty_n => layer8_out_43_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_44_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_44,
        if_full_n => layer8_out_44_V_full_n,
        if_write => ap_channel_done_layer8_out_44_V,
        if_dout => layer8_out_44_V_dout,
        if_empty_n => layer8_out_44_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_45_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_45,
        if_full_n => layer8_out_45_V_full_n,
        if_write => ap_channel_done_layer8_out_45_V,
        if_dout => layer8_out_45_V_dout,
        if_empty_n => layer8_out_45_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_46_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_46,
        if_full_n => layer8_out_46_V_full_n,
        if_write => ap_channel_done_layer8_out_46_V,
        if_dout => layer8_out_46_V_dout,
        if_empty_n => layer8_out_46_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_47_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_47,
        if_full_n => layer8_out_47_V_full_n,
        if_write => ap_channel_done_layer8_out_47_V,
        if_dout => layer8_out_47_V_dout,
        if_empty_n => layer8_out_47_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_48_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_48,
        if_full_n => layer8_out_48_V_full_n,
        if_write => ap_channel_done_layer8_out_48_V,
        if_dout => layer8_out_48_V_dout,
        if_empty_n => layer8_out_48_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer8_out_49_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_return_49,
        if_full_n => layer8_out_49_V_full_n,
        if_write => ap_channel_done_layer8_out_49_V,
        if_dout => layer8_out_49_V_dout,
        if_empty_n => layer8_out_49_V_empty_n,
        if_read => relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_ready);

    layer11_out_0_V_U : component fifo_w14_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_return,
        if_full_n => layer11_out_0_V_full_n,
        if_write => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_done,
        if_dout => layer11_out_0_V_dout,
        if_empty_n => layer11_out_0_V_empty_n,
        if_read => sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_ap_ready);

    start_for_model_nexys_hls4ml_prj_1_entry100_U0_U : component start_for_model_nexys_hls4ml_prj_1_entry100_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_model_nexys_hls4ml_prj_1_entry100_U0_din,
        if_full_n => start_for_model_nexys_hls4ml_prj_1_entry100_U0_full_n,
        if_write => model_nexys_hls4ml_prj_1_entry3_U0_start_write,
        if_dout => start_for_model_nexys_hls4ml_prj_1_entry100_U0_dout,
        if_empty_n => start_for_model_nexys_hls4ml_prj_1_entry100_U0_empty_n,
        if_read => model_nexys_hls4ml_prj_1_entry100_U0_ap_ready);

    start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_confYi_U : component start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_confYi
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_din,
        if_full_n => start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_full_n,
        if_write => model_nexys_hls4ml_prj_1_entry100_U0_start_write,
        if_dout => start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_dout,
        if_empty_n => start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_empty_n,
        if_read => dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_ap_ready);





    ap_sync_reg_Block_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Block_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_proc_U0_ap_ready <= ap_sync_Block_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_0_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_0_V <= ap_sync_channel_write_layer8_out_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_10_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_10_V <= ap_sync_channel_write_layer8_out_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_11_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_11_V <= ap_sync_channel_write_layer8_out_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_12_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_12_V <= ap_sync_channel_write_layer8_out_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_13_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_13_V <= ap_sync_channel_write_layer8_out_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_14_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_14_V <= ap_sync_channel_write_layer8_out_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_15_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_15_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_15_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_15_V <= ap_sync_channel_write_layer8_out_15_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_16_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_16_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_16_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_16_V <= ap_sync_channel_write_layer8_out_16_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_17_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_17_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_17_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_17_V <= ap_sync_channel_write_layer8_out_17_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_18_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_18_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_18_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_18_V <= ap_sync_channel_write_layer8_out_18_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_19_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_19_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_19_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_19_V <= ap_sync_channel_write_layer8_out_19_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_1_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_1_V <= ap_sync_channel_write_layer8_out_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_20_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_20_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_20_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_20_V <= ap_sync_channel_write_layer8_out_20_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_21_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_21_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_21_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_21_V <= ap_sync_channel_write_layer8_out_21_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_22_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_22_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_22_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_22_V <= ap_sync_channel_write_layer8_out_22_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_23_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_23_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_23_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_23_V <= ap_sync_channel_write_layer8_out_23_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_24_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_24_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_24_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_24_V <= ap_sync_channel_write_layer8_out_24_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_25_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_25_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_25_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_25_V <= ap_sync_channel_write_layer8_out_25_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_26_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_26_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_26_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_26_V <= ap_sync_channel_write_layer8_out_26_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_27_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_27_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_27_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_27_V <= ap_sync_channel_write_layer8_out_27_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_28_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_28_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_28_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_28_V <= ap_sync_channel_write_layer8_out_28_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_29_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_29_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_29_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_29_V <= ap_sync_channel_write_layer8_out_29_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_2_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_2_V <= ap_sync_channel_write_layer8_out_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_30_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_30_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_30_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_30_V <= ap_sync_channel_write_layer8_out_30_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_31_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_31_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_31_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_31_V <= ap_sync_channel_write_layer8_out_31_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_32_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_32_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_32_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_32_V <= ap_sync_channel_write_layer8_out_32_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_33_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_33_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_33_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_33_V <= ap_sync_channel_write_layer8_out_33_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_34_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_34_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_34_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_34_V <= ap_sync_channel_write_layer8_out_34_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_35_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_35_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_35_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_35_V <= ap_sync_channel_write_layer8_out_35_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_36_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_36_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_36_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_36_V <= ap_sync_channel_write_layer8_out_36_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_37_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_37_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_37_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_37_V <= ap_sync_channel_write_layer8_out_37_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_38_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_38_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_38_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_38_V <= ap_sync_channel_write_layer8_out_38_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_39_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_39_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_39_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_39_V <= ap_sync_channel_write_layer8_out_39_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_3_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_3_V <= ap_sync_channel_write_layer8_out_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_40_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_40_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_40_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_40_V <= ap_sync_channel_write_layer8_out_40_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_41_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_41_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_41_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_41_V <= ap_sync_channel_write_layer8_out_41_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_42_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_42_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_42_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_42_V <= ap_sync_channel_write_layer8_out_42_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_43_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_43_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_43_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_43_V <= ap_sync_channel_write_layer8_out_43_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_44_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_44_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_44_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_44_V <= ap_sync_channel_write_layer8_out_44_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_45_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_45_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_45_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_45_V <= ap_sync_channel_write_layer8_out_45_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_46_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_46_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_46_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_46_V <= ap_sync_channel_write_layer8_out_46_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_47_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_47_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_47_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_47_V <= ap_sync_channel_write_layer8_out_47_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_48_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_48_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_48_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_48_V <= ap_sync_channel_write_layer8_out_48_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_49_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_49_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_49_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_49_V <= ap_sync_channel_write_layer8_out_49_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_4_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_4_V <= ap_sync_channel_write_layer8_out_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_5_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_5_V <= ap_sync_channel_write_layer8_out_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_6_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_6_V <= ap_sync_channel_write_layer8_out_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_7_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_7_V <= ap_sync_channel_write_layer8_out_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_8_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_8_V <= ap_sync_channel_write_layer8_out_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer8_out_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer8_out_9_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer8_out_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer8_out_9_V <= ap_sync_channel_write_layer8_out_9_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_model_nexys_hls4ml_prj_1_entry3_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_model_nexys_hls4ml_prj_1_entry3_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_model_nexys_hls4ml_prj_1_entry3_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_model_nexys_hls4ml_prj_1_entry3_U0_ap_ready <= ap_sync_model_nexys_hls4ml_prj_1_entry3_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    Block_proc_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (ap_const_logic_0 = Block_proc_U0_ap_ready))) then 
                Block_proc_U0_ap_ready_count <= std_logic_vector(unsigned(Block_proc_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = Block_proc_U0_ap_ready))) then 
                Block_proc_U0_ap_ready_count <= std_logic_vector(unsigned(Block_proc_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    model_nexys_hls4ml_prj_1_entry3_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (model_nexys_hls4ml_prj_1_entry3_U0_ap_ready = ap_const_logic_0))) then 
                model_nexys_hls4ml_prj_1_entry3_U0_ap_ready_count <= std_logic_vector(unsigned(model_nexys_hls4ml_prj_1_entry3_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (model_nexys_hls4ml_prj_1_entry3_U0_ap_ready = ap_const_logic_1))) then 
                model_nexys_hls4ml_prj_1_entry3_U0_ap_ready_count <= std_logic_vector(unsigned(model_nexys_hls4ml_prj_1_entry3_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    Block_proc_U0_ap_continue <= ap_sync_done;
    Block_proc_U0_ap_start <= ((ap_sync_reg_Block_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Block_proc_U0_start_full_n <= ap_const_logic_1;
    Block_proc_U0_start_write <= ap_const_logic_0;
    ap_channel_done_layer10_out_V <= relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_done;
    ap_channel_done_layer11_out_0_V <= dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_done;
    ap_channel_done_layer2_out_V <= dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_ap_done;
    ap_channel_done_layer4_out_V <= relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_ap_done;
    ap_channel_done_layer5_out_V <= dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_ap_done;
    ap_channel_done_layer7_out_V <= relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_ap_done;
    ap_channel_done_layer8_out_0_V <= ((ap_sync_reg_channel_write_layer8_out_0_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_10_V <= ((ap_sync_reg_channel_write_layer8_out_10_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_11_V <= ((ap_sync_reg_channel_write_layer8_out_11_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_12_V <= ((ap_sync_reg_channel_write_layer8_out_12_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_13_V <= ((ap_sync_reg_channel_write_layer8_out_13_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_14_V <= ((ap_sync_reg_channel_write_layer8_out_14_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_15_V <= ((ap_sync_reg_channel_write_layer8_out_15_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_16_V <= ((ap_sync_reg_channel_write_layer8_out_16_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_17_V <= ((ap_sync_reg_channel_write_layer8_out_17_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_18_V <= ((ap_sync_reg_channel_write_layer8_out_18_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_19_V <= ((ap_sync_reg_channel_write_layer8_out_19_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_1_V <= ((ap_sync_reg_channel_write_layer8_out_1_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_20_V <= ((ap_sync_reg_channel_write_layer8_out_20_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_21_V <= ((ap_sync_reg_channel_write_layer8_out_21_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_22_V <= ((ap_sync_reg_channel_write_layer8_out_22_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_23_V <= ((ap_sync_reg_channel_write_layer8_out_23_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_24_V <= ((ap_sync_reg_channel_write_layer8_out_24_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_25_V <= ((ap_sync_reg_channel_write_layer8_out_25_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_26_V <= ((ap_sync_reg_channel_write_layer8_out_26_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_27_V <= ((ap_sync_reg_channel_write_layer8_out_27_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_28_V <= ((ap_sync_reg_channel_write_layer8_out_28_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_29_V <= ((ap_sync_reg_channel_write_layer8_out_29_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_2_V <= ((ap_sync_reg_channel_write_layer8_out_2_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_30_V <= ((ap_sync_reg_channel_write_layer8_out_30_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_31_V <= ((ap_sync_reg_channel_write_layer8_out_31_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_32_V <= ((ap_sync_reg_channel_write_layer8_out_32_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_33_V <= ((ap_sync_reg_channel_write_layer8_out_33_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_34_V <= ((ap_sync_reg_channel_write_layer8_out_34_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_35_V <= ((ap_sync_reg_channel_write_layer8_out_35_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_36_V <= ((ap_sync_reg_channel_write_layer8_out_36_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_37_V <= ((ap_sync_reg_channel_write_layer8_out_37_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_38_V <= ((ap_sync_reg_channel_write_layer8_out_38_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_39_V <= ((ap_sync_reg_channel_write_layer8_out_39_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_3_V <= ((ap_sync_reg_channel_write_layer8_out_3_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_40_V <= ((ap_sync_reg_channel_write_layer8_out_40_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_41_V <= ((ap_sync_reg_channel_write_layer8_out_41_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_42_V <= ((ap_sync_reg_channel_write_layer8_out_42_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_43_V <= ((ap_sync_reg_channel_write_layer8_out_43_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_44_V <= ((ap_sync_reg_channel_write_layer8_out_44_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_45_V <= ((ap_sync_reg_channel_write_layer8_out_45_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_46_V <= ((ap_sync_reg_channel_write_layer8_out_46_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_47_V <= ((ap_sync_reg_channel_write_layer8_out_47_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_48_V <= ((ap_sync_reg_channel_write_layer8_out_48_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_49_V <= ((ap_sync_reg_channel_write_layer8_out_49_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_4_V <= ((ap_sync_reg_channel_write_layer8_out_4_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_5_V <= ((ap_sync_reg_channel_write_layer8_out_5_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_6_V <= ((ap_sync_reg_channel_write_layer8_out_6_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_7_V <= ((ap_sync_reg_channel_write_layer8_out_7_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_8_V <= ((ap_sync_reg_channel_write_layer8_out_8_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_channel_done_layer8_out_9_V <= ((ap_sync_reg_channel_write_layer8_out_9_V xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_done);
    ap_done <= ap_sync_done;
    ap_idle <= (sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_ap_idle and relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_ap_idle and relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_ap_idle and relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_idle and model_nexys_hls4ml_prj_1_entry3_U0_ap_idle and model_nexys_hls4ml_prj_1_entry100_U0_ap_idle and (layer8_out_5_V_empty_n xor ap_const_logic_1) and (layer8_out_4_V_empty_n xor ap_const_logic_1) and (layer8_out_3_V_empty_n xor ap_const_logic_1) and (layer8_out_2_V_empty_n xor ap_const_logic_1) and (layer8_out_1_V_empty_n xor ap_const_logic_1) and (layer8_out_0_V_empty_n xor ap_const_logic_1) and (layer10_out_V_t_empty_n xor ap_const_logic_1) and (layer7_out_V_t_empty_n xor ap_const_logic_1) and (layer5_out_V_t_empty_n xor ap_const_logic_1) and (layer4_out_V_t_empty_n xor ap_const_logic_1) and (layer2_out_V_t_empty_n xor ap_const_logic_1) and (layer11_out_0_V_empty_n xor ap_const_logic_1) and (layer8_out_49_V_empty_n xor ap_const_logic_1) and (layer8_out_48_V_empty_n xor ap_const_logic_1) and (layer8_out_47_V_empty_n xor ap_const_logic_1) and (layer8_out_46_V_empty_n xor ap_const_logic_1) and (layer8_out_45_V_empty_n xor ap_const_logic_1) and (layer8_out_44_V_empty_n xor ap_const_logic_1) and (layer8_out_43_V_empty_n xor ap_const_logic_1) and (layer8_out_42_V_empty_n xor ap_const_logic_1) and (layer8_out_41_V_empty_n xor ap_const_logic_1) and (layer8_out_40_V_empty_n xor ap_const_logic_1) and (layer8_out_39_V_empty_n xor ap_const_logic_1) and (layer8_out_38_V_empty_n xor ap_const_logic_1) and (layer8_out_37_V_empty_n xor ap_const_logic_1) and (layer8_out_36_V_empty_n xor ap_const_logic_1) and (layer8_out_35_V_empty_n xor ap_const_logic_1) and (layer8_out_34_V_empty_n xor ap_const_logic_1) and (layer8_out_33_V_empty_n xor ap_const_logic_1) and (layer8_out_32_V_empty_n xor ap_const_logic_1) and (layer8_out_31_V_empty_n xor ap_const_logic_1) and (layer8_out_30_V_empty_n xor ap_const_logic_1) and (layer8_out_29_V_empty_n xor ap_const_logic_1) and (layer8_out_28_V_empty_n xor ap_const_logic_1) and (layer8_out_27_V_empty_n xor ap_const_logic_1) and (layer8_out_26_V_empty_n xor ap_const_logic_1) and (layer8_out_25_V_empty_n xor ap_const_logic_1) and (layer8_out_24_V_empty_n xor ap_const_logic_1) and (layer8_out_23_V_empty_n xor ap_const_logic_1) and (layer8_out_22_V_empty_n xor ap_const_logic_1) and (layer8_out_21_V_empty_n xor ap_const_logic_1) and (layer8_out_20_V_empty_n xor ap_const_logic_1) and (layer8_out_19_V_empty_n xor ap_const_logic_1) and (layer8_out_18_V_empty_n xor ap_const_logic_1) and (layer8_out_17_V_empty_n xor ap_const_logic_1) and (layer8_out_16_V_empty_n xor ap_const_logic_1) and (layer8_out_15_V_empty_n xor ap_const_logic_1) and (layer8_out_14_V_empty_n xor ap_const_logic_1) and (layer8_out_13_V_empty_n xor ap_const_logic_1) and (layer8_out_12_V_empty_n xor ap_const_logic_1) and (layer8_out_11_V_empty_n xor ap_const_logic_1) and (layer8_out_10_V_empty_n xor ap_const_logic_1) and (layer8_out_9_V_empty_n xor ap_const_logic_1) and (layer8_out_8_V_empty_n xor ap_const_logic_1) and (layer8_out_7_V_empty_n xor ap_const_logic_1) and (layer8_out_6_V_empty_n xor ap_const_logic_1) and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_idle and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_ap_idle and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_ap_idle and dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_idle and Block_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_Block_proc_U0_ap_ready <= (ap_sync_reg_Block_proc_U0_ap_ready or Block_proc_U0_ap_ready);
    ap_sync_channel_write_layer8_out_0_V <= ((layer8_out_0_V_full_n and ap_channel_done_layer8_out_0_V) or ap_sync_reg_channel_write_layer8_out_0_V);
    ap_sync_channel_write_layer8_out_10_V <= ((layer8_out_10_V_full_n and ap_channel_done_layer8_out_10_V) or ap_sync_reg_channel_write_layer8_out_10_V);
    ap_sync_channel_write_layer8_out_11_V <= ((layer8_out_11_V_full_n and ap_channel_done_layer8_out_11_V) or ap_sync_reg_channel_write_layer8_out_11_V);
    ap_sync_channel_write_layer8_out_12_V <= ((layer8_out_12_V_full_n and ap_channel_done_layer8_out_12_V) or ap_sync_reg_channel_write_layer8_out_12_V);
    ap_sync_channel_write_layer8_out_13_V <= ((layer8_out_13_V_full_n and ap_channel_done_layer8_out_13_V) or ap_sync_reg_channel_write_layer8_out_13_V);
    ap_sync_channel_write_layer8_out_14_V <= ((layer8_out_14_V_full_n and ap_channel_done_layer8_out_14_V) or ap_sync_reg_channel_write_layer8_out_14_V);
    ap_sync_channel_write_layer8_out_15_V <= ((layer8_out_15_V_full_n and ap_channel_done_layer8_out_15_V) or ap_sync_reg_channel_write_layer8_out_15_V);
    ap_sync_channel_write_layer8_out_16_V <= ((layer8_out_16_V_full_n and ap_channel_done_layer8_out_16_V) or ap_sync_reg_channel_write_layer8_out_16_V);
    ap_sync_channel_write_layer8_out_17_V <= ((layer8_out_17_V_full_n and ap_channel_done_layer8_out_17_V) or ap_sync_reg_channel_write_layer8_out_17_V);
    ap_sync_channel_write_layer8_out_18_V <= ((layer8_out_18_V_full_n and ap_channel_done_layer8_out_18_V) or ap_sync_reg_channel_write_layer8_out_18_V);
    ap_sync_channel_write_layer8_out_19_V <= ((layer8_out_19_V_full_n and ap_channel_done_layer8_out_19_V) or ap_sync_reg_channel_write_layer8_out_19_V);
    ap_sync_channel_write_layer8_out_1_V <= ((layer8_out_1_V_full_n and ap_channel_done_layer8_out_1_V) or ap_sync_reg_channel_write_layer8_out_1_V);
    ap_sync_channel_write_layer8_out_20_V <= ((layer8_out_20_V_full_n and ap_channel_done_layer8_out_20_V) or ap_sync_reg_channel_write_layer8_out_20_V);
    ap_sync_channel_write_layer8_out_21_V <= ((layer8_out_21_V_full_n and ap_channel_done_layer8_out_21_V) or ap_sync_reg_channel_write_layer8_out_21_V);
    ap_sync_channel_write_layer8_out_22_V <= ((layer8_out_22_V_full_n and ap_channel_done_layer8_out_22_V) or ap_sync_reg_channel_write_layer8_out_22_V);
    ap_sync_channel_write_layer8_out_23_V <= ((layer8_out_23_V_full_n and ap_channel_done_layer8_out_23_V) or ap_sync_reg_channel_write_layer8_out_23_V);
    ap_sync_channel_write_layer8_out_24_V <= ((layer8_out_24_V_full_n and ap_channel_done_layer8_out_24_V) or ap_sync_reg_channel_write_layer8_out_24_V);
    ap_sync_channel_write_layer8_out_25_V <= ((layer8_out_25_V_full_n and ap_channel_done_layer8_out_25_V) or ap_sync_reg_channel_write_layer8_out_25_V);
    ap_sync_channel_write_layer8_out_26_V <= ((layer8_out_26_V_full_n and ap_channel_done_layer8_out_26_V) or ap_sync_reg_channel_write_layer8_out_26_V);
    ap_sync_channel_write_layer8_out_27_V <= ((layer8_out_27_V_full_n and ap_channel_done_layer8_out_27_V) or ap_sync_reg_channel_write_layer8_out_27_V);
    ap_sync_channel_write_layer8_out_28_V <= ((layer8_out_28_V_full_n and ap_channel_done_layer8_out_28_V) or ap_sync_reg_channel_write_layer8_out_28_V);
    ap_sync_channel_write_layer8_out_29_V <= ((layer8_out_29_V_full_n and ap_channel_done_layer8_out_29_V) or ap_sync_reg_channel_write_layer8_out_29_V);
    ap_sync_channel_write_layer8_out_2_V <= ((layer8_out_2_V_full_n and ap_channel_done_layer8_out_2_V) or ap_sync_reg_channel_write_layer8_out_2_V);
    ap_sync_channel_write_layer8_out_30_V <= ((layer8_out_30_V_full_n and ap_channel_done_layer8_out_30_V) or ap_sync_reg_channel_write_layer8_out_30_V);
    ap_sync_channel_write_layer8_out_31_V <= ((layer8_out_31_V_full_n and ap_channel_done_layer8_out_31_V) or ap_sync_reg_channel_write_layer8_out_31_V);
    ap_sync_channel_write_layer8_out_32_V <= ((layer8_out_32_V_full_n and ap_channel_done_layer8_out_32_V) or ap_sync_reg_channel_write_layer8_out_32_V);
    ap_sync_channel_write_layer8_out_33_V <= ((layer8_out_33_V_full_n and ap_channel_done_layer8_out_33_V) or ap_sync_reg_channel_write_layer8_out_33_V);
    ap_sync_channel_write_layer8_out_34_V <= ((layer8_out_34_V_full_n and ap_channel_done_layer8_out_34_V) or ap_sync_reg_channel_write_layer8_out_34_V);
    ap_sync_channel_write_layer8_out_35_V <= ((layer8_out_35_V_full_n and ap_channel_done_layer8_out_35_V) or ap_sync_reg_channel_write_layer8_out_35_V);
    ap_sync_channel_write_layer8_out_36_V <= ((layer8_out_36_V_full_n and ap_channel_done_layer8_out_36_V) or ap_sync_reg_channel_write_layer8_out_36_V);
    ap_sync_channel_write_layer8_out_37_V <= ((layer8_out_37_V_full_n and ap_channel_done_layer8_out_37_V) or ap_sync_reg_channel_write_layer8_out_37_V);
    ap_sync_channel_write_layer8_out_38_V <= ((layer8_out_38_V_full_n and ap_channel_done_layer8_out_38_V) or ap_sync_reg_channel_write_layer8_out_38_V);
    ap_sync_channel_write_layer8_out_39_V <= ((layer8_out_39_V_full_n and ap_channel_done_layer8_out_39_V) or ap_sync_reg_channel_write_layer8_out_39_V);
    ap_sync_channel_write_layer8_out_3_V <= ((layer8_out_3_V_full_n and ap_channel_done_layer8_out_3_V) or ap_sync_reg_channel_write_layer8_out_3_V);
    ap_sync_channel_write_layer8_out_40_V <= ((layer8_out_40_V_full_n and ap_channel_done_layer8_out_40_V) or ap_sync_reg_channel_write_layer8_out_40_V);
    ap_sync_channel_write_layer8_out_41_V <= ((layer8_out_41_V_full_n and ap_channel_done_layer8_out_41_V) or ap_sync_reg_channel_write_layer8_out_41_V);
    ap_sync_channel_write_layer8_out_42_V <= ((layer8_out_42_V_full_n and ap_channel_done_layer8_out_42_V) or ap_sync_reg_channel_write_layer8_out_42_V);
    ap_sync_channel_write_layer8_out_43_V <= ((layer8_out_43_V_full_n and ap_channel_done_layer8_out_43_V) or ap_sync_reg_channel_write_layer8_out_43_V);
    ap_sync_channel_write_layer8_out_44_V <= ((layer8_out_44_V_full_n and ap_channel_done_layer8_out_44_V) or ap_sync_reg_channel_write_layer8_out_44_V);
    ap_sync_channel_write_layer8_out_45_V <= ((layer8_out_45_V_full_n and ap_channel_done_layer8_out_45_V) or ap_sync_reg_channel_write_layer8_out_45_V);
    ap_sync_channel_write_layer8_out_46_V <= ((layer8_out_46_V_full_n and ap_channel_done_layer8_out_46_V) or ap_sync_reg_channel_write_layer8_out_46_V);
    ap_sync_channel_write_layer8_out_47_V <= ((layer8_out_47_V_full_n and ap_channel_done_layer8_out_47_V) or ap_sync_reg_channel_write_layer8_out_47_V);
    ap_sync_channel_write_layer8_out_48_V <= ((layer8_out_48_V_full_n and ap_channel_done_layer8_out_48_V) or ap_sync_reg_channel_write_layer8_out_48_V);
    ap_sync_channel_write_layer8_out_49_V <= ((layer8_out_49_V_full_n and ap_channel_done_layer8_out_49_V) or ap_sync_reg_channel_write_layer8_out_49_V);
    ap_sync_channel_write_layer8_out_4_V <= ((layer8_out_4_V_full_n and ap_channel_done_layer8_out_4_V) or ap_sync_reg_channel_write_layer8_out_4_V);
    ap_sync_channel_write_layer8_out_5_V <= ((layer8_out_5_V_full_n and ap_channel_done_layer8_out_5_V) or ap_sync_reg_channel_write_layer8_out_5_V);
    ap_sync_channel_write_layer8_out_6_V <= ((layer8_out_6_V_full_n and ap_channel_done_layer8_out_6_V) or ap_sync_reg_channel_write_layer8_out_6_V);
    ap_sync_channel_write_layer8_out_7_V <= ((layer8_out_7_V_full_n and ap_channel_done_layer8_out_7_V) or ap_sync_reg_channel_write_layer8_out_7_V);
    ap_sync_channel_write_layer8_out_8_V <= ((layer8_out_8_V_full_n and ap_channel_done_layer8_out_8_V) or ap_sync_reg_channel_write_layer8_out_8_V);
    ap_sync_channel_write_layer8_out_9_V <= ((layer8_out_9_V_full_n and ap_channel_done_layer8_out_9_V) or ap_sync_reg_channel_write_layer8_out_9_V);
    ap_sync_continue <= ap_sync_done;
    ap_sync_done <= (sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_ap_done and Block_proc_U0_ap_done);
    ap_sync_model_nexys_hls4ml_prj_1_entry3_U0_ap_ready <= (model_nexys_hls4ml_prj_1_entry3_U0_ap_ready or ap_sync_reg_model_nexys_hls4ml_prj_1_entry3_U0_ap_ready);
    ap_sync_ready <= (ap_sync_model_nexys_hls4ml_prj_1_entry3_U0_ap_ready and ap_sync_Block_proc_U0_ap_ready);
    const_size_in_1 <= Block_proc_U0_const_size_in_1;
    const_size_in_1_ap_vld <= Block_proc_U0_const_size_in_1_ap_vld;
    const_size_out_1 <= Block_proc_U0_const_size_out_1;
    const_size_out_1_ap_vld <= Block_proc_U0_const_size_out_1_ap_vld;
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_continue <= layer11_out_0_V_full_n;
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_ap_start <= layer10_out_V_t_empty_n;
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_start_full_n <= ap_const_logic_1;
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0_start_write <= ap_const_logic_0;
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_ap_continue <= layer2_out_V_i_full_n;
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_ap_start <= start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_empty_n;
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_res_V_full_n <= layer2_out_V_i_full_n;
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_start_full_n <= ap_const_logic_1;
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_start_write <= ap_const_logic_0;
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_ap_continue <= layer5_out_V_i_full_n;
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_ap_start <= layer4_out_V_t_empty_n;
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_res_V_full_n <= layer5_out_V_i_full_n;
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_start_full_n <= ap_const_logic_1;
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0_start_write <= ap_const_logic_0;
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_continue <= (ap_sync_channel_write_layer8_out_9_V and ap_sync_channel_write_layer8_out_8_V and ap_sync_channel_write_layer8_out_7_V and ap_sync_channel_write_layer8_out_6_V and ap_sync_channel_write_layer8_out_5_V and ap_sync_channel_write_layer8_out_4_V and ap_sync_channel_write_layer8_out_49_V and ap_sync_channel_write_layer8_out_48_V and ap_sync_channel_write_layer8_out_47_V and ap_sync_channel_write_layer8_out_46_V and ap_sync_channel_write_layer8_out_45_V and ap_sync_channel_write_layer8_out_44_V and ap_sync_channel_write_layer8_out_43_V and ap_sync_channel_write_layer8_out_42_V and ap_sync_channel_write_layer8_out_41_V and ap_sync_channel_write_layer8_out_40_V and ap_sync_channel_write_layer8_out_3_V and ap_sync_channel_write_layer8_out_39_V and ap_sync_channel_write_layer8_out_38_V and ap_sync_channel_write_layer8_out_37_V and ap_sync_channel_write_layer8_out_36_V and ap_sync_channel_write_layer8_out_35_V and ap_sync_channel_write_layer8_out_34_V and ap_sync_channel_write_layer8_out_33_V and ap_sync_channel_write_layer8_out_32_V and ap_sync_channel_write_layer8_out_31_V and ap_sync_channel_write_layer8_out_30_V and ap_sync_channel_write_layer8_out_2_V and ap_sync_channel_write_layer8_out_29_V and ap_sync_channel_write_layer8_out_28_V and ap_sync_channel_write_layer8_out_27_V and ap_sync_channel_write_layer8_out_26_V and ap_sync_channel_write_layer8_out_25_V and ap_sync_channel_write_layer8_out_24_V and ap_sync_channel_write_layer8_out_23_V and ap_sync_channel_write_layer8_out_22_V and ap_sync_channel_write_layer8_out_21_V and ap_sync_channel_write_layer8_out_20_V and ap_sync_channel_write_layer8_out_1_V and ap_sync_channel_write_layer8_out_19_V and ap_sync_channel_write_layer8_out_18_V and ap_sync_channel_write_layer8_out_17_V and ap_sync_channel_write_layer8_out_16_V and ap_sync_channel_write_layer8_out_15_V and ap_sync_channel_write_layer8_out_14_V and ap_sync_channel_write_layer8_out_13_V and ap_sync_channel_write_layer8_out_12_V and ap_sync_channel_write_layer8_out_11_V and ap_sync_channel_write_layer8_out_10_V and ap_sync_channel_write_layer8_out_0_V);
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_ap_start <= layer7_out_V_t_empty_n;
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_start_full_n <= ap_const_logic_1;
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0_start_write <= ap_const_logic_0;
    layer13_out_0_V <= sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_res_V;
    layer13_out_0_V_ap_vld <= sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_res_V_ap_vld;
    model_nexys_hls4ml_prj_1_entry100_U0_ap_continue <= ap_const_logic_1;
    model_nexys_hls4ml_prj_1_entry100_U0_ap_start <= start_for_model_nexys_hls4ml_prj_1_entry100_U0_empty_n;
    model_nexys_hls4ml_prj_1_entry3_U0_ap_continue <= ap_const_logic_1;
    model_nexys_hls4ml_prj_1_entry3_U0_ap_start <= ((ap_sync_reg_model_nexys_hls4ml_prj_1_entry3_U0_ap_ready xor ap_const_logic_1) and ap_start);
    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_continue <= layer10_out_V_i_full_n;
    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_ap_start <= (layer8_out_9_V_empty_n and layer8_out_8_V_empty_n and layer8_out_7_V_empty_n and layer8_out_6_V_empty_n and layer8_out_5_V_empty_n and layer8_out_4_V_empty_n and layer8_out_49_V_empty_n and layer8_out_48_V_empty_n and layer8_out_47_V_empty_n and layer8_out_46_V_empty_n and layer8_out_45_V_empty_n and layer8_out_44_V_empty_n and layer8_out_43_V_empty_n and layer8_out_42_V_empty_n and layer8_out_41_V_empty_n and layer8_out_40_V_empty_n and layer8_out_3_V_empty_n and layer8_out_39_V_empty_n and layer8_out_38_V_empty_n and layer8_out_37_V_empty_n and layer8_out_36_V_empty_n and layer8_out_35_V_empty_n and layer8_out_34_V_empty_n and layer8_out_33_V_empty_n and layer8_out_32_V_empty_n and layer8_out_31_V_empty_n and layer8_out_30_V_empty_n and layer8_out_2_V_empty_n and layer8_out_29_V_empty_n and layer8_out_28_V_empty_n and layer8_out_27_V_empty_n and layer8_out_26_V_empty_n and layer8_out_25_V_empty_n and layer8_out_24_V_empty_n and layer8_out_23_V_empty_n and layer8_out_22_V_empty_n and layer8_out_21_V_empty_n and layer8_out_20_V_empty_n and layer8_out_1_V_empty_n and layer8_out_19_V_empty_n and layer8_out_18_V_empty_n and layer8_out_17_V_empty_n and layer8_out_16_V_empty_n and layer8_out_15_V_empty_n and layer8_out_14_V_empty_n and layer8_out_13_V_empty_n and layer8_out_12_V_empty_n and layer8_out_11_V_empty_n and layer8_out_10_V_empty_n and layer8_out_0_V_empty_n);
    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_res_V_full_n <= layer10_out_V_i_full_n;
    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_start_full_n <= ap_const_logic_1;
    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0_start_write <= ap_const_logic_0;
    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_ap_continue <= layer4_out_V_i_full_n;
    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_ap_start <= layer2_out_V_t_empty_n;
    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_res_V_full_n <= layer4_out_V_i_full_n;
    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_start_full_n <= ap_const_logic_1;
    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0_start_write <= ap_const_logic_0;
    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_ap_continue <= layer7_out_V_i_full_n;
    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_ap_start <= layer5_out_V_t_empty_n;
    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_res_V_full_n <= layer7_out_V_i_full_n;
    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_start_full_n <= ap_const_logic_1;
    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0_start_write <= ap_const_logic_0;
    sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_ap_continue <= ap_sync_done;
    sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_ap_start <= layer11_out_0_V_empty_n;
    sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_start_full_n <= ap_const_logic_1;
    sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0_start_write <= ap_const_logic_0;
    start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_model_nexys_hls4ml_prj_1_entry100_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
