Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 20 00:30:22 2025
| Host         : Khairul running 64-bit major release  (build 9200)
| Command      : report_methodology -file blinky_methodology_drc_routed.rpt -pb blinky_methodology_drc_routed.pb -rpx blinky_methodology_drc_routed.rpx
| Design       : blinky
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 5
+-----------+----------+------------------------------------------------------+--------+
| Rule      | Severity | Description                                          | Checks |
+-----------+----------+------------------------------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay                        | 4      |
| XDCC-4    | Warning  | User Clock constraint overwritten with the same name | 1      |
+-----------+----------+------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on led0 relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on led1 relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led2 relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led3 relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

XDCC-4#1 Warning
User Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous user clock constraint with the same name.
New: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports CLK12MHZ] (Source: K:/CPSC 450/project_2/project_2.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc (Line: 10))
Previous: create_clock -period 83.333 -name sys_clk_pin -waveform {0.000 41.667} -add [get_ports CLK12MHZ] (Source: K:/CPSC 450/project_2/project_2.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc (Line: 8))
Related violations: <none>


