{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609372664299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609372664306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 31 07:57:44 2020 " "Processing started: Thu Dec 31 07:57:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609372664306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372664306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372664306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609372665852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609372665852 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 status.sv(94) " "Verilog HDL Expression warning at status.sv(94): truncated literal to match 7 bits" {  } { { "status.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/status.sv" 94 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1609372676057 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 status.sv(117) " "Verilog HDL Expression warning at status.sv(117): truncated literal to match 7 bits" {  } { { "status.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/status.sv" 117 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1609372676058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status.sv 1 1 " "Found 1 design units, including 1 entities, in source file status.sv" { { "Info" "ISGN_ENTITY_NAME" "1 status " "Found entity 1: status" {  } { { "status.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/status.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/final_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/final_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc " "Found entity 1: final_soc" {  } { { "final_soc/synthesis/final_soc.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_irq_mapper " "Found entity 1: final_soc_irq_mapper" {  } { { "final_soc/synthesis/submodules/final_soc_irq_mapper.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0 " "Found entity 1: final_soc_mm_interconnect_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_soc_mm_interconnect_0_rsp_mux_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676140 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_mux " "Found entity 1: final_soc_mm_interconnect_0_rsp_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_demux_002 " "Found entity 1: final_soc_mm_interconnect_0_rsp_demux_002" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_002.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_demux " "Found entity 1: final_soc_mm_interconnect_0_rsp_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: final_soc_mm_interconnect_0_cmd_mux_002" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_mux " "Found entity 1: final_soc_mm_interconnect_0_cmd_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_soc_mm_interconnect_0_cmd_demux_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_demux " "Found entity 1: final_soc_mm_interconnect_0_cmd_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609372676183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609372676184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_004_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_004_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676186 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_004 " "Found entity 2: final_soc_mm_interconnect_0_router_004" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609372676190 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609372676190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_002_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676193 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_002 " "Found entity 2: final_soc_mm_interconnect_0_router_002" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609372676197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609372676197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_001_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676200 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_001 " "Found entity 2: final_soc_mm_interconnect_0_router_001" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609372676204 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609372676204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676207 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router " "Found entity 2: final_soc_mm_interconnect_0_router" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sysid_qsys_0 " "Found entity 1: final_soc_sysid_qsys_0" {  } { { "final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_soc/synthesis/submodules/final_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sdram_pll_dffpipe_l2c " "Found entity 1: final_soc_sdram_pll_dffpipe_l2c" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676263 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_sdram_pll_stdsync_sv6 " "Found entity 2: final_soc_sdram_pll_stdsync_sv6" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676263 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_sdram_pll_altpll_lqa2 " "Found entity 3: final_soc_sdram_pll_altpll_lqa2" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676263 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_sdram_pll " "Found entity 4: final_soc_sdram_pll" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sdram_input_efifo_module " "Found entity 1: final_soc_sdram_input_efifo_module" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676272 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_sdram " "Found entity 2: final_soc_sdram" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_otg_hpi_data " "Found entity 1: final_soc_otg_hpi_data" {  } { { "final_soc/synthesis/submodules/final_soc_otg_hpi_data.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_otg_hpi_cs " "Found entity 1: final_soc_otg_hpi_cs" {  } { { "final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_otg_hpi_address " "Found entity 1: final_soc_otg_hpi_address" {  } { { "final_soc/synthesis/submodules/final_soc_otg_hpi_address.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_onchip_memory2_0 " "Found entity 1: final_soc_onchip_memory2_0" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0 " "Found entity 1: final_soc_nios2_gen2_0" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_soc_nios2_gen2_0_cpu " "Found entity 21: final_soc_nios2_gen2_0_cpu" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_soc_nios2_gen2_0_cpu_test_bench" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_keycode " "Found entity 1: final_soc_keycode" {  } { { "final_soc/synthesis/submodules/final_soc_keycode.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_soc_jtag_uart_0_sim_scfifo_w" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676412 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_jtag_uart_0_scfifo_w " "Found entity 2: final_soc_jtag_uart_0_scfifo_w" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676412 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_soc_jtag_uart_0_sim_scfifo_r" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676412 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_jtag_uart_0_scfifo_r " "Found entity 4: final_soc_jtag_uart_0_scfifo_r" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676412 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_soc_jtag_uart_0 " "Found entity 5: final_soc_jtag_uart_0" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/regfile_ghost.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/regfile_ghost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile_ghost " "Found entity 1: RegFile_ghost" {  } { { "final_soc/synthesis/submodules/RegFile_ghost.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/RegFile_ghost.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/VGA_controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file reg_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "Reg_32.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/Reg_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676452 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_8 " "Found entity 2: reg_8" {  } { { "Reg_32.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/Reg_32.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676461 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(25) " "Verilog HDL warning at HexDriver.sv(25): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/HexDriver.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609372676464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "HexDriver.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/HexDriver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_toplevel " "Found entity 1: final_toplevel" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/RegFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_ghost.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile_ghost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile_ghost " "Found entity 1: RegFile_ghost" {  } { { "RegFile_ghost.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/RegFile_ghost.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer " "Found entity 1: framebuffer" {  } { { "framebuffer.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/framebuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette " "Found entity 1: palette" {  } { { "palette.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.sv 2 2 " "Found 2 design units, including 2 entities, in source file background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_back " "Found entity 1: background_back" {  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676547 ""} { "Info" "ISGN_ENTITY_NAME" "2 background_front " "Found entity 2: background_front" {  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "object.sv 1 1 " "Found 1 design units, including 1 entities, in source file object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 object " "Found entity 1: object" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icon.sv 1 1 " "Found 1 design units, including 1 entities, in source file icon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 icon " "Found entity 1: icon" {  } { { "icon.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/icon.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boss.sv 1 1 " "Found 1 design units, including 1 entities, in source file boss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 boss " "Found entity 1: boss" {  } { { "boss.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/boss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "die.sv 1 1 " "Found 1 design units, including 1 entities, in source file die.sv" { { "Info" "ISGN_ENTITY_NAME" "1 die " "Found entity 1: die" {  } { { "die.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/die.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kill.sv 1 1 " "Found 1 design units, including 1 entities, in source file kill.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kill " "Found entity 1: kill" {  } { { "kill.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/kill.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372676599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372676599 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(318) " "Verilog HDL or VHDL warning at final_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1609372676613 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(328) " "Verilog HDL or VHDL warning at final_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1609372676613 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(338) " "Verilog HDL or VHDL warning at final_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1609372676613 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(682) " "Verilog HDL or VHDL warning at final_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1609372676614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_toplevel " "Elaborating entity \"final_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609372677624 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG final_toplevel.sv(14) " "Output port \"LEDG\" at final_toplevel.sv(14) has no driver" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609372677626 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..3\] final_toplevel.sv(15) " "Output port \"LEDR\[17..3\]\" at final_toplevel.sv(15) has no driver" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609372677626 "|final_toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc final_soc:final_qsystem " "Elaborating entity \"final_soc\" for hierarchy \"final_soc:final_qsystem\"" {  } { { "final_toplevel.sv" "final_qsystem" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372677640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile final_soc:final_qsystem\|RegFile:register_file_0 " "Elaborating entity \"RegFile\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\"" {  } { { "final_soc/synthesis/final_soc.v" "register_file_0" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372677680 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Data\[61..48\] 0 RegFile.sv(15) " "Net \"Data\[61..48\]\" at RegFile.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "RegFile.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/RegFile.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372677692 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk final_soc:final_qsystem\|RegFile:register_file_0\|vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\|vga_clk:vga_clk_instance\"" {  } { { "RegFile.sv" "vga_clk_instance" { Text "E:/Study/ECE385lab/FinalProject/Project/RegFile.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372677755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll final_soc:final_qsystem\|RegFile:register_file_0\|vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\|vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "E:/Study/ECE385lab/FinalProject/Project/vga_clk.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372677893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:final_qsystem\|RegFile:register_file_0\|vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/vga_clk.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372677906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:final_qsystem\|RegFile:register_file_0\|vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"final_soc:final_qsystem\|RegFile:register_file_0\|vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372677906 ""}  } { { "vga_clk.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/vga_clk.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609372677906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372677992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372677992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll final_soc:final_qsystem\|RegFile:register_file_0\|vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\|vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quatusprime/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372677999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32 final_soc:final_qsystem\|RegFile:register_file_0\|reg_32:Reg_clock " "Elaborating entity \"reg_32\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\|reg_32:Reg_clock\"" {  } { { "RegFile.sv" "Reg_clock" { Text "E:/Study/ECE385lab/FinalProject/Project/RegFile.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372678040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 final_soc:final_qsystem\|RegFile:register_file_0\|reg_32:Reg_clock\|reg_8:Reg8_m0 " "Elaborating entity \"reg_8\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\|reg_32:Reg_clock\|reg_8:Reg8_m0\"" {  } { { "Reg_32.sv" "Reg8_m0" { Text "E:/Study/ECE385lab/FinalProject/Project/Reg_32.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372678051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller final_soc:final_qsystem\|RegFile:register_file_0\|VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\|VGA_controller:vga_controller_instance\"" {  } { { "RegFile.sv" "vga_controller_instance" { Text "E:/Study/ECE385lab/FinalProject/Project/RegFile.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372678075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_front final_soc:final_qsystem\|RegFile:register_file_0\|background_front:backgroundf_instance " "Elaborating entity \"background_front\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\|background_front:backgroundf_instance\"" {  } { { "RegFile.sv" "backgroundf_instance" { Text "E:/Study/ECE385lab/FinalProject/Project/RegFile.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372678088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 background.sv(90) " "Verilog HDL assignment warning at background.sv(90): truncated value with size 10 to match size of target (9)" {  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372678089 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 9 background.sv(104) " "Verilog HDL assignment warning at background.sv(104): truncated value with size 13 to match size of target (9)" {  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372761214 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 background.sv(139) " "Verilog HDL assignment warning at background.sv(139): truncated value with size 9 to match size of target (8)" {  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372761215 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_front.data_a 0 background.sv(92) " "Net \"rom_front.data_a\" at background.sv(92) has no driver or initial value, using a default initial value '0'" {  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372761470 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_front.waddr_a 0 background.sv(92) " "Net \"rom_front.waddr_a\" at background.sv(92) has no driver or initial value, using a default initial value '0'" {  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372761470 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_front.we_a 0 background.sv(92) " "Net \"rom_front.we_a\" at background.sv(92) has no driver or initial value, using a default initial value '0'" {  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372761472 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_back final_soc:final_qsystem\|RegFile:register_file_0\|background_back:backgroundb_instance " "Elaborating entity \"background_back\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\|background_back:backgroundb_instance\"" {  } { { "RegFile.sv" "backgroundb_instance" { Text "E:/Study/ECE385lab/FinalProject/Project/RegFile.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372761538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 9 background.sv(26) " "Verilog HDL assignment warning at background.sv(26): truncated value with size 13 to match size of target (9)" {  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372805963 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_back.data_a 0 background.sv(14) " "Net \"rom_back.data_a\" at background.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372806159 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_back.waddr_a 0 background.sv(14) " "Net \"rom_back.waddr_a\" at background.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372806159 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_back.we_a 0 background.sv(14) " "Net \"rom_back.we_a\" at background.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372806161 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "die final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance " "Elaborating entity \"die\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\"" {  } { { "RegFile.sv" "die_instance" { Text "E:/Study/ECE385lab/FinalProject/Project/RegFile.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372806217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 die.sv(60) " "Verilog HDL assignment warning at die.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "die.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/die.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372806533 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|die:die_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 die.sv(63) " "Verilog HDL assignment warning at die.sv(63): truncated value with size 32 to match size of target (9)" {  } { { "die.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/die.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372806533 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|die:die_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 die.sv(15) " "Net \"rom.data_a\" at die.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "die.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/die.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372806561 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|die:die_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 die.sv(15) " "Net \"rom.waddr_a\" at die.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "die.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/die.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372806561 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|die:die_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 die.sv(15) " "Net \"rom.we_a\" at die.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "die.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/die.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372806562 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|die:die_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kill final_soc:final_qsystem\|RegFile:register_file_0\|kill:kill_instance " "Elaborating entity \"kill\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\|kill:kill_instance\"" {  } { { "RegFile.sv" "kill_instance" { Text "E:/Study/ECE385lab/FinalProject/Project/RegFile.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372806586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kill.sv(60) " "Verilog HDL assignment warning at kill.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "kill.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/kill.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372806815 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|kill:kill_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 kill.sv(63) " "Verilog HDL assignment warning at kill.sv(63): truncated value with size 32 to match size of target (9)" {  } { { "kill.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/kill.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372806815 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|kill:kill_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 kill.sv(15) " "Net \"rom.data_a\" at kill.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "kill.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/kill.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372806839 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|kill:kill_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 kill.sv(15) " "Net \"rom.waddr_a\" at kill.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "kill.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/kill.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372806840 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|kill:kill_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 kill.sv(15) " "Net \"rom.we_a\" at kill.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "kill.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/kill.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372806840 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|kill:kill_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "icon final_soc:final_qsystem\|RegFile:register_file_0\|icon:icon_instance " "Elaborating entity \"icon\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\|icon:icon_instance\"" {  } { { "RegFile.sv" "icon_instance" { Text "E:/Study/ECE385lab/FinalProject/Project/RegFile.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372806865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 icon.sv(60) " "Verilog HDL assignment warning at icon.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "icon.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/icon.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372806871 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|icon:icon_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 icon.sv(63) " "Verilog HDL assignment warning at icon.sv(63): truncated value with size 32 to match size of target (9)" {  } { { "icon.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/icon.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372806871 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|icon:icon_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 icon.sv(15) " "Net \"rom.data_a\" at icon.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "icon.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/icon.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372806874 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|icon:icon_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 icon.sv(15) " "Net \"rom.waddr_a\" at icon.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "icon.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/icon.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372806874 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|icon:icon_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 icon.sv(15) " "Net \"rom.we_a\" at icon.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "icon.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/icon.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372806874 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|icon:icon_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status final_soc:final_qsystem\|RegFile:register_file_0\|status:status_instance " "Elaborating entity \"status\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\|status:status_instance\"" {  } { { "RegFile.sv" "status_instance" { Text "E:/Study/ECE385lab/FinalProject/Project/RegFile.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372806892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 status.sv(68) " "Verilog HDL assignment warning at status.sv(68): truncated value with size 32 to match size of target (8)" {  } { { "status.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/status.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372806893 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|status:status_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 status.sv(71) " "Verilog HDL assignment warning at status.sv(71): truncated value with size 32 to match size of target (9)" {  } { { "status.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/status.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372806894 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|status:status_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 status.sv(85) " "Verilog HDL assignment warning at status.sv(85): truncated value with size 32 to match size of target (8)" {  } { { "status.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/status.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372806894 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|status:status_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 status.sv(88) " "Verilog HDL assignment warning at status.sv(88): truncated value with size 32 to match size of target (9)" {  } { { "status.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/status.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372806894 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|status:status_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 status.sv(101) " "Verilog HDL assignment warning at status.sv(101): truncated value with size 32 to match size of target (8)" {  } { { "status.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/status.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372806894 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|status:status_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 status.sv(105) " "Verilog HDL assignment warning at status.sv(105): truncated value with size 32 to match size of target (9)" {  } { { "status.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/status.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372806894 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|status:status_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 status.sv(126) " "Verilog HDL assignment warning at status.sv(126): truncated value with size 32 to match size of target (8)" {  } { { "status.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/status.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372806895 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|status:status_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 status.sv(130) " "Verilog HDL assignment warning at status.sv(130): truncated value with size 32 to match size of target (9)" {  } { { "status.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/status.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372806895 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|status:status_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance " "Elaborating entity \"object\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\"" {  } { { "RegFile.sv" "object_instance" { Text "E:/Study/ECE385lab/FinalProject/Project/RegFile.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372806909 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "100 0 63 object.sv(117) " "Verilog HDL warning at object.sv(117): number of words (100) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 117 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1609372806973 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "100 0 63 object.sv(118) " "Verilog HDL warning at object.sv(118): number of words (100) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 118 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1609372806974 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "480 0 35 object.sv(122) " "Verilog HDL warning at object.sv(122): number of words (480) in memory file does not match the number of elements in the address range \[0:35\]" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 122 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1609372806980 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_stand1.data_a 0 object.sv(49) " "Net \"rom_ninja_stand1.data_a\" at object.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807237 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_stand1.waddr_a 0 object.sv(49) " "Net \"rom_ninja_stand1.waddr_a\" at object.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807237 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_stand2.data_a 0 object.sv(50) " "Net \"rom_ninja_stand2.data_a\" at object.sv(50) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807237 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_stand2.waddr_a 0 object.sv(50) " "Net \"rom_ninja_stand2.waddr_a\" at object.sv(50) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807237 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_air.data_a 0 object.sv(51) " "Net \"rom_ninja_air.data_a\" at object.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807237 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_air.waddr_a 0 object.sv(51) " "Net \"rom_ninja_air.waddr_a\" at object.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807237 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_kneel.data_a 0 object.sv(52) " "Net \"rom_ninja_kneel.data_a\" at object.sv(52) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_kneel.waddr_a 0 object.sv(52) " "Net \"rom_ninja_kneel.waddr_a\" at object.sv(52) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_dead.data_a 0 object.sv(53) " "Net \"rom_ninja_dead.data_a\" at object.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_dead.waddr_a 0 object.sv(53) " "Net \"rom_ninja_dead.waddr_a\" at object.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_throw.data_a 0 object.sv(54) " "Net \"rom_ninja_throw.data_a\" at object.sv(54) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_throw.waddr_a 0 object.sv(54) " "Net \"rom_ninja_throw.waddr_a\" at object.sv(54) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_squat.data_a 0 object.sv(55) " "Net \"rom_ninja_squat.data_a\" at object.sv(55) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_squat.waddr_a 0 object.sv(55) " "Net \"rom_ninja_squat.waddr_a\" at object.sv(55) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_run1.data_a 0 object.sv(56) " "Net \"rom_ninja_run1.data_a\" at object.sv(56) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_run1.waddr_a 0 object.sv(56) " "Net \"rom_ninja_run1.waddr_a\" at object.sv(56) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_run2.data_a 0 object.sv(57) " "Net \"rom_ninja_run2.data_a\" at object.sv(57) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_run2.waddr_a 0 object.sv(57) " "Net \"rom_ninja_run2.waddr_a\" at object.sv(57) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_run3.data_a 0 object.sv(58) " "Net \"rom_ninja_run3.data_a\" at object.sv(58) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_run3.waddr_a 0 object.sv(58) " "Net \"rom_ninja_run3.waddr_a\" at object.sv(58) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_run4.data_a 0 object.sv(59) " "Net \"rom_ninja_run4.data_a\" at object.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_run4.waddr_a 0 object.sv(59) " "Net \"rom_ninja_run4.waddr_a\" at object.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_spin1.data_a 0 object.sv(60) " "Net \"rom_ninja_spin1.data_a\" at object.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_spin1.waddr_a 0 object.sv(60) " "Net \"rom_ninja_spin1.waddr_a\" at object.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_spin2.data_a 0 object.sv(61) " "Net \"rom_ninja_spin2.data_a\" at object.sv(61) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_spin2.waddr_a 0 object.sv(61) " "Net \"rom_ninja_spin2.waddr_a\" at object.sv(61) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_spin3.data_a 0 object.sv(62) " "Net \"rom_ninja_spin3.data_a\" at object.sv(62) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_spin3.waddr_a 0 object.sv(62) " "Net \"rom_ninja_spin3.waddr_a\" at object.sv(62) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807238 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_spin4.data_a 0 object.sv(63) " "Net \"rom_ninja_spin4.data_a\" at object.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_spin4.waddr_a 0 object.sv(63) " "Net \"rom_ninja_spin4.waddr_a\" at object.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_dart1.data_a 0 object.sv(67) " "Net \"rom_dart1.data_a\" at object.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_dart1.waddr_a 0 object.sv(67) " "Net \"rom_dart1.waddr_a\" at object.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_dart2.data_a 0 object.sv(68) " "Net \"rom_dart2.data_a\" at object.sv(68) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_dart2.waddr_a 0 object.sv(68) " "Net \"rom_dart2.waddr_a\" at object.sv(68) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_boom1.data_a 0 object.sv(69) " "Net \"rom_boom1.data_a\" at object.sv(69) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_boom1.waddr_a 0 object.sv(69) " "Net \"rom_boom1.waddr_a\" at object.sv(69) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_boom2.data_a 0 object.sv(70) " "Net \"rom_boom2.data_a\" at object.sv(70) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_boom2.waddr_a 0 object.sv(70) " "Net \"rom_boom2.waddr_a\" at object.sv(70) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_iceball.data_a 0 object.sv(71) " "Net \"rom_iceball.data_a\" at object.sv(71) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_iceball.waddr_a 0 object.sv(71) " "Net \"rom_iceball.waddr_a\" at object.sv(71) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_icearrow.data_a 0 object.sv(72) " "Net \"rom_icearrow.data_a\" at object.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_icearrow.waddr_a 0 object.sv(72) " "Net \"rom_icearrow.waddr_a\" at object.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_bluehead1.data_a 0 object.sv(73) " "Net \"rom_bluehead1.data_a\" at object.sv(73) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_bluehead1.waddr_a 0 object.sv(73) " "Net \"rom_bluehead1.waddr_a\" at object.sv(73) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_bluehead2.data_a 0 object.sv(74) " "Net \"rom_bluehead2.data_a\" at object.sv(74) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_bluehead2.waddr_a 0 object.sv(74) " "Net \"rom_bluehead2.waddr_a\" at object.sv(74) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_skullhead1.data_a 0 object.sv(75) " "Net \"rom_skullhead1.data_a\" at object.sv(75) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_skullhead1.waddr_a 0 object.sv(75) " "Net \"rom_skullhead1.waddr_a\" at object.sv(75) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_skullhead2.data_a 0 object.sv(76) " "Net \"rom_skullhead2.data_a\" at object.sv(76) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_skullhead2.waddr_a 0 object.sv(76) " "Net \"rom_skullhead2.waddr_a\" at object.sv(76) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_lady1.data_a 0 object.sv(77) " "Net \"rom_lady1.data_a\" at object.sv(77) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807239 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_lady1.waddr_a 0 object.sv(77) " "Net \"rom_lady1.waddr_a\" at object.sv(77) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_lady2.data_a 0 object.sv(78) " "Net \"rom_lady2.data_a\" at object.sv(78) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_lady2.waddr_a 0 object.sv(78) " "Net \"rom_lady2.waddr_a\" at object.sv(78) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_swampt1.data_a 0 object.sv(79) " "Net \"rom_swampt1.data_a\" at object.sv(79) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_swampt1.waddr_a 0 object.sv(79) " "Net \"rom_swampt1.waddr_a\" at object.sv(79) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_swampt2.data_a 0 object.sv(80) " "Net \"rom_swampt2.data_a\" at object.sv(80) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_swampt2.waddr_a 0 object.sv(80) " "Net \"rom_swampt2.waddr_a\" at object.sv(80) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_swampt3.data_a 0 object.sv(81) " "Net \"rom_swampt3.data_a\" at object.sv(81) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_swampt3.waddr_a 0 object.sv(81) " "Net \"rom_swampt3.waddr_a\" at object.sv(81) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_zombie1.data_a 0 object.sv(82) " "Net \"rom_zombie1.data_a\" at object.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_zombie1.waddr_a 0 object.sv(82) " "Net \"rom_zombie1.waddr_a\" at object.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_zombie2.data_a 0 object.sv(83) " "Net \"rom_zombie2.data_a\" at object.sv(83) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_zombie2.waddr_a 0 object.sv(83) " "Net \"rom_zombie2.waddr_a\" at object.sv(83) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_zombie3.data_a 0 object.sv(84) " "Net \"rom_zombie3.data_a\" at object.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_zombie3.waddr_a 0 object.sv(84) " "Net \"rom_zombie3.waddr_a\" at object.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire1.data_a 0 object.sv(85) " "Net \"rom_campfire1.data_a\" at object.sv(85) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire1.waddr_a 0 object.sv(85) " "Net \"rom_campfire1.waddr_a\" at object.sv(85) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire2.data_a 0 object.sv(86) " "Net \"rom_campfire2.data_a\" at object.sv(86) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire2.waddr_a 0 object.sv(86) " "Net \"rom_campfire2.waddr_a\" at object.sv(86) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire3.data_a 0 object.sv(87) " "Net \"rom_campfire3.data_a\" at object.sv(87) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire3.waddr_a 0 object.sv(87) " "Net \"rom_campfire3.waddr_a\" at object.sv(87) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire4.data_a 0 object.sv(88) " "Net \"rom_campfire4.data_a\" at object.sv(88) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire4.waddr_a 0 object.sv(88) " "Net \"rom_campfire4.waddr_a\" at object.sv(88) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire5.data_a 0 object.sv(89) " "Net \"rom_campfire5.data_a\" at object.sv(89) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 89 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807240 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire5.waddr_a 0 object.sv(89) " "Net \"rom_campfire5.waddr_a\" at object.sv(89) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 89 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807241 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire6.data_a 0 object.sv(90) " "Net \"rom_campfire6.data_a\" at object.sv(90) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807241 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire6.waddr_a 0 object.sv(90) " "Net \"rom_campfire6.waddr_a\" at object.sv(90) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807241 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campwood1.data_a 0 object.sv(91) " "Net \"rom_campwood1.data_a\" at object.sv(91) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807241 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campwood1.waddr_a 0 object.sv(91) " "Net \"rom_campwood1.waddr_a\" at object.sv(91) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807241 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campwood2.data_a 0 object.sv(92) " "Net \"rom_campwood2.data_a\" at object.sv(92) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807241 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campwood2.waddr_a 0 object.sv(92) " "Net \"rom_campwood2.waddr_a\" at object.sv(92) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807241 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_fireball1.data_a 0 object.sv(93) " "Net \"rom_fireball1.data_a\" at object.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807241 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_fireball1.waddr_a 0 object.sv(93) " "Net \"rom_fireball1.waddr_a\" at object.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807241 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_fireball2.data_a 0 object.sv(94) " "Net \"rom_fireball2.data_a\" at object.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807241 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_fireball2.waddr_a 0 object.sv(94) " "Net \"rom_fireball2.waddr_a\" at object.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807241 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_fireball3.data_a 0 object.sv(95) " "Net \"rom_fireball3.data_a\" at object.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807241 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_fireball3.waddr_a 0 object.sv(95) " "Net \"rom_fireball3.waddr_a\" at object.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807241 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_fireball4.data_a 0 object.sv(96) " "Net \"rom_fireball4.data_a\" at object.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807241 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_fireball4.waddr_a 0 object.sv(96) " "Net \"rom_fireball4.waddr_a\" at object.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807241 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_stand1.we_a 0 object.sv(49) " "Net \"rom_ninja_stand1.we_a\" at object.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807242 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_stand2.we_a 0 object.sv(50) " "Net \"rom_ninja_stand2.we_a\" at object.sv(50) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807242 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_air.we_a 0 object.sv(51) " "Net \"rom_ninja_air.we_a\" at object.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807242 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_kneel.we_a 0 object.sv(52) " "Net \"rom_ninja_kneel.we_a\" at object.sv(52) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807242 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_dead.we_a 0 object.sv(53) " "Net \"rom_ninja_dead.we_a\" at object.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807242 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_throw.we_a 0 object.sv(54) " "Net \"rom_ninja_throw.we_a\" at object.sv(54) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807242 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_squat.we_a 0 object.sv(55) " "Net \"rom_ninja_squat.we_a\" at object.sv(55) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807242 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_run1.we_a 0 object.sv(56) " "Net \"rom_ninja_run1.we_a\" at object.sv(56) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807242 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_run2.we_a 0 object.sv(57) " "Net \"rom_ninja_run2.we_a\" at object.sv(57) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807242 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_run3.we_a 0 object.sv(58) " "Net \"rom_ninja_run3.we_a\" at object.sv(58) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807242 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_run4.we_a 0 object.sv(59) " "Net \"rom_ninja_run4.we_a\" at object.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807242 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_spin1.we_a 0 object.sv(60) " "Net \"rom_ninja_spin1.we_a\" at object.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807242 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_spin2.we_a 0 object.sv(61) " "Net \"rom_ninja_spin2.we_a\" at object.sv(61) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807242 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_spin3.we_a 0 object.sv(62) " "Net \"rom_ninja_spin3.we_a\" at object.sv(62) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807242 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_ninja_spin4.we_a 0 object.sv(63) " "Net \"rom_ninja_spin4.we_a\" at object.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_dart1.we_a 0 object.sv(67) " "Net \"rom_dart1.we_a\" at object.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_dart2.we_a 0 object.sv(68) " "Net \"rom_dart2.we_a\" at object.sv(68) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_boom1.we_a 0 object.sv(69) " "Net \"rom_boom1.we_a\" at object.sv(69) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_boom2.we_a 0 object.sv(70) " "Net \"rom_boom2.we_a\" at object.sv(70) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_iceball.we_a 0 object.sv(71) " "Net \"rom_iceball.we_a\" at object.sv(71) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_icearrow.we_a 0 object.sv(72) " "Net \"rom_icearrow.we_a\" at object.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_bluehead1.we_a 0 object.sv(73) " "Net \"rom_bluehead1.we_a\" at object.sv(73) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_bluehead2.we_a 0 object.sv(74) " "Net \"rom_bluehead2.we_a\" at object.sv(74) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_skullhead1.we_a 0 object.sv(75) " "Net \"rom_skullhead1.we_a\" at object.sv(75) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_skullhead2.we_a 0 object.sv(76) " "Net \"rom_skullhead2.we_a\" at object.sv(76) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_lady1.we_a 0 object.sv(77) " "Net \"rom_lady1.we_a\" at object.sv(77) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_lady2.we_a 0 object.sv(78) " "Net \"rom_lady2.we_a\" at object.sv(78) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_swampt1.we_a 0 object.sv(79) " "Net \"rom_swampt1.we_a\" at object.sv(79) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_swampt2.we_a 0 object.sv(80) " "Net \"rom_swampt2.we_a\" at object.sv(80) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_swampt3.we_a 0 object.sv(81) " "Net \"rom_swampt3.we_a\" at object.sv(81) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_zombie1.we_a 0 object.sv(82) " "Net \"rom_zombie1.we_a\" at object.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_zombie2.we_a 0 object.sv(83) " "Net \"rom_zombie2.we_a\" at object.sv(83) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_zombie3.we_a 0 object.sv(84) " "Net \"rom_zombie3.we_a\" at object.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807243 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire1.we_a 0 object.sv(85) " "Net \"rom_campfire1.we_a\" at object.sv(85) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807244 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire2.we_a 0 object.sv(86) " "Net \"rom_campfire2.we_a\" at object.sv(86) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807244 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire3.we_a 0 object.sv(87) " "Net \"rom_campfire3.we_a\" at object.sv(87) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807244 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire4.we_a 0 object.sv(88) " "Net \"rom_campfire4.we_a\" at object.sv(88) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807244 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire5.we_a 0 object.sv(89) " "Net \"rom_campfire5.we_a\" at object.sv(89) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 89 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807244 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campfire6.we_a 0 object.sv(90) " "Net \"rom_campfire6.we_a\" at object.sv(90) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807244 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campwood1.we_a 0 object.sv(91) " "Net \"rom_campwood1.we_a\" at object.sv(91) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807244 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_campwood2.we_a 0 object.sv(92) " "Net \"rom_campwood2.we_a\" at object.sv(92) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807244 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_fireball1.we_a 0 object.sv(93) " "Net \"rom_fireball1.we_a\" at object.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807244 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_fireball2.we_a 0 object.sv(94) " "Net \"rom_fireball2.we_a\" at object.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807244 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_fireball3.we_a 0 object.sv(95) " "Net \"rom_fireball3.we_a\" at object.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807244 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_fireball4.we_a 0 object.sv(96) " "Net \"rom_fireball4.we_a\" at object.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372807244 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boss final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance " "Elaborating entity \"boss\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\"" {  } { { "RegFile.sv" "boss_instance" { Text "E:/Study/ECE385lab/FinalProject/Project/RegFile.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372807882 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_boss0.data_a 0 boss.sv(19) " "Net \"rom_boss0.data_a\" at boss.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "boss.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/boss.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372854959 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_boss0.waddr_a 0 boss.sv(19) " "Net \"rom_boss0.waddr_a\" at boss.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "boss.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/boss.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372854959 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_boss4.data_a 0 boss.sv(23) " "Net \"rom_boss4.data_a\" at boss.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "boss.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/boss.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372854959 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_boss4.waddr_a 0 boss.sv(23) " "Net \"rom_boss4.waddr_a\" at boss.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "boss.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/boss.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372854959 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_boss0.we_a 0 boss.sv(19) " "Net \"rom_boss0.we_a\" at boss.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "boss.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/boss.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372854961 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_boss4.we_a 0 boss.sv(23) " "Net \"rom_boss4.we_a\" at boss.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "boss.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/boss.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609372854961 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framebuffer final_soc:final_qsystem\|RegFile:register_file_0\|framebuffer:framebuffer_m0 " "Elaborating entity \"framebuffer\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\|framebuffer:framebuffer_m0\"" {  } { { "RegFile.sv" "framebuffer_m0" { Text "E:/Study/ECE385lab/FinalProject/Project/RegFile.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372855034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 framebuffer.sv(23) " "Verilog HDL assignment warning at framebuffer.sv(23): truncated value with size 32 to match size of target (17)" {  } { { "framebuffer.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/framebuffer.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372855035 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 framebuffer.sv(27) " "Verilog HDL assignment warning at framebuffer.sv(27): truncated value with size 32 to match size of target (17)" {  } { { "framebuffer.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/framebuffer.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372855035 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 framebuffer.sv(30) " "Verilog HDL assignment warning at framebuffer.sv(30): truncated value with size 32 to match size of target (17)" {  } { { "framebuffer.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/framebuffer.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372855035 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 framebuffer.sv(34) " "Verilog HDL assignment warning at framebuffer.sv(34): truncated value with size 32 to match size of target (17)" {  } { { "framebuffer.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/framebuffer.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372855035 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer final_soc:final_qsystem\|RegFile:register_file_0\|framebuffer:framebuffer_m0\|buffer:buffer1 " "Elaborating entity \"buffer\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\|framebuffer:framebuffer_m0\|buffer:buffer1\"" {  } { { "framebuffer.sv" "buffer1" { Text "E:/Study/ECE385lab/FinalProject/Project/framebuffer.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372855051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette final_soc:final_qsystem\|RegFile:register_file_0\|palette:palette_m0 " "Elaborating entity \"palette\" for hierarchy \"final_soc:final_qsystem\|RegFile:register_file_0\|palette:palette_m0\"" {  } { { "RegFile.sv" "palette_m0" { Text "E:/Study/ECE385lab/FinalProject/Project/RegFile.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372878808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 palette.sv(8) " "Verilog HDL assignment warning at palette.sv(8): truncated value with size 32 to match size of target (8)" {  } { { "palette.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/palette.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372878809 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|palette:palette_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 palette.sv(9) " "Verilog HDL assignment warning at palette.sv(9): truncated value with size 32 to match size of target (8)" {  } { { "palette.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/palette.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372878809 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|palette:palette_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 palette.sv(10) " "Verilog HDL assignment warning at palette.sv(10): truncated value with size 32 to match size of target (8)" {  } { { "palette.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/palette.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609372878809 "|final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|palette:palette_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0 final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"final_soc_jtag_uart_0\" for hierarchy \"final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "final_soc/synthesis/final_soc.v" "jtag_uart_0" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372879975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0_scfifo_w final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"final_soc_jtag_uart_0_scfifo_w\" for hierarchy \"final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "the_final_soc_jtag_uart_0_scfifo_w" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372879993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "wfifo" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372880296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372880304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372880304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372880304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372880304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372880304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372880304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372880304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372880304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372880304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372880304 ""}  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609372880304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372880389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372880389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quatusprime/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372880397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372880435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372880435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/Study/ECE385lab/FinalProject/Project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372880447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372880486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372880486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "E:/Study/ECE385lab/FinalProject/Project/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372880503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372880565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372880565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Study/ECE385lab/FinalProject/Project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372880587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372880652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372880652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "E:/Study/ECE385lab/FinalProject/Project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372880670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372880734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372880734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "E:/Study/ECE385lab/FinalProject/Project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372880751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_jtag_uart_0_scfifo_r final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"final_soc_jtag_uart_0_scfifo_r\" for hierarchy \"final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "the_final_soc_jtag_uart_0_scfifo_r" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372880828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "final_soc_jtag_uart_0_alt_jtag_atlantic" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372881286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372881307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372881308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372881308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372881308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372881308 ""}  } { { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609372881308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "e:/quatusprime/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372881834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_soc:final_qsystem\|final_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/quatusprime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372882978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_keycode final_soc:final_qsystem\|final_soc_keycode:keycode " "Elaborating entity \"final_soc_keycode\" for hierarchy \"final_soc:final_qsystem\|final_soc_keycode:keycode\"" {  } { { "final_soc/synthesis/final_soc.v" "keycode" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0 final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"final_soc_nios2_gen2_0\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "final_soc/synthesis/final_soc.v" "nios2_gen2_0" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"final_soc_nios2_gen2_0_cpu\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" "cpu" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_test_bench final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_test_bench:the_final_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_test_bench:the_final_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_test_bench" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_register_bank_a_module final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "final_soc_nios2_gen2_0_cpu_register_bank_a" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372883427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372883427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372883427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372883427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372883427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372883427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372883427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372883427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372883427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372883427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372883427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372883427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372883427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372883427 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609372883427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372883535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372883535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quatusprime/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_register_bank_b_module final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "final_soc_nios2_gen2_0_cpu_register_bank_b" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_debug final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372883822 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609372883822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_break final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_itrace final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "final_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_fifo final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372883989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_pib final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_oci_im final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_avalon_reg final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_nios2_ocimem final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "final_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884184 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609372884184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372884290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372884290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quatusprime/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_debug_slave_wrapper final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_debug_slave_tck final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_nios2_gen2_0_cpu_debug_slave_sysclk final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "final_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884609 ""}  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609372884609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/quatusprime/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884625 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/quatusprime/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "e:/quatusprime/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_soc:final_qsystem\|final_soc_nios2_gen2_0:nios2_gen2_0\|final_soc_nios2_gen2_0_cpu:cpu\|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci\|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/quatusprime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_onchip_memory2_0 final_soc:final_qsystem\|final_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_soc_onchip_memory2_0\" for hierarchy \"final_soc:final_qsystem\|final_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final_soc/synthesis/final_soc.v" "onchip_memory2_0" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_soc:final_qsystem\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_soc:final_qsystem\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "the_altsyncram" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:final_qsystem\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:final_qsystem\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_soc:final_qsystem\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"final_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609372884777 ""}  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609372884777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vvg1 " "Found entity 1: altsyncram_vvg1" {  } { { "db/altsyncram_vvg1.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/altsyncram_vvg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372884885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372884885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vvg1 final_soc:final_qsystem\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vvg1:auto_generated " "Elaborating entity \"altsyncram_vvg1\" for hierarchy \"final_soc:final_qsystem\|final_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vvg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quatusprime/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372884893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_otg_hpi_address final_soc:final_qsystem\|final_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"final_soc_otg_hpi_address\" for hierarchy \"final_soc:final_qsystem\|final_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "final_soc/synthesis/final_soc.v" "otg_hpi_address" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372885451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_otg_hpi_cs final_soc:final_qsystem\|final_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"final_soc_otg_hpi_cs\" for hierarchy \"final_soc:final_qsystem\|final_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "final_soc/synthesis/final_soc.v" "otg_hpi_cs" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372885465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_otg_hpi_data final_soc:final_qsystem\|final_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"final_soc_otg_hpi_data\" for hierarchy \"final_soc:final_qsystem\|final_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "final_soc/synthesis/final_soc.v" "otg_hpi_data" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372885479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram final_soc:final_qsystem\|final_soc_sdram:sdram " "Elaborating entity \"final_soc_sdram\" for hierarchy \"final_soc:final_qsystem\|final_soc_sdram:sdram\"" {  } { { "final_soc/synthesis/final_soc.v" "sdram" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372885514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_input_efifo_module final_soc:final_qsystem\|final_soc_sdram:sdram\|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module " "Elaborating entity \"final_soc_sdram_input_efifo_module\" for hierarchy \"final_soc:final_qsystem\|final_soc_sdram:sdram\|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "the_final_soc_sdram_input_efifo_module" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372885606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll final_soc:final_qsystem\|final_soc_sdram_pll:sdram_pll " "Elaborating entity \"final_soc_sdram_pll\" for hierarchy \"final_soc:final_qsystem\|final_soc_sdram_pll:sdram_pll\"" {  } { { "final_soc/synthesis/final_soc.v" "sdram_pll" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372885629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll_stdsync_sv6 final_soc:final_qsystem\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_soc_sdram_pll_stdsync_sv6\" for hierarchy \"final_soc:final_qsystem\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "stdsync2" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372885642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll_dffpipe_l2c final_soc:final_qsystem\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2\|final_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"final_soc:final_qsystem\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_stdsync_sv6:stdsync2\|final_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "dffpipe3" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372885654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sdram_pll_altpll_lqa2 final_soc:final_qsystem\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"final_soc_sdram_pll_altpll_lqa2\" for hierarchy \"final_soc:final_qsystem\|final_soc_sdram_pll:sdram_pll\|final_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "sd1" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372885763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_sysid_qsys_0 final_soc:final_qsystem\|final_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_soc_sysid_qsys_0\" for hierarchy \"final_soc:final_qsystem\|final_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_soc/synthesis/final_soc.v" "sysid_qsys_0" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372885776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0 final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_soc_mm_interconnect_0\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_soc/synthesis/final_soc.v" "mm_interconnect_0" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372885788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:register_file_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:register_file_0_avalon_slave_0_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "register_file_0_avalon_slave_0_translator" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 2352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 3143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router " "Elaborating entity \"final_soc_mm_interconnect_0_router\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_default_decode final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router\|final_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router:router\|final_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_001 final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"final_soc_mm_interconnect_0_router_001\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router_001" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_001_default_decode final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_001:router_001\|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_001:router_001\|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_002 final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_soc_mm_interconnect_0_router_002\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router_002" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_002_default_decode final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002\|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_002:router_002\|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_004 final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"final_soc_mm_interconnect_0_router_004\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_004:router_004\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "router_004" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_router_004_default_decode final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_004:router_004\|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"final_soc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_router_004:router_004\|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372886974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_demux final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_demux" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_demux_001 final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_mux final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_mux" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_cmd_mux_002 final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"final_soc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "cmd_mux_002" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_demux final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_demux" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_demux_002 final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_demux_002\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_demux_002" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 4735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_mux final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_mux" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 5041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_rsp_mux_001 final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"final_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 5082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "crosser" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 5116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_avalon_st_adapter final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 5247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_soc_irq_mapper final_soc:final_qsystem\|final_soc_irq_mapper:irq_mapper " "Elaborating entity \"final_soc_irq_mapper\" for hierarchy \"final_soc:final_qsystem\|final_soc_irq_mapper:irq_mapper\"" {  } { { "final_soc/synthesis/final_soc.v" "irq_mapper" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_soc:final_qsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_soc:final_qsystem\|altera_reset_controller:rst_controller\"" {  } { { "final_soc/synthesis/final_soc.v" "rst_controller" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_soc:final_qsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_soc:final_qsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_soc:final_qsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_soc:final_qsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_soc:final_qsystem\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_soc:final_qsystem\|altera_reset_controller:rst_controller_001\"" {  } { { "final_soc/synthesis/final_soc.v" "rst_controller_001" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_soc:final_qsystem\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_soc:final_qsystem\|altera_reset_controller:rst_controller_002\"" {  } { { "final_soc/synthesis/final_soc.v" "rst_controller_002" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "final_toplevel.sv" "hpi_io_inst" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdriver hexdriver:hexdrv0 " "Elaborating entity \"hexdriver\" for hierarchy \"hexdriver:hexdrv0\"" {  } { { "final_toplevel.sv" "hexdrv0" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609372887979 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1609372889780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.30.21:01:34 Progress: Loading sld40590b26/alt_sld_fab_wrapper_hw.tcl " "2020.12.30.21:01:34 Progress: Loading sld40590b26/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372894161 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372899887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372900020 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372912757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372912893 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372913029 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372913181 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372913186 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372913188 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1609372913855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld40590b26/alt_sld_fab.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372914103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372914103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372914194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372914194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372914215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372914215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372914286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372914286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372914370 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372914370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372914370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609372914444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609372914444 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "53 " "Found 53 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|background_front:backgroundf_instance\|rom_front " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|background_front:backgroundf_instance\|rom_front\" is uninferred due to asynchronous read logic" {  } { { "background.sv" "rom_front" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 92 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|background_back:backgroundb_instance\|rom_back " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|background_back:backgroundb_instance\|rom_back\" is uninferred due to asynchronous read logic" {  } { { "background.sv" "rom_back" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|icon:icon_instance\|rom " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|icon:icon_instance\|rom\" is uninferred due to asynchronous read logic" {  } { { "icon.sv" "rom" { Text "E:/Study/ECE385lab/FinalProject/Project/icon.sv" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_dart1 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_dart1\" is uninferred due to inappropriate RAM size" {  } { { "object.sv" "rom_dart1" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_dart2 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_dart2\" is uninferred due to inappropriate RAM size" {  } { { "object.sv" "rom_dart2" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 68 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_boom1 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_boom1\" is uninferred due to inappropriate RAM size" {  } { { "object.sv" "rom_boom1" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 69 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_boom2 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_boom2\" is uninferred due to inappropriate RAM size" {  } { { "object.sv" "rom_boom2" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 70 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_iceball " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_iceball\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_iceball" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 71 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_icearrow " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_icearrow\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_icearrow" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 72 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_bluehead1 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_bluehead1\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_bluehead1" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 73 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_bluehead2 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_bluehead2\" is uninferred due to inappropriate RAM size" {  } { { "object.sv" "rom_bluehead2" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 74 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_skullhead1 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_skullhead1\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_skullhead1" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 75 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_skullhead2 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_skullhead2\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_skullhead2" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 76 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_lady1 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_lady1\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_lady1" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 77 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_lady2 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_lady2\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_lady2" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 78 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_fireball1 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_fireball1\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_fireball1" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 93 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_fireball2 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_fireball2\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_fireball2" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 94 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_fireball3 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_fireball3\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_fireball3" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 95 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_fireball4 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_fireball4\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_fireball4" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 96 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_stand2 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_stand2\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_ninja_stand2" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_stand1 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_stand1\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_ninja_stand1" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 49 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_spin1 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_spin1\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_ninja_spin1" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_spin2 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_spin2\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_ninja_spin2" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 61 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_spin3 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_spin3\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_ninja_spin3" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 62 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_spin4 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_spin4\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_ninja_spin4" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 63 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_run1 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_run1\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_ninja_run1" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 56 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_run2 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_run2\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_ninja_run2" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_run3 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_run3\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_ninja_run3" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_run4 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_run4\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_ninja_run4" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_air " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_air\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_ninja_air" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 51 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_kneel " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_kneel\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_ninja_kneel" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 52 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_dead " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_dead\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_ninja_dead" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 53 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_throw " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_throw\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_ninja_throw" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 54 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_squat " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_ninja_squat\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_ninja_squat" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 55 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_swampt1 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_swampt1\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_swampt1" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 79 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_swampt2 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_swampt2\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_swampt2" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 80 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_swampt3 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_swampt3\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_swampt3" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_zombie1 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_zombie1\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_zombie1" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 82 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_zombie2 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_zombie2\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_zombie2" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 83 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_zombie3 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_zombie3\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_zombie3" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 84 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_campfire1 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_campfire1\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_campfire1" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 85 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_campfire2 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_campfire2\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_campfire2" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 86 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_campfire3 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_campfire3\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_campfire3" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 87 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_campfire4 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_campfire4\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_campfire4" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 88 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_campfire5 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_campfire5\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_campfire5" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 89 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_campfire6 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_campfire6\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_campfire6" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 90 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_campwood1 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_campwood1\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_campwood1" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 91 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_campwood2 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|rom_campwood2\" is uninferred due to asynchronous read logic" {  } { { "object.sv" "rom_campwood2" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 92 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|rom " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|rom\" is uninferred due to asynchronous read logic" {  } { { "die.sv" "rom" { Text "E:/Study/ECE385lab/FinalProject/Project/die.sv" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|rom_boss0 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|rom_boss0\" is uninferred due to asynchronous read logic" {  } { { "boss.sv" "rom_boss0" { Text "E:/Study/ECE385lab/FinalProject/Project/boss.sv" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|rom_boss4 " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|rom_boss4\" is uninferred due to asynchronous read logic" {  } { { "boss.sv" "rom_boss4" { Text "E:/Study/ECE385lab/FinalProject/Project/boss.sv" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "final_soc:final_qsystem\|RegFile:register_file_0\|kill:kill_instance\|rom " "RAM logic \"final_soc:final_qsystem\|RegFile:register_file_0\|kill:kill_instance\|rom\" is uninferred due to asynchronous read logic" {  } { { "kill.sv" "rom" { Text "E:/Study/ECE385lab/FinalProject/Project/kill.sv" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1609372918564 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_soc:final_qsystem\|final_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609372918564 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1609372918564 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "131072 113520 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_background_front_87db672b.hdl.mif " "Memory depth (131072) in the design file differs from memory depth (113520) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_background_front_87db672b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372918921 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "131072 85920 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_background_back_6e762150.hdl.mif " "Memory depth (131072) in the design file differs from memory depth (85920) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_background_back_6e762150.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919309 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_icon_3ba8cc.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_icon_3ba8cc.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919417 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 36 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram15_object_e447306b.hdl.mif " "Memory depth (64) in the design file differs from memory depth (36) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram15_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919419 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 36 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram16_object_e447306b.hdl.mif " "Memory depth (64) in the design file differs from memory depth (36) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram16_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919420 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram19_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram19_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919425 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram20_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram20_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919429 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 480 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram21_object_e447306b.hdl.mif " "Memory depth (512) in the design file differs from memory depth (480) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram21_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919432 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 36 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram22_object_e447306b.hdl.mif " "Memory depth (64) in the design file differs from memory depth (36) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram22_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919433 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 672 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram23_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (672) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram23_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919436 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 672 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram24_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (672) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram24_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919439 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 850 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram25_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (850) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram25_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919443 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 850 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram26_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (850) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram26_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919447 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 576 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram41_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (576) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram41_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919451 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 576 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram42_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (576) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram42_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919454 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 700 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram43_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (700) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram43_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919457 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 700 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram44_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (700) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram44_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919461 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 768 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram1_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram1_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919465 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 768 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919469 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 768 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram11_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram11_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919473 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 768 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram12_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram12_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919477 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 768 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram13_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram13_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919481 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 768 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram14_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram14_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919484 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 768 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram7_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram7_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919488 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 768 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram8_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram8_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919492 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 768 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram9_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram9_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919496 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 768 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram10_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram10_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919499 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 768 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram3_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram3_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919504 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 768 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram4_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram4_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919507 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 768 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram5_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram5_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919511 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 768 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram6_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram6_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919515 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 768 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram2_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram2_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919518 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 600 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram27_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (600) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram27_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919522 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 600 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram28_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (600) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram28_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919525 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 600 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram29_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (600) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram29_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919528 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 816 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram30_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (816) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram30_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919532 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 816 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram31_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (816) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram31_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919536 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 816 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram32_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (816) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram32_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919540 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 570 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram33_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (570) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram33_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919544 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 570 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram34_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (570) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram34_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919547 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 570 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram35_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (570) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram35_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919550 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 570 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram36_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (570) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram36_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919553 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 570 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram37_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (570) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram37_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919557 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 570 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram38_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (570) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram38_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919560 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 840 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram39_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (840) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram39_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919564 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 840 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram40_object_e447306b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (840) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram40_object_e447306b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919568 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 13200 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_die_1bd18.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (13200) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_die_1bd18.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919609 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 64800 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_boss_336c20.hdl.mif " "Memory depth (65536) in the design file differs from memory depth (64800) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_boss_336c20.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372919818 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 64800 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram1_boss_336c20.hdl.mif " "Memory depth (65536) in the design file differs from memory depth (64800) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram1_boss_336c20.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372920079 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 10880 E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_kill_362e3b.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (10880) in the Memory Initialization File \"E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_kill_362e3b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609372920182 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "final_soc:final_qsystem\|RegFile:register_file_0\|framebuffer:framebuffer_m0\|buffer:buffer1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"final_soc:final_qsystem\|RegFile:register_file_0\|framebuffer:framebuffer_m0\|buffer:buffer1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FinalProject.ram0_buffer_cd951201.hdl.mif " "Parameter INIT_FILE set to db/FinalProject.ram0_buffer_cd951201.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "final_soc:final_qsystem\|RegFile:register_file_0\|framebuffer:framebuffer_m0\|buffer:buffer2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"final_soc:final_qsystem\|RegFile:register_file_0\|framebuffer:framebuffer_m0\|buffer:buffer2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FinalProject.ram0_buffer_cd951201.hdl.mif " "Parameter INIT_FILE set to db/FinalProject.ram0_buffer_cd951201.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609373666113 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609373666113 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609373666113 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_soc:final_qsystem\|RegFile:register_file_0\|background_back:backgroundb_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_soc:final_qsystem\|RegFile:register_file_0\|background_back:backgroundb_instance\|Mod0\"" {  } { { "background.sv" "Mod0" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609373666126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|Mult0\"" {  } { { "die.sv" "Mult0" { Text "E:/Study/ECE385lab/FinalProject/Project/die.sv" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609373666126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|Mult0\"" {  } { { "object.sv" "Mult0" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 375 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609373666126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|Mult0\"" {  } { { "boss.sv" "Mult0" { Text "E:/Study/ECE385lab/FinalProject/Project/boss.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609373666126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_soc:final_qsystem\|RegFile:register_file_0\|background_front:backgroundf_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_soc:final_qsystem\|RegFile:register_file_0\|background_front:backgroundf_instance\|Mod0\"" {  } { { "background.sv" "Mod0" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609373666126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "final_soc:final_qsystem\|RegFile:register_file_0\|background_front:backgroundf_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"final_soc:final_qsystem\|RegFile:register_file_0\|background_front:backgroundf_instance\|Mult0\"" {  } { { "background.sv" "Mult0" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609373666126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "final_soc:final_qsystem\|RegFile:register_file_0\|background_back:backgroundb_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"final_soc:final_qsystem\|RegFile:register_file_0\|background_back:backgroundb_instance\|Mult0\"" {  } { { "background.sv" "Mult0" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 70 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609373666126 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609373666126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:final_qsystem\|RegFile:register_file_0\|framebuffer:framebuffer_m0\|buffer:buffer1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|framebuffer:framebuffer_m0\|buffer:buffer1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609373666186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:final_qsystem\|RegFile:register_file_0\|framebuffer:framebuffer_m0\|buffer:buffer1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"final_soc:final_qsystem\|RegFile:register_file_0\|framebuffer:framebuffer_m0\|buffer:buffer1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373666186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373666186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373666186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373666186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373666186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373666186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373666186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373666186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373666186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373666186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FinalProject.ram0_buffer_cd951201.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FinalProject.ram0_buffer_cd951201.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373666186 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609373666186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgd1 " "Found entity 1: altsyncram_dgd1" {  } { { "db/altsyncram_dgd1.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/altsyncram_dgd1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609373666303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609373666303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ua " "Found entity 1: decode_5ua" {  } { { "db/decode_5ua.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/decode_5ua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609373667131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609373667131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/decode_u9a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609373667703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609373667703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/mux_job.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609373667788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609373667788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:final_qsystem\|RegFile:register_file_0\|background_back:backgroundb_instance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|background_back:backgroundb_instance\|lpm_divide:Mod0\"" {  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609373668111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:final_qsystem\|RegFile:register_file_0\|background_back:backgroundb_instance\|lpm_divide:Mod0 " "Instantiated megafunction \"final_soc:final_qsystem\|RegFile:register_file_0\|background_back:backgroundb_instance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373668111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373668111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373668111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373668111 ""}  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609373668111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7bm " "Found entity 1: lpm_divide_7bm" {  } { { "db/lpm_divide_7bm.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/lpm_divide_7bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609373668196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609373668196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609373668251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609373668251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/alt_u_div_c7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609373668319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609373668319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609373668430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609373668430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609373668532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609373668532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0\"" {  } { { "die.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/die.sv" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609373668770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373668770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373668770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373668770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373668770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373668770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373668770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373668770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373668770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373668770 ""}  } { { "die.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/die.sv" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609373668770 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0\|multcore:mult_core final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quatusprime/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "die.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/die.sv" 71 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609373669106 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/quatusprime/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "die.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/die.sv" 71 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609373669290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quatusprime/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "die.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/die.sv" 71 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609373669533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609373669639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609373669639 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|die:die_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quatusprime/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "die.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/die.sv" 71 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609373669735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|lpm_mult:Mult0\"" {  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 375 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609373669772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"final_soc:final_qsystem\|RegFile:register_file_0\|object:object_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669772 ""}  } { { "object.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/object.sv" 375 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609373669772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6at " "Found entity 1: mult_6at" {  } { { "db/mult_6at.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/mult_6at.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609373669868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609373669868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0\"" {  } { { "boss.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/boss.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609373669924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373669924 ""}  } { { "boss.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/boss.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609373669924 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0\|multcore:mult_core final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quatusprime/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "boss.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/boss.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609373669986 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/quatusprime/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "boss.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/boss.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609373670084 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quatusprime/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "boss.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/boss.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609373670147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "E:/Study/ECE385lab/FinalProject/Project/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609373670250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609373670250 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|boss:boss_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quatusprime/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "boss.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/boss.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609373670309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:final_qsystem\|RegFile:register_file_0\|background_front:backgroundf_instance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|background_front:backgroundf_instance\|lpm_divide:Mod0\"" {  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609373670344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:final_qsystem\|RegFile:register_file_0\|background_front:backgroundf_instance\|lpm_divide:Mod0 " "Instantiated megafunction \"final_soc:final_qsystem\|RegFile:register_file_0\|background_front:backgroundf_instance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670344 ""}  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609373670344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:final_qsystem\|RegFile:register_file_0\|background_front:backgroundf_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|background_front:backgroundf_instance\|lpm_mult:Mult0\"" {  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 148 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609373670550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:final_qsystem\|RegFile:register_file_0\|background_front:backgroundf_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"final_soc:final_qsystem\|RegFile:register_file_0\|background_front:backgroundf_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670550 ""}  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 148 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609373670550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_soc:final_qsystem\|RegFile:register_file_0\|background_back:backgroundb_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_soc:final_qsystem\|RegFile:register_file_0\|background_back:backgroundb_instance\|lpm_mult:Mult0\"" {  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609373670881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_soc:final_qsystem\|RegFile:register_file_0\|background_back:backgroundb_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"final_soc:final_qsystem\|RegFile:register_file_0\|background_back:backgroundb_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609373670881 ""}  } { { "background.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/background.sv" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609373670881 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1609373681476 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v" 442 -1 0 } } { "final_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v" 356 -1 0 } } { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 352 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quatusprime/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quatusprime/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v" 398 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quatusprime/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 266 -1 0 } } { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1609373682395 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1609373682395 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609373771235 "|final_toplevel|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1609373771235 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609373772904 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "138 " "138 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609374079349 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Study/ECE385lab/FinalProject/Project/output_files/FinalProject.map.smsg " "Generated suppressed messages file E:/Study/ECE385lab/FinalProject/Project/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609374081380 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609374087132 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609374087132 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609374089936 "|final_toplevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609374089936 "|final_toplevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609374089936 "|final_toplevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "final_toplevel.sv" "" { Text "E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609374089936 "|final_toplevel|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1609374089936 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75122 " "Implemented 75122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609374089937 ""} { "Info" "ICUT_CUT_TM_OPINS" "143 " "Implemented 143 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609374089937 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1609374089937 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74654 " "Implemented 74654 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609374089937 ""} { "Info" "ICUT_CUT_TM_RAMS" "264 " "Implemented 264 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1609374089937 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1609374089937 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1609374089937 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609374089937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 288 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 288 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5652 " "Peak virtual memory: 5652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609374090066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 31 08:21:30 2020 " "Processing ended: Thu Dec 31 08:21:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609374090066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:23:46 " "Elapsed time: 00:23:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609374090066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:23:51 " "Total CPU time (on all processors): 00:23:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609374090066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609374090066 ""}
