Analysis & Synthesis report for UART_Nios
Tue Sep 08 09:49:34 2020
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_next
 12. State Machine - |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state
 13. State Machine - |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_next
 14. State Machine - |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_state
 15. State Machine - |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 23. Source assignments for uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 24. Source assignments for uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller
 25. Source assignments for uart_kernel:u0|uart_kernel_uart:uart
 26. Source assignments for uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
 27. Source assignments for uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_demux:cmd_demux
 28. Source assignments for uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 29. Source assignments for uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux:rsp_demux
 30. Source assignments for uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux:rsp_demux_001
 31. Source assignments for uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 32. Source assignments for uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 33. Source assignments for uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux:rsp_demux_004
 34. Source assignments for uart_kernel:u0|altera_reset_controller:rst_controller
 35. Source assignments for uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component
 38. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo
 39. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo
 40. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
 41. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator
 42. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator
 43. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 44. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
 45. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator
 46. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator
 47. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator
 48. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent
 49. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent
 50. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 51. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 52. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 53. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
 54. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 55. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
 56. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent
 57. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 58. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo
 59. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent
 60. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 61. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo
 62. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent
 63. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 64. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo
 65. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router:router|uart_kernel_mm_interconnect_0_router_default_decode:the_default_decode
 66. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_001:router_001|uart_kernel_mm_interconnect_0_router_001_default_decode:the_default_decode
 67. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_002:router_002|uart_kernel_mm_interconnect_0_router_002_default_decode:the_default_decode
 68. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_002:router_003|uart_kernel_mm_interconnect_0_router_002_default_decode:the_default_decode
 69. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_004:router_004|uart_kernel_mm_interconnect_0_router_004_default_decode:the_default_decode
 70. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_004:router_005|uart_kernel_mm_interconnect_0_router_004_default_decode:the_default_decode
 71. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_002:router_006|uart_kernel_mm_interconnect_0_router_002_default_decode:the_default_decode
 72. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter
 73. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
 74. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 75. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
 76. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 77. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 78. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 79. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 80. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 81. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 82. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 83. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 84. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 85. Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
 86. Parameter Settings for User Entity Instance: uart_kernel:u0|altera_reset_controller:rst_controller
 87. Parameter Settings for User Entity Instance: uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 88. Parameter Settings for User Entity Instance: uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 89. altpll Parameter Settings by Entity Instance
 90. scfifo Parameter Settings by Entity Instance
 91. Port Connectivity Checks: "uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 92. Port Connectivity Checks: "uart_kernel:u0|altera_reset_controller:rst_controller"
 93. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 94. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 95. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 96. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_004:router_004|uart_kernel_mm_interconnect_0_router_004_default_decode:the_default_decode"
 97. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_002:router_002|uart_kernel_mm_interconnect_0_router_002_default_decode:the_default_decode"
 98. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_001:router_001|uart_kernel_mm_interconnect_0_router_001_default_decode:the_default_decode"
 99. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router:router|uart_kernel_mm_interconnect_0_router_default_decode:the_default_decode"
100. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo"
101. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent"
102. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo"
103. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent"
104. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo"
105. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent"
106. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
107. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
108. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
109. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
110. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent"
111. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent"
112. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator"
113. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator"
114. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator"
115. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
116. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
117. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator"
118. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator"
119. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_uart:uart"
120. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module"
121. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_nios2:nios2"
122. Port Connectivity Checks: "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart"
123. Post-Synthesis Netlist Statistics for Top Partition
124. Elapsed Time Per Partition
125. Analysis & Synthesis Messages
126. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 08 09:49:34 2020       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; UART_Nios                                   ;
; Top-level Entity Name              ; UART_Nios                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,839                                       ;
;     Total combinational functions  ; 4,781                                       ;
;     Dedicated logic registers      ; 3,358                                       ;
; Total registers                    ; 3358                                        ;
; Total pins                         ; 64                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 52,352                                      ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; UART_Nios          ; UART_Nios          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                               ; Library     ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; uart_kernel/synthesis/uart_kernel.v                                                                 ; yes             ; User Verilog HDL File                        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/uart_kernel.v                                                                 ;             ;
; uart_kernel/synthesis/submodules/altera_reset_controller.v                                          ; yes             ; User Verilog HDL File                        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_reset_controller.v                                          ;             ;
; uart_kernel/synthesis/submodules/altera_reset_synchronizer.v                                        ; yes             ; User Verilog HDL File                        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_reset_synchronizer.v                                        ;             ;
; uart_kernel/synthesis/submodules/uart_kernel_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_irq_mapper.sv                                          ; uart_kernel ;
; uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v                                    ;             ;
; uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter.v                  ;             ;
; uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; uart_kernel ;
; uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; uart_kernel ;
; uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux_001.sv                       ; uart_kernel ;
; uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux.sv                           ; uart_kernel ;
; uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux_002.sv                     ; uart_kernel ;
; uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux.sv                         ; uart_kernel ;
; uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux_002.sv                       ; uart_kernel ;
; uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux.sv                           ; uart_kernel ;
; uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux_001.sv                     ; uart_kernel ;
; uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux.sv                         ; uart_kernel ;
; uart_kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv                                   ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv                                   ; uart_kernel ;
; uart_kernel/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; User Verilog HDL File                        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_avalon_sc_fifo.v                                            ;             ;
; uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv                        ; uart_kernel ;
; uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv                        ; uart_kernel ;
; uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv                        ; uart_kernel ;
; uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv                            ; uart_kernel ;
; uart_kernel/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; uart_kernel ;
; uart_kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; uart_kernel ;
; uart_kernel/synthesis/submodules/altera_merlin_master_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_master_agent.sv                                      ; uart_kernel ;
; uart_kernel/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; uart_kernel ;
; uart_kernel/synthesis/submodules/altera_merlin_master_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/altera_merlin_master_translator.sv                                 ; uart_kernel ;
; uart_kernel/synthesis/submodules/uart_kernel_uart.v                                                 ; yes             ; User Verilog HDL File                        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_uart.v                                                 ;             ;
; uart_kernel/synthesis/submodules/uart_kernel_sysid_qsys.v                                           ; yes             ; User Verilog HDL File                        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sysid_qsys.v                                           ;             ;
; uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v                                     ; yes             ; User Verilog HDL File                        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v                                     ;             ;
; uart_kernel/synthesis/submodules/uart_kernel_nios2.v                                                ; yes             ; User Verilog HDL File                        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2.v                                                ;             ;
; uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v                                            ; yes             ; Encrypted User Verilog HDL File              ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v                                            ;             ;
; uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_sysclk.v                         ; yes             ; User Verilog HDL File                        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_sysclk.v                         ;             ;
; uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_tck.v                            ; yes             ; User Verilog HDL File                        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_tck.v                            ;             ;
; uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v                        ; yes             ; User Verilog HDL File                        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v                        ;             ;
; uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v                                  ; yes             ; User Verilog HDL File                        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v                                  ;             ;
; uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_test_bench.v                                 ; yes             ; User Verilog HDL File                        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_test_bench.v                                 ;             ;
; uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v                                            ;             ;
; PLL.v                                                                                               ; yes             ; User Wizard-Generated File                   ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/PLL.v                                                                                               ;             ;
; uart_nios.v                                                                                         ; yes             ; Auto-Found Verilog HDL File                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/uart_nios.v                                                                                         ;             ;
; altpll.tdf                                                                                          ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                                                                  ;             ;
; aglobal150.inc                                                                                      ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                              ;             ;
; stratix_pll.inc                                                                                     ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                             ;             ;
; stratixii_pll.inc                                                                                   ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                           ;             ;
; cycloneii_pll.inc                                                                                   ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                           ;             ;
; db/pll_altpll.v                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/pll_altpll.v                                                                                     ;             ;
; scfifo.tdf                                                                                          ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                  ;             ;
; a_regfifo.inc                                                                                       ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                               ;             ;
; a_dpfifo.inc                                                                                        ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                ;             ;
; a_i2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                ;             ;
; a_fffifo.inc                                                                                        ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                ;             ;
; a_f2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                ;             ;
; db/scfifo_jr21.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/scfifo_jr21.tdf                                                                                  ;             ;
; db/a_dpfifo_q131.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/a_dpfifo_q131.tdf                                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/a_fefifo_7cf.tdf                                                                                 ;             ;
; db/cntr_do7.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/cntr_do7.tdf                                                                                     ;             ;
; db/dpram_nl21.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/dpram_nl21.tdf                                                                                   ;             ;
; db/altsyncram_r1m1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_r1m1.tdf                                                                              ;             ;
; db/cntr_1ob.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/cntr_1ob.tdf                                                                                     ;             ;
; alt_jtag_atlantic.v                                                                                 ; yes             ; Encrypted Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                         ;             ;
; altera_sld_agent_endpoint.vhd                                                                       ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                               ;             ;
; altera_fabric_endpoint.vhd                                                                          ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                  ;             ;
; altsyncram.tdf                                                                                      ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                              ;             ;
; stratix_ram_block.inc                                                                               ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                       ;             ;
; lpm_mux.inc                                                                                         ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                 ;             ;
; lpm_decode.inc                                                                                      ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                              ;             ;
; a_rdenreg.inc                                                                                       ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                               ;             ;
; altrom.inc                                                                                          ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                                  ;             ;
; altram.inc                                                                                          ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                                  ;             ;
; altdpram.inc                                                                                        ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                                ;             ;
; db/altsyncram_cjd1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_cjd1.tdf                                                                              ;             ;
; db/altsyncram_dad1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_dad1.tdf                                                                              ;             ;
; db/altsyncram_97d1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_97d1.tdf                                                                              ;             ;
; db/altsyncram_fic1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_fic1.tdf                                                                              ;             ;
; altera_mult_add.tdf                                                                                 ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                         ;             ;
; db/altera_mult_add_vkp2.v                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altera_mult_add_vkp2.v                                                                           ;             ;
; altera_mult_add_rtl.v                                                                               ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                       ;             ;
; altera_std_synchronizer.v                                                                           ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                   ;             ;
; db/altsyncram_7mc1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_7mc1.tdf                                                                              ;             ;
; db/altsyncram_4a31.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/altsyncram_4a31.tdf                                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                            ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                   ; yes             ; Encrypted Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                           ;             ;
; sld_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                 ; altera_sld  ;
; db/ip/sldff58c141/alt_sld_fab.v                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/alt_sld_fab.v                                                                     ; alt_sld_fab ;
; db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab ;
; db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab ;
; db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab ;
; db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                            ;             ;
; sld_rom_sr.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; e:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                              ;             ;
; lpm_mult.tdf                                                                                        ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                ;             ;
; lpm_add_sub.inc                                                                                     ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                             ;             ;
; multcore.inc                                                                                        ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                                                                ;             ;
; bypassff.inc                                                                                        ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                                                ;             ;
; altshift.inc                                                                                        ; yes             ; Megafunction                                 ; e:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                                                ;             ;
; db/mult_jp01.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/mult_jp01.tdf                                                                                    ;             ;
; db/mult_j011.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/db/mult_j011.tdf                                                                                    ;             ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,839                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 4781                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 2619                                                                            ;
;     -- 3 input functions                    ; 1549                                                                            ;
;     -- <=2 input functions                  ; 613                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 4448                                                                            ;
;     -- arithmetic mode                      ; 333                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 3358                                                                            ;
;     -- Dedicated logic registers            ; 3358                                                                            ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 64                                                                              ;
; Total memory bits                           ; 52352                                                                           ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 6                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3377                                                                            ;
; Total fan-out                               ; 33180                                                                           ;
; Average fan-out                             ; 3.89                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |UART_Nios                                                                                                                             ; 4781 (28)         ; 3358 (21)    ; 52352       ; 6            ; 0       ; 3         ; 64   ; 0            ; |UART_Nios                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |PLL:PLL_inst|                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|PLL:PLL_inst                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|PLL:PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |PLL_altpll:auto_generated|                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                  ; 144 (1)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                                    ; 143 (0)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                               ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                         ; 143 (1)           ; 83 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                              ; 142 (0)           ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                               ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                          ; 142 (100)         ; 77 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                  ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                                                            ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                          ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                                                          ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                        ; altera_sld   ;
;    |uart_kernel:u0|                                                                                                                    ; 4609 (0)          ; 3254 (0)     ; 52352       ; 6            ; 0       ; 3         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                         ; 7 (6)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                              ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                           ; work         ;
;       |uart_kernel_jtag_uart:jtag_uart|                                                                                                ; 140 (36)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|                                                                   ; 53 (53)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                   ; work         ;
;          |uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                           ; work         ;
;             |scfifo:rfifo|                                                                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                              ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                            ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                   ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                         ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                      ; work         ;
;                         |cntr_do7:count_usedw|                                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                 ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                        ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                              ; work         ;
;                      |dpram_nl21:FIFOram|                                                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                           ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                               ; work         ;
;          |uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                           ; work         ;
;             |scfifo:wfifo|                                                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                              ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                   ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                         ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                      ; work         ;
;                         |cntr_do7:count_usedw|                                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                 ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                        ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                              ; work         ;
;                      |dpram_nl21:FIFOram|                                                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                           ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                               ; work         ;
;       |uart_kernel_mm_interconnect_0:mm_interconnect_0|                                                                                ; 373 (0)           ; 137 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                            ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                            ; work         ;
;          |altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|                                                                  ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|                                                                    ; 39 (39)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; work         ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                               ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                               ; work         ;
;          |altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|                                                                                ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                ; work         ;
;          |altera_merlin_master_translator:nios2_data_master_translator|                                                                ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                                                                                                                                ; uart_kernel  ;
;          |altera_merlin_slave_agent:nios2_debug_mem_slave_agent|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                                                                                                                                       ; uart_kernel  ;
;          |altera_merlin_slave_agent:sdram_controller_s1_agent|                                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                                                                                                         ; uart_kernel  ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                    ; uart_kernel  ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                       ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                       ; uart_kernel  ;
;          |altera_merlin_slave_translator:nios2_debug_mem_slave_translator|                                                             ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                                                                                                                             ; uart_kernel  ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                          ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                          ; uart_kernel  ;
;          |altera_merlin_slave_translator:uart_s1_translator|                                                                           ; 6 (6)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                                                                           ; uart_kernel  ;
;          |altera_merlin_traffic_limiter:nios2_instruction_master_limiter|                                                              ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter                                                                                                                                                                                                                                                              ; uart_kernel  ;
;          |uart_kernel_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                           ; uart_kernel  ;
;          |uart_kernel_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                   ; uart_kernel  ;
;          |uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                       ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                       ; uart_kernel  ;
;             |altera_merlin_arbitrator:arb|                                                                                             ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; uart_kernel  ;
;          |uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                       ; 69 (65)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                       ; uart_kernel  ;
;             |altera_merlin_arbitrator:arb|                                                                                             ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; uart_kernel  ;
;          |uart_kernel_mm_interconnect_0_router:router|                                                                                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                 ; uart_kernel  ;
;          |uart_kernel_mm_interconnect_0_router_001:router_001|                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                         ; uart_kernel  ;
;          |uart_kernel_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                   ; uart_kernel  ;
;          |uart_kernel_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                                                   ; uart_kernel  ;
;          |uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 78 (78)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                               ; uart_kernel  ;
;          |uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                       ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                       ; uart_kernel  ;
;       |uart_kernel_nios2:nios2|                                                                                                        ; 3641 (0)          ; 2556 (0)     ; 51328       ; 6            ; 0       ; 3         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |uart_kernel_nios2_cpu:cpu|                                                                                                   ; 3641 (1561)       ; 2556 (1186)  ; 51328       ; 6            ; 0       ; 3         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht                                                                                                                                                                                                                                                                ; work         ;
;                |altsyncram:the_altsyncram|                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                      ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                                       ; work         ;
;             |uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|                                                       ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data                                                                                                                                                                                                                                                        ; work         ;
;                |altsyncram:the_altsyncram|                                                                                             ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                     ; 2 (2)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                               ; work         ;
;             |uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|                                                         ; 0 (0)             ; 0 (0)        ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag                                                                                                                                                                                                                                                          ; work         ;
;                |altsyncram:the_altsyncram|                                                                                             ; 0 (0)             ; 0 (0)        ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                ; work         ;
;                   |altsyncram_dad1:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated                                                                                                                                                                                                 ; work         ;
;             |uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|                                                      ; 0 (0)             ; 64 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell                                                                                                                                                                                                                                                       ; work         ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                    ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                    ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                        ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                       ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                     ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                            ; work         ;
;                            |lpm_mult:Mult0|                                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                               ; work         ;
;                               |mult_jp01:auto_generated|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                      ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                    ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                    ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                        ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                       ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                     ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                            ; work         ;
;                            |lpm_mult:Mult0|                                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                               ; work         ;
;                               |mult_j011:auto_generated|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                      ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                    ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                    ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                        ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                       ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                     ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                            ; work         ;
;                            |lpm_mult:Mult0|                                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                               ; work         ;
;                               |mult_j011:auto_generated|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                      ; work         ;
;             |uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|                                                      ; 2078 (35)         ; 1305 (80)    ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci                                                                                                                                                                                                                                                       ; work         ;
;                |uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|                               ; 116 (0)           ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper                                                                                                                                                               ; work         ;
;                   |sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy|                                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy                                                                                                  ; work         ;
;                   |uart_kernel_nios2_cpu_debug_slave_sysclk:the_uart_kernel_nios2_cpu_debug_slave_sysclk|                              ; 10 (10)           ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_sysclk:the_uart_kernel_nios2_cpu_debug_slave_sysclk                                                                         ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_sysclk:the_uart_kernel_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_sysclk:the_uart_kernel_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                    ; work         ;
;                   |uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|                                    ; 102 (102)         ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck                                                                               ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                          ; work         ;
;                |uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|                                     ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg                                                                                                                                                                     ; work         ;
;                |uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break|                                       ; 86 (86)           ; 255 (255)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break                                                                                                                                                                       ; work         ;
;                |uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|                                         ; 222 (55)          ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk                                                                                                                                                                         ; work         ;
;                   |uart_kernel_nios2_cpu_nios2_oci_match_paired:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_paired|                ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|uart_kernel_nios2_cpu_nios2_oci_match_paired:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_paired                                                                     ; work         ;
;                   |uart_kernel_nios2_cpu_nios2_oci_match_single:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_single|                ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|uart_kernel_nios2_cpu_nios2_oci_match_single:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_single                                                                     ; work         ;
;                   |uart_kernel_nios2_cpu_nios2_oci_match_single:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit1_match_single|                ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|uart_kernel_nios2_cpu_nios2_oci_match_single:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit1_match_single                                                                     ; work         ;
;                |uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|                                       ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug                                                                                                                                                                       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                   ; work         ;
;                |uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace|                                     ; 37 (37)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace                                                                                                                                                                     ; work         ;
;                |uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|                                         ; 1144 (1136)       ; 590 (590)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo                                                                                                                                                                         ; work         ;
;                   |uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt                                                           ; work         ;
;                   |uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc:the_uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc|                      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc:the_uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc                                                                           ; work         ;
;                   |uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc                                                                       ; work         ;
;                |uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|                                             ; 22 (22)           ; 15 (15)      ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im                                                                                                                                                                             ; work         ;
;                   |uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component| ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component                                                          ; work         ;
;                      |altsyncram:the_altsyncram|                                                                                       ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram                                ; work         ;
;                         |altsyncram_7mc1:auto_generated|                                                                               ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated ; work         ;
;                |uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|                                     ; 233 (233)         ; 124 (124)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace                                                                                                                                                                     ; work         ;
;                |uart_kernel_nios2_cpu_nios2_oci_xbrk:the_uart_kernel_nios2_cpu_nios2_oci_xbrk|                                         ; 49 (49)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_xbrk:the_uart_kernel_nios2_cpu_nios2_oci_xbrk                                                                                                                                                                         ; work         ;
;                |uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|                                             ; 117 (117)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem                                                                                                                                                                             ; work         ;
;                   |uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram|                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram                                                                                              ; work         ;
;                      |altsyncram:the_altsyncram|                                                                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                    ; work         ;
;                         |altsyncram_4a31:auto_generated|                                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated                                     ; work         ;
;             |uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a                                                                                                                                                                                                                                        ; work         ;
;                |altsyncram:the_altsyncram|                                                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                              ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                               ; work         ;
;             |uart_kernel_nios2_cpu_register_bank_b_module:uart_kernel_nios2_cpu_register_bank_b|                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_b_module:uart_kernel_nios2_cpu_register_bank_b                                                                                                                                                                                                                                        ; work         ;
;                |altsyncram:the_altsyncram|                                                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_b_module:uart_kernel_nios2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                              ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_b_module:uart_kernel_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                               ; work         ;
;       |uart_kernel_sdram_controller:sdram_controller|                                                                                  ; 326 (254)         ; 338 (210)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|                         ; 72 (72)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module                                                                                                                                                                                                                           ; work         ;
;       |uart_kernel_uart:uart|                                                                                                          ; 122 (0)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_uart:uart                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |uart_kernel_uart_regs:the_uart_kernel_uart_regs|                                                                             ; 36 (36)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_regs:the_uart_kernel_uart_regs                                                                                                                                                                                                                                                                                                       ; work         ;
;          |uart_kernel_uart_rx:the_uart_kernel_uart_rx|                                                                                 ; 47 (47)           ; 38 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx                                                                                                                                                                                                                                                                                                           ; work         ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                       ; work         ;
;          |uart_kernel_uart_tx:the_uart_kernel_uart_tx|                                                                                 ; 39 (39)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UART_Nios|uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_tx:the_uart_kernel_uart_tx                                                                                                                                                                                                                                                                                                           ; work         ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 25           ; 128          ; 25           ; 3200  ; None ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 36           ; 128          ; 36           ; 4608  ; None ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ALTSYNCRAM                                     ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_b_module:uart_kernel_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                              ; IP Include File  ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; ALTPLL                          ; 15.0    ; N/A          ; N/A          ; |UART_Nios|PLL:PLL_inst                                                                                                                                                                                                                                                                                                                      ; PLL.v            ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |UART_Nios|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                      ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |UART_Nios|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                  ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |UART_Nios|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                                        ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |UART_Nios|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                      ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |UART_Nios|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                                        ;                  ;
; Altera ; altera_irq_mapper               ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                  ; uart_kernel.qsys ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                  ; uart_kernel.qsys ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                              ; uart_kernel.qsys ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                              ; uart_kernel.qsys ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                              ; uart_kernel.qsys ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                              ; uart_kernel.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                  ; uart_kernel.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                          ; uart_kernel.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                      ; uart_kernel.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                  ; uart_kernel.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                              ; uart_kernel.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                              ; uart_kernel.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                  ; uart_kernel.qsys ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                        ; uart_kernel.qsys ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                              ; uart_kernel.qsys ;
; Altera ; altera_merlin_master_agent      ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                 ; uart_kernel.qsys ;
; Altera ; altera_merlin_master_translator ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                                                                       ; uart_kernel.qsys ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                                                                              ; uart_kernel.qsys ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                                                                    ; uart_kernel.qsys ;
; Altera ; altera_merlin_master_agent      ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                                                                                          ; uart_kernel.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter                                                                                                                                                                                                     ; uart_kernel.qsys ;
; Altera ; altera_merlin_master_translator ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                                                                                                ; uart_kernel.qsys ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router:router                                                                                                                                                                                                                        ; uart_kernel.qsys ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                ; uart_kernel.qsys ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                ; uart_kernel.qsys ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                ; uart_kernel.qsys ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                ; uart_kernel.qsys ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_004:router_005                                                                                                                                                                                                                ; uart_kernel.qsys ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                                ; uart_kernel.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                  ; uart_kernel.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                              ; uart_kernel.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                          ; uart_kernel.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                          ; uart_kernel.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                              ; uart_kernel.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                      ; uart_kernel.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                              ; uart_kernel.qsys ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                                                ; uart_kernel.qsys ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator                                                                                                                                                                                                      ; uart_kernel.qsys ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                           ; uart_kernel.qsys ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                 ; uart_kernel.qsys ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent                                                                                                                                                                                                                            ; uart_kernel.qsys ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                  ; uart_kernel.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu                                                                                                                                                                                                                                                                  ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci                                                                                                                                                                                              ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg                                                                                                            ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break                                                                                                              ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk                                                                                                                ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|uart_kernel_nios2_cpu_nios2_oci_match_paired:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_paired            ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|uart_kernel_nios2_cpu_nios2_oci_match_single:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_single            ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|uart_kernel_nios2_cpu_nios2_oci_match_single:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit1_match_single            ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug                                                                                                              ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace                                                                                                            ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace|uart_kernel_nios2_cpu_nios2_oci_td_mode:uart_kernel_nios2_cpu_nios2_oci_trc_ctrl_td_mode                   ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo                                                                                                                ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt  ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc:the_uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc                  ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc              ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im                                                                                                                    ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace                                                                                                            ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_pib:the_uart_kernel_nios2_cpu_nios2_oci_pib                                                                                                                  ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_xbrk:the_uart_kernel_nios2_cpu_nios2_oci_xbrk                                                                                                                ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem                                                                                                                    ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram                                     ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht                                                                                                                                                                                                       ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data                                                                                                                                                                                               ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag                                                                                                                                                                                                 ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a                                                                                                                                                                               ;                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_b_module:uart_kernel_nios2_cpu_register_bank_b                                                                                                                                                                               ;                  ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_next ;
+------------------+------------------+------------------+------------------+--------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001   ;
+------------------+------------------+------------------+------------------+--------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                  ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                  ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                  ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                  ;
+------------------+------------------+------------------+------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_state                                                                                                       ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_next ;
+------------+------------+------------+------------+--------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                 ;
+------------+------------+------------+------------+--------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                          ;
+------------+------------+------------+------------+--------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_sysclk:the_uart_kernel_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_sysclk:the_uart_kernel_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_sysclk:the_uart_kernel_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_sysclk:the_uart_kernel_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_chipselect_pre                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[2,5..7,9,10,12,14..16,19,21,23,29,31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_regs:the_uart_kernel_uart_regs|readdata[10..15]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_addr[4,5]                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[0,1]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pcb[0,1]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_control_reg_rddata[29..31]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace|atm[29..31,33,35]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace|dtm[35]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|trc_ctrl_reg[8]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_pcb[0,1]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                   ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                   ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                   ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                   ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                   ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                   ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                   ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                   ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                   ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                   ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                   ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                   ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                   ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                   ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                   ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                  ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                  ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_channel[1]                                                                                                                                                                           ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                           ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_channel[0]                                                                                                                                                                           ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                           ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                  ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                  ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                  ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                  ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][106]                                                                                                                                                                                     ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                    ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                   ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                    ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                    ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                    ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                    ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                    ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                    ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                    ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                    ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                 ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                 ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                 ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                 ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                              ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                              ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,1,3,4,8,11,13,17,18,20,22,24..28]                                                                                                                                   ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                   ;
; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                 ; Merged with uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                 ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_addr[0..3,6..11]                                                                                                                                                                                                                                         ; Merged with uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_addr[12]                                                                                                                                                                                                                                                 ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[26]                                                                                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[28]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[25]                                                                                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[27]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[24]                                                                                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[26]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[23]                                                                                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[25]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[22]                                                                                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[24]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[21]                                                                                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[23]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[20]                                                                                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[22]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[19]                                                                                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[21]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[18]                                                                                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[20]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[17]                                                                                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[19]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[16]                                                                                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[18]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[15]                                                                                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[17]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[14]                                                                                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[16]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[13]                                                                                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[15]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[12]                                                                                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[14]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[11]                                                                                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[13]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[10]                                                                                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[12]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[9]                                                                                                                                                                                                                                                ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[11]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[8]                                                                                                                                                                                                                                                ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[10]                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[7]                                                                                                                                                                                                                                                ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[9]                                                                                                                                                                                                                                               ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[6]                                                                                                                                                                                                                                                ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[8]                                                                                                                                                                                                                                               ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[5]                                                                                                                                                                                                                                                ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[7]                                                                                                                                                                                                                                               ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[4]                                                                                                                                                                                                                                                ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[6]                                                                                                                                                                                                                                               ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[3]                                                                                                                                                                                                                                                ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[5]                                                                                                                                                                                                                                               ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[2]                                                                                                                                                                                                                                                ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[4]                                                                                                                                                                                                                                               ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[1]                                                                                                                                                                                                                                                ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[3]                                                                                                                                                                                                                                               ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pc[0]                                                                                                                                                                                                                                                ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[2]                                                                                                                                                                                                                                               ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_badaddr_reg_baddr[0..27]                                                                                                                                                                                                                             ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_badaddr_reg_baddr[28]                                                                                                                                                                                                                                ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace|dtm[33]                                                                                          ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace|dtm[34]                                                                                          ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|pending_exc_handler[1,3,4,6..20,22,24..26,28..30]                                                ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|pending_exc_handler[31]                                                                          ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|pending_exc_handler[5]                                                                           ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|pending_exc_handler[27]                                                                          ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|pending_exc_handler[2,21]                                                                        ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|pending_exc_handler[23]                                                                          ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|pending_exc_handler[23]                                                                          ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|pending_exc_handler[31]                                                                          ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                     ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent|hold_waitrequest                                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                         ; Merged with uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                               ; Merged with uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                            ; Merged with uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|waitrequest_reset_override                                                                                                                                                                             ; Merged with uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|clr_break_line                                                                                                                                                                                                                                         ; Merged with uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                    ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                    ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                    ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                    ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                    ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                    ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                    ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                    ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                    ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                   ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                  ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                  ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                  ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                  ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                       ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                       ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                        ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                     ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                              ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                              ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                 ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                 ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                 ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                 ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][106]                                                                                                                                                                                     ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_control_reg_rddata[5..9,11..28]                                                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                               ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][106]                                                                                                                                                                                     ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][106]                                                                                                                                                                                     ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][106]                                                                                                                                                                                     ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][106]                                                                                                                                                                                     ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                      ; Merged with uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_badaddr_reg_baddr[28]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|pending_frametype[2]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|pending_exc_handler[31]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|prev_pid                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[34]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|snapped_pid                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][105]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][105]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][105]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][105]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][105]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][105]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_next~9                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_next~10                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_next~13                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_next~14                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_next~16                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_next~4                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_next~5                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_next~6                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_state~14                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_state~15                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_state~16                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize.011 ; Merged with uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize.001 ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|trc_jtag_addr[7..16]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 499                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                    ; Stuck at GND              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][65],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][65],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][65],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][65],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][65],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][105]                                                                                                                                                                                   ; Stuck at GND              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][105],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][105],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][105],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][105],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][105],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                     ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                  ; Stuck at GND              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                               ; Stuck at GND              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                  ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                            ; Stuck at GND              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                               ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                    ; Stuck at GND              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                           ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_badaddr_reg_baddr[28],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|pending_exc_handler[31]                                                                          ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                       ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                               ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                               ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                               ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                               ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                               ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[1]                                                                                                                                                                                                                                             ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pcb[1],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_pcb[1]                                                                                                                                                                                                                                               ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_pcb[0]                                                                                                                                                                                                                                             ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pcb[0],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_pcb[0]                                                                                                                                                                                                                                               ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                         ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                           ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                         ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                      ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                 ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                 ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                 ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                 ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                 ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                 ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                                                 ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                          ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_regs:the_uart_kernel_uart_regs|readdata[14]                                                                                                                                                                                                                     ; Stuck at GND              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[14]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                 ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                      ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                     ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                ; Lost Fanouts              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                ; Lost Fanouts              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                  ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                ; Lost Fanouts              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                  ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                               ; Lost Fanouts              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                 ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                               ; Lost Fanouts              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                 ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                               ; Lost Fanouts              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                            ; Lost Fanouts              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_regs:the_uart_kernel_uart_regs|readdata[13]                                                                                                                                                                                                                     ; Stuck at GND              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[13]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                            ; Lost Fanouts              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_regs:the_uart_kernel_uart_regs|readdata[12]                                                                                                                                                                                                                     ; Stuck at GND              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[12]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_regs:the_uart_kernel_uart_regs|readdata[11]                                                                                                                                                                                                                     ; Stuck at GND              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[11]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_regs:the_uart_kernel_uart_regs|readdata[10]                                                                                                                                                                                                                     ; Stuck at GND              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[10]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_regs:the_uart_kernel_uart_regs|readdata[15]                                                                                                                                                                                                                     ; Stuck at GND              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[15]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[28]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|pending_frametype[2]                                                                           ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[34]                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                            ; Lost Fanouts              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                              ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                           ; Stuck at GND              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                              ; Stuck at GND              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                               ; Stuck at GND              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                 ; Stuck at GND              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                ; Stuck at GND              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC              ; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3358  ;
; Number of registers using Synchronous Clear  ; 73    ;
; Number of registers using Synchronous Load   ; 714   ;
; Number of registers using Asynchronous Clear ; 2381  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2628  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_tx:the_uart_kernel_uart_tx|txd                                                                                                                                                                     ; 1       ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                                                    ; 2       ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_cmd[3]                                                                                                                                                                                    ; 1       ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_cmd[2]                                                                                                                                                                                    ; 2       ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                                                    ; 2       ;
; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_tx:the_uart_kernel_uart_tx|pre_txd                                                                                                                                                                 ; 2       ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_addr[12]                                                                                                                                                                                  ; 11      ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                    ; 2       ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                    ; 2       ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                    ; 2       ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                    ; 2       ;
; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                ; 1       ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|refresh_counter[13]                                                                                                                                                                         ; 2       ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                                                                                         ; 2       ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                                                                                          ; 2       ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|refresh_counter[8]                                                                                                                                                                          ; 2       ;
; uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|refresh_counter[4]                                                                                                                                                                          ; 2       ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                        ; 11      ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                            ; 22      ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                            ; 3       ;
; uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                             ; 1       ;
; uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                             ; 4       ;
; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                ; 2       ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                    ; 2       ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pipe_flush                                                                                                                                                                            ; 19      ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                     ; 3       ;
; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_tx:the_uart_kernel_uart_tx|tx_ready                                                                                                                                                                ; 6       ;
; uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                    ; 2       ;
; uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                             ; 1       ;
; uart_kernel:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                ; 1       ;
; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                            ; 3       ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[0]                    ; 2       ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg|oci_ienable[1]                    ; 2       ;
; uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                             ; 1       ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_pipe_flush_waddr[25]                                                                                                                                                                  ; 1       ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                   ; 1       ;
; uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                     ; 1       ;
; uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_tx:the_uart_kernel_uart_tx|tx_shift_empty                                                                                                                                                          ; 2       ;
; uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                 ; 1       ;
; uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                  ; 1       ;
; uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 44                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[2]                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|readdata[3]                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_st_data[21]                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_st_data[28]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[17]                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[30]                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[17]                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[14]                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|trc_im_addr[4]                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_tx:the_uart_kernel_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|MonDReg[28]                                                                                          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|MonDReg[22]                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_slow_inst_result[1]                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|readdata[0]                                                                                                                                                                    ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_pipe_flush_waddr[12]                                                                                                                                                                                                                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[14] ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[32] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck|sr[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_0[31]                                                                                       ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_0[11]                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[30]                                                                                       ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_1[27]                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_2[30]                                                                                       ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_2[3]                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_3[31]                                                                                       ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_3[25]                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_4[30]                                                                                       ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_4[2]                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[31]                                                                                       ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_5[2]                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_6[31]                                                                                       ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_6[21]                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_7[30]                                                                                       ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_7[10]                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_8[30]                                                                                       ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_8[22]                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[33]                                                                                       ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_9[21]                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[31]                                                                                      ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_10[26]                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_11[30]                                                                                      ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_11[13]                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_12[30]                                                                                      ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_12[21]                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_13[30]                                                                                      ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_13[3]                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_14[33]                                                                                      ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_14[8]                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_15[30]                                                                                      ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|fifo_15[23]                                                                                      ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|pending_exc_addr[27]                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|MonAReg[6]                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module|entries[1]                                                                                                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_bank[0]                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break|break_readreg[29]                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[12]                                                                                                                                                                                                                                             ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|F_pc[17]                                                                                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[5]                                                                                                                                                                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_addr[6]                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|sync_timer[1]                                                                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|sync_timer[4]                                                                                ;
; 6:1                ; 34 bits   ; 136 LEs       ; 34 LEs               ; 102 LEs                ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|dct_buffer[8]                                                                                ;
; 9:1                ; 28 bits   ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break|break_readreg[23]                                                                              ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[30]                                                                                      ;
; 9:1                ; 25 bits   ; 150 LEs       ; 75 LEs               ; 75 LEs                 ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[6]                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace|itm[27]                                                                                      ;
; 12:1               ; 62 bits   ; 496 LEs       ; 0 LEs                ; 496 LEs                ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|active_data[18]                                                                                                                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|m_data[4]                                                                                                                                                                                                                                              ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|E_logic_result[31]                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |UART_Nios|uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|A_wr_data_unfiltered[24]                                                                                                                                                                                                                           ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|tw[10]                                                                                           ;
; 17:1               ; 4 bits    ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|tw[33]                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|D_src2_reg[18]                                                                                                                                                                                                                                     ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |UART_Nios|uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|F_ic_tag_rd_addr_nxt[0]                                                                                                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|Selector35                                                                                                                                                                                                                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |UART_Nios|uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|Selector27                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller ;
+-----------------------------+-------+------+----------------------------------------+
; Assignment                  ; Value ; From ; To                                     ;
+-----------------------------+-------+------+----------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                        ;
+-----------------------------+-------+------+----------------------------------------+


+-------------------------------------------------------------+
; Source assignments for uart_kernel:u0|uart_kernel_uart:uart ;
+-----------------------------+-------+------+----------------+
; Assignment                  ; Value ; From ; To             ;
+-----------------------------+-------+------+----------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -              ;
+-----------------------------+-------+------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for uart_kernel:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]    ;
+-------------------+-------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; -2000                 ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                              ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                    ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                    ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                           ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                              ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                    ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                    ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                           ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                    ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router:router|uart_kernel_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_001:router_001|uart_kernel_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_002:router_002|uart_kernel_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_002:router_003|uart_kernel_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_004:router_004|uart_kernel_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_004:router_005|uart_kernel_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_002:router_006|uart_kernel_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 7     ; Signed Integer                                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                         ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; PLL:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                             ;
; Entity Instance            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
; Entity Instance            ; uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                       ;
+----------------+-------+----------+-----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                  ;
+----------------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_004:router_004|uart_kernel_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_002:router_002|uart_kernel_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_001:router_001|uart_kernel_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router:router|uart_kernel_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                           ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_uart:uart" ;
+---------------+--------+----------+------------------------------+
; Port          ; Type   ; Severity ; Details                      ;
+---------------+--------+----------+------------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected       ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected       ;
+---------------+--------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_nios2:nios2" ;
+---------------+--------+----------+--------------------------------+
; Port          ; Type   ; Severity ; Details                        ;
+---------------+--------+----------+--------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected         ;
+---------------+--------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 118                         ;
; cycloneiii_ff         ; 3275                        ;
;     CLR               ; 416                         ;
;     CLR SCLR          ; 7                           ;
;     CLR SLD           ; 21                          ;
;     ENA               ; 637                         ;
;     ENA CLR           ; 1278                        ;
;     ENA CLR SCLR      ; 7                           ;
;     ENA CLR SCLR SLD  ; 24                          ;
;     ENA CLR SLD       ; 597                         ;
;     ENA SCLR          ; 12                          ;
;     ENA SLD           ; 17                          ;
;     SCLR              ; 11                          ;
;     SLD               ; 42                          ;
;     plain             ; 206                         ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 4643                        ;
;     arith             ; 325                         ;
;         2 data inputs ; 158                         ;
;         3 data inputs ; 167                         ;
;     normal            ; 4318                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 45                          ;
;         2 data inputs ; 367                         ;
;         3 data inputs ; 1349                        ;
;         4 data inputs ; 2552                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 207                         ;
;                       ;                             ;
; Max LUT depth         ; 9.20                        ;
; Average LUT depth     ; 3.63                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Tue Sep 08 09:48:35 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Nios -c UART_Nios
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/uart_kernel.v
    Info (12023): Found entity 1: uart_kernel
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/uart_kernel.v
    Info (12023): Found entity 1: uart_kernel
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_irq_mapper.sv
    Info (12023): Found entity 1: uart_kernel_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0.v
    Info (12023): Found entity 1: uart_kernel_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: uart_kernel_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: uart_kernel_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: uart_kernel_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: uart_kernel_mm_interconnect_0_rsp_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: uart_kernel_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: uart_kernel_mm_interconnect_0_cmd_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: uart_kernel_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: uart_kernel_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: uart_kernel_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: uart_kernel_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: uart_kernel_mm_interconnect_0_router_004
Info (12021): Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: uart_kernel_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: uart_kernel_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: uart_kernel_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: uart_kernel_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: uart_kernel_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: uart_kernel_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 5 design units, including 5 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_uart.v
    Info (12023): Found entity 1: uart_kernel_uart_tx
    Info (12023): Found entity 2: uart_kernel_uart_rx_stimulus_source
    Info (12023): Found entity 3: uart_kernel_uart_rx
    Info (12023): Found entity 4: uart_kernel_uart_regs
    Info (12023): Found entity 5: uart_kernel_uart
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_sysid_qsys.v
    Info (12023): Found entity 1: uart_kernel_sysid_qsys
Info (12021): Found 2 design units, including 2 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_sdram_controller.v
    Info (12023): Found entity 1: uart_kernel_sdram_controller_input_efifo_module
    Info (12023): Found entity 2: uart_kernel_sdram_controller
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2.v
    Info (12023): Found entity 1: uart_kernel_nios2
Info (12021): Found 27 design units, including 27 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu.v
    Info (12023): Found entity 1: uart_kernel_nios2_cpu_ic_data_module
    Info (12023): Found entity 2: uart_kernel_nios2_cpu_ic_tag_module
    Info (12023): Found entity 3: uart_kernel_nios2_cpu_bht_module
    Info (12023): Found entity 4: uart_kernel_nios2_cpu_register_bank_a_module
    Info (12023): Found entity 5: uart_kernel_nios2_cpu_register_bank_b_module
    Info (12023): Found entity 6: uart_kernel_nios2_cpu_nios2_oci_debug
    Info (12023): Found entity 7: uart_kernel_nios2_cpu_nios2_oci_break
    Info (12023): Found entity 8: uart_kernel_nios2_cpu_nios2_oci_xbrk
    Info (12023): Found entity 9: uart_kernel_nios2_cpu_nios2_oci_match_single
    Info (12023): Found entity 10: uart_kernel_nios2_cpu_nios2_oci_match_paired
    Info (12023): Found entity 11: uart_kernel_nios2_cpu_nios2_oci_dbrk
    Info (12023): Found entity 12: uart_kernel_nios2_cpu_nios2_oci_itrace
    Info (12023): Found entity 13: uart_kernel_nios2_cpu_nios2_oci_td_mode
    Info (12023): Found entity 14: uart_kernel_nios2_cpu_nios2_oci_dtrace
    Info (12023): Found entity 15: uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 16: uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 17: uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 18: uart_kernel_nios2_cpu_nios2_oci_fifo
    Info (12023): Found entity 19: uart_kernel_nios2_cpu_nios2_oci_pib
    Info (12023): Found entity 20: uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module
    Info (12023): Found entity 21: uart_kernel_nios2_cpu_nios2_oci_im
    Info (12023): Found entity 22: uart_kernel_nios2_cpu_nios2_performance_monitors
    Info (12023): Found entity 23: uart_kernel_nios2_cpu_nios2_avalon_reg
    Info (12023): Found entity 24: uart_kernel_nios2_cpu_ociram_sp_ram_module
    Info (12023): Found entity 25: uart_kernel_nios2_cpu_nios2_ocimem
    Info (12023): Found entity 26: uart_kernel_nios2_cpu_nios2_oci
    Info (12023): Found entity 27: uart_kernel_nios2_cpu
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: uart_kernel_nios2_cpu_debug_slave_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: uart_kernel_nios2_cpu_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: uart_kernel_nios2_cpu_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_mult_cell.v
    Info (12023): Found entity 1: uart_kernel_nios2_cpu_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_nios2_cpu_test_bench.v
    Info (12023): Found entity 1: uart_kernel_nios2_cpu_test_bench
Info (12021): Found 5 design units, including 5 entities, in source file uart_kernel/synthesis/submodules/uart_kernel_jtag_uart.v
    Info (12023): Found entity 1: uart_kernel_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: uart_kernel_jtag_uart_scfifo_w
    Info (12023): Found entity 3: uart_kernel_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: uart_kernel_jtag_uart_scfifo_r
    Info (12023): Found entity 5: uart_kernel_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Warning (10037): Verilog HDL or VHDL warning at uart_kernel_sdram_controller.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at uart_kernel_sdram_controller.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at uart_kernel_sdram_controller.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at uart_kernel_sdram_controller.v(680): conditional expression evaluates to a constant
Warning (12125): Using design file uart_nios.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: UART_Nios
Info (12127): Elaborating entity "UART_Nios" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at uart_nios.v(85): truncated value with size 32 to match size of target (20)
Warning (10034): Output port "UART_RTS" at uart_nios.v(48) has no driver
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated"
Info (12128): Elaborating entity "uart_kernel" for hierarchy "uart_kernel:u0"
Info (12128): Elaborating entity "uart_kernel_jtag_uart" for hierarchy "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "uart_kernel_jtag_uart_scfifo_w" for hierarchy "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_w:the_uart_kernel_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "uart_kernel_jtag_uart_scfifo_r" for hierarchy "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|uart_kernel_jtag_uart_scfifo_r:the_uart_kernel_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_jtag_uart:jtag_uart|alt_jtag_atlantic:uart_kernel_jtag_uart_alt_jtag_atlantic"
Info (12128): Elaborating entity "uart_kernel_nios2" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_test_bench" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_test_bench:the_uart_kernel_nios2_cpu_test_bench"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_ic_data_module" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_data_module:uart_kernel_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_ic_tag_module" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "25"
    Info (12134): Parameter "width_b" = "25"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf
    Info (12023): Found entity 1: altsyncram_dad1
Info (12128): Elaborating entity "altsyncram_dad1" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_ic_tag_module:uart_kernel_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_bht_module" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_bht_module:uart_kernel_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_register_bank_a_module" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_a_module:uart_kernel_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_register_bank_b_module" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_register_bank_b_module:uart_kernel_nios2_cpu_register_bank_b"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_mult_cell" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1"
Info (12130): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1"
Info (12133): Instantiated megafunction "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12130): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_oci" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_oci_debug" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_debug:the_uart_kernel_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_oci_break" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_break:the_uart_kernel_nios2_cpu_nios2_oci_break"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_oci_xbrk" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_xbrk:the_uart_kernel_nios2_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_oci_dbrk" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_oci_match_single" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|uart_kernel_nios2_cpu_nios2_oci_match_single:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_single"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_oci_match_paired" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dbrk:the_uart_kernel_nios2_cpu_nios2_oci_dbrk|uart_kernel_nios2_cpu_nios2_oci_match_paired:uart_kernel_nios2_cpu_nios2_oci_dbrk_hit0_match_paired"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_oci_itrace" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_itrace:the_uart_kernel_nios2_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_oci_dtrace" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_oci_td_mode" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_dtrace:the_uart_kernel_nios2_cpu_nios2_oci_dtrace|uart_kernel_nios2_cpu_nios2_oci_td_mode:uart_kernel_nios2_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_oci_fifo" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_uart_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_uart_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_fifo:the_uart_kernel_nios2_cpu_nios2_oci_fifo|uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc:the_uart_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_oci_pib" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_pib:the_uart_kernel_nios2_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_oci_im" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7mc1.tdf
    Info (12023): Found entity 1: altsyncram_7mc1
Info (12128): Elaborating entity "altsyncram_7mc1" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_oci_im:the_uart_kernel_nios2_cpu_nios2_oci_im|uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component_module:uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_avalon_reg" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_avalon_reg:the_uart_kernel_nios2_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_nios2_ocimem" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_ociram_sp_ram_module" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf
    Info (12023): Found entity 1: altsyncram_4a31
Info (12128): Elaborating entity "altsyncram_4a31" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_nios2_ocimem:the_uart_kernel_nios2_cpu_nios2_ocimem|uart_kernel_nios2_cpu_ociram_sp_ram_module:uart_kernel_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_debug_slave_wrapper" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_debug_slave_tck" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_tck:the_uart_kernel_nios2_cpu_debug_slave_tck"
Info (12128): Elaborating entity "uart_kernel_nios2_cpu_debug_slave_sysclk" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|uart_kernel_nios2_cpu_debug_slave_sysclk:the_uart_kernel_nios2_cpu_debug_slave_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy"
Info (12130): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy"
Info (12133): Instantiated megafunction "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_nios2_oci:the_uart_kernel_nios2_cpu_nios2_oci|uart_kernel_nios2_cpu_debug_slave_wrapper:the_uart_kernel_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:uart_kernel_nios2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "uart_kernel_sdram_controller" for hierarchy "uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller"
Info (12128): Elaborating entity "uart_kernel_sdram_controller_input_efifo_module" for hierarchy "uart_kernel:u0|uart_kernel_sdram_controller:sdram_controller|uart_kernel_sdram_controller_input_efifo_module:the_uart_kernel_sdram_controller_input_efifo_module"
Info (12128): Elaborating entity "uart_kernel_sysid_qsys" for hierarchy "uart_kernel:u0|uart_kernel_sysid_qsys:sysid_qsys"
Info (12128): Elaborating entity "uart_kernel_uart" for hierarchy "uart_kernel:u0|uart_kernel_uart:uart"
Info (12128): Elaborating entity "uart_kernel_uart_tx" for hierarchy "uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_tx:the_uart_kernel_uart_tx"
Info (12128): Elaborating entity "uart_kernel_uart_rx" for hierarchy "uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx"
Info (12128): Elaborating entity "uart_kernel_uart_rx_stimulus_source" for hierarchy "uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_rx:the_uart_kernel_uart_rx|uart_kernel_uart_rx_stimulus_source:the_uart_kernel_uart_rx_stimulus_source"
Info (12128): Elaborating entity "uart_kernel_uart_regs" for hierarchy "uart_kernel:u0|uart_kernel_uart:uart|uart_kernel_uart_regs:the_uart_kernel_uart_regs"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_router" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_router_default_decode" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router:router|uart_kernel_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_router_001" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_router_001_default_decode" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_001:router_001|uart_kernel_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_router_002" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_router_002_default_decode" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_002:router_002|uart_kernel_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_router_004" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_004:router_004"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_router_004_default_decode" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_router_004:router_004|uart_kernel_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_cmd_demux" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_cmd_demux_001" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_cmd_mux" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_cmd_mux_002" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_rsp_demux" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_rsp_demux_002" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_demux_002:rsp_demux_002"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_rsp_mux" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_rsp_mux_001" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_avalon_st_adapter" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter"
Info (12128): Elaborating entity "uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "uart_kernel:u0|uart_kernel_mm_interconnect_0:mm_interconnect_0|uart_kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|uart_kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "uart_kernel_irq_mapper" for hierarchy "uart_kernel:u0|uart_kernel_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "uart_kernel:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "uart_kernel:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (12020): Port "rdaddress" on the entity instantiation of "uart_kernel_nios2_cpu_traceram_lpm_dram_sdp_component" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored.
Warning (12020): Port "jdo" on the entity instantiation of "the_uart_kernel_nios2_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2020.09.08.09:49:06 Progress: Loading sldff58c141/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldff58c141/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldff58c141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
Info (12130): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01
Info (12130): Elaborated megafunction instantiation "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "uart_kernel:u0|uart_kernel_nios2:nios2|uart_kernel_nios2_cpu:cpu|uart_kernel_nios2_cpu_mult_cell:the_uart_kernel_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "UART_RTS" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 48 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/UART_Nios.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "UART_CTS"
Info (21057): Implemented 6551 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 28 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 6268 logic cells
    Info (21064): Implemented 207 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 5012 megabytes
    Info: Processing ended: Tue Sep 08 09:49:34 2020
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:01:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Codes/_Hardware/FPGA-NIOS/UART_Nios/UART_Nios.map.smsg.


