### This script is just for Project #2 in CSE291A class
### It reads the sdc file and 3_2_place_iop.odb file
### Then convert the design into a hypergraph
### Then read global placement solution back and run the global placement incrementally
### Then perform legalization and detailed placement
# You can run this script in this manner:  openroad -python python_read_design.py

import sys
import os
import argparse
import pdn, odb, utl
from openroad import Tech, Design, Timing
import openroad as ord
import time
from pathlib import Path


def load_design(techNode, floorplanOdbFile, sdcFile):
  tech = Tech()
  platform_dir = "./platforms/" + techNode + "/"
  libDir = Path(platform_dir + "lib/")
  lefDir = Path(platform_dir + "lef/")
  rcFile = platform_dir + "setRC.tcl"

  print("libDir: ", libDir)
  print("lefDir: ", lefDir)
  print("rcFile: ", rcFile)

  # Read technology files
  libFiles = libDir.glob('*.lib*')
  lefFiles = lefDir.glob('*.lef')
  for libFile in libFiles:
    print("Reading library file: %s\n" % libFile)
    tech.readLiberty(libFile.as_posix())
  
  techLefFiles = lefDir.glob("*tech*.lef")
  for techLefFile in techLefFiles:
    tech.readLef(techLefFile.as_posix())
  for lefFile in lefFiles:
    tech.readLef(lefFile.as_posix())
  
  design = Design(tech)

  # read the odb file
  design.readDb(floorplanOdbFile)
  design.evalTclString("read_sdc %s"%sdcFile)
  design.evalTclString("source " + rcFile)

  return tech, design


def get_connection(large_net_threshold, file_name, IO_map, inst_map):
  f = open(file_name, "a")
  f.write("Nets information (Each line represents one net. The first element in each line is the driver pin.):\n")
  block = ord.get_db_block()
  nets = block.getNets()
  for net in nets:
    if net.getName() == "VDD" or net.getName() == "VSS":
      continue
    if (len(net.getITerms()) + len(net.getBTerms()) >= large_net_threshold):
      continue

    sinkPins = []
    driverId = -1
    dPin = None
    # check the instance pins
    for p in net.getITerms():
      if p.isOutputSignal():
        dPin = p
        driverId = inst_map[p.getInst().getName()]
      else:
        sinkPins.append(inst_map[p.getInst().getName()])
    
    # check the IO pins
    for p in net.getBTerms():
      if dPin is None and p.getIoType() == "INPUT":
        dPin = p
        driverId = IO_map[p.getName()]
      else:
        sinkPins.append(IO_map[p.getName()])
      
    if dPin is None:
      if (net.getName() == "VDD" or net.getName() == "VSS"):
        continue  # ignore power and ground nets
      print("No driver found for net: ",net.getName())
      continue
   
    if (len(sinkPins) + 1 >= large_net_threshold):
      print("Ignore large net: ",net.getName())
      continue

    if (len(sinkPins) == 0):
      continue

    f.write(str(driverId) + " ")
    for sinkId in sinkPins:
      f.write(str(sinkId) + " ")
    f.write("\n")
  f.write("*********************************************************************************************\n")
  f.close()


def get_registers(design):
    registers = []
    regs_ptr = design.evalTclString("::sta::all_register").split()
    for reg in regs_ptr:
        reg_db_ptr = design.evalTclString("::sta::sta_to_db_inst "+reg)
        if reg_db_ptr != "NULL":
            reg_inst_name = design.evalTclString(reg_db_ptr+" getName")
            registers.append(reg_inst_name)
    return registers


def get_clknets(design):
    clk_nets = []
    clk_nets_ptr = design.evalTclString("::sta::find_all_clk_nets").split()
    clk_nets = [design.evalTclString(x+" getName") for x in clk_nets_ptr]
    return clk_nets


def get_insts(design, inst_map, file_name, vertex_id):
  block = ord.get_db_block()
  insts = block.getInsts()
  registers = get_registers(design)
  f = open(file_name, "a")
  f.write("Instance information (Each line represents one instance: vertex_id, instance_name, cell_name, isMacro, isSeq, isFixed, x_center, y_center, width, height):\n")
  for inst in insts:
    instName = inst.getName()
    master = inst.getMaster()
    masterName = master.getName()
    BBox = inst.getBBox()
    isMacro = master.isBlock()
    isSeq = True if instName in registers else False
    isFixed = True if inst.isFixed() else False
    lx = BBox.xMin()
    ly = BBox.yMin()
    ux = BBox.xMax()
    uy = BBox.yMax()
    width = ux - lx
    height = uy - ly
    x_center = (lx + ux) / 2
    y_center = (ly + uy) / 2
    isFiller = True if master.isFiller() else False
    isTapCell = True if ("TAPCELL" in masterName or "tapcell" in masterName) else False
    #isBuffer = 1 if design.isBuffer(master) else 0
    #isInverter = 1 if design.isInverter(master) else 0
    if (isFiller == True or isTapCell == True):
      continue # ignore filler and tap cells
    f.write(str(vertex_id) + " ")
    f.write(instName + " ")
    f.write(masterName + " ")
    f.write(str(isMacro) + " ")
    f.write(str(isSeq) + " ")
    f.write(str(isFixed) + " ")
    if mode == "0":
        if (isMacro == True or isFixed == True):
            f.write(str(x_center) + " ")
            f.write(str(y_center) + " ")
        else:
            f.write(str(0) + " ")
            f.write(str(0) + " ")
    else:
        f.write(str(x_center) + " ")
        f.write(str(y_center) + " ")        
    f.write(str(width) + " ")
    f.write(str(height) + " ")
    f.write("\n")
    inst_map[instName] = vertex_id
    vertex_id += 1
  f.write("*********************************************************************************************\n")
  f.close()     


### This function is only for testing purpose
### Please replace this function with your own function
def generate_init_placement(design, file_name):
  f = open(file_name, "w")
  block = ord.get_db_block()
  insts = block.getInsts()
  registers = get_registers(design)
  for inst in insts:
    instName = inst.getName()
    master = inst.getMaster()
    masterName = master.getName()
    BBox = inst.getBBox()
    isMacro = master.isBlock()
    isSeq = True if instName in registers else False
    isFixed = True if inst.isFixed() else False
    lx = BBox.xMin()
    ly = BBox.yMin()
    ux = BBox.xMax()
    uy = BBox.yMax()
    width = ux - lx
    height = uy - ly
    x_center = (lx + ux) / 2
    y_center = (ly + uy) / 2
    isFiller = True if master.isFiller() else False
    isTapCell = True if ("TAPCELL" in masterName or "tapcell" in masterName) else False
    #isBuffer = 1 if design.isBuffer(master) else 0
    #isInverter = 1 if design.isInverter(master) else 0
    if (isFiller == True or isTapCell == True):
      continue # ignore filler and tap cells
    f.write(instName + " ")
    if (isMacro == True or isFixed == True):
      continue
    else:
      f.write(str(int(x_center)) + " ")
      f.write(str(int(y_center)) + " ")
    f.write("\n")
  f.close()     


def get_IO_pins(IO_map, file_name):
  f = open(file_name, "a")
  f.write("Input/Output Pin information (Each line represents one fixed pin: vertex_id, IO_name, IO_type, x_center, y_center):\n")
  block = ord.get_db_block()
  BTerms = block.getBTerms()
  vertex_id = 0
  for bTerm in BTerms:
    BBox = bTerm.getBBox()
    x_center = (BBox.xMin() + BBox.xMax()) / 2
    y_center = (BBox.yMin() + BBox.yMax()) / 2
    f.write(str(vertex_id) + " ")
    f.write(bTerm.getName() + " ")
    f.write(bTerm.getIoType() + " ")
    f.write(str(int(x_center)) + " ")
    f.write(str(int(y_center)) + "\n")
    IO_map[bTerm.getName()] = vertex_id
    vertex_id += 1
  f.write("*********************************************************************************************\n")
  f.close()



def get_basic_info(file_name):
  block = ord.get_db_block()
  design_name = block.getName()
  dbunits = block.getDbUnitsPerMicron()
  die_width = block.getDieArea().dx() 
  die_height = block.getDieArea().dy() 
  core_width = block.getCoreArea().dx() 
  core_height = block.getCoreArea().dy() 
  nets = block.getNets()
  insts = block.getInsts()

  f = open(file_name, "a")
  f.write("*********************************************************************************************\n")
  f.write("Basic information of the design:\n")
  f.write("Design name: %s\n"%design_name)
  #f.write("Number of nets: %d\n"%len(nets))
  #f.write("Number of instances: %d\n"%len(insts))
  f.write("UNITS DISTANCE MICRONS : %d (We use DBU to store the layout information)\n"%dbunits)  
  f.write("Die width: %d DBU\n"%die_width)
  f.write("Die height: %d DBU\n"%die_height)
  f.write("Core width: %d DBU\n"%core_width)
  f.write("Core height: %d DBU\n"%core_height)
  f.write("Core region:  lx = %d, ly = %d, ux = %d, uy = %d\n"%(block.getCoreArea().xMin(),
                                                            block.getCoreArea().yMin(),
                                                            block.getCoreArea().xMax(),
                                                            block.getCoreArea().yMax()))
  f.write("*********************************************************************************************\n")
  f.close()


if __name__ == "__main__":
    # You can run this script in this manner:  openroad -python python_read_design.py
    parser = argparse.ArgumentParser(description="Example script to perform global placement initialization using OpenROAD.")
    parser.add_argument("-d", default="ibex", help="Give the design name")
    parser.add_argument("-t", default="nangate45", help="Give the technology node")
    parser.add_argument("-p", default="nangate45", help="Give the result_path")
    parser.add_argument("-f", default="nangate45", help="Give the flow variant")
    parser.add_argument("-m", default="0", help="Give the mode")
    parser.add_argument("-large_net_threshold", default="1000", help="Large net threshold. We should remove global nets like reset.")
    
    args = parser.parse_args()

    tech_node = args.t
    design = args.d
    path = args.p
    flow = args.f
    mode = args.m
    large_net_threshold = int(args.large_net_threshold)

    if mode == "0":
        hg_file_name = path + "/raw_graph/" + str(design) + "_" + str(tech_node) + "_" + str(flow) + ".txt"
        os.makedirs(os.path.dirname(hg_file_name), exist_ok=True)
        f = open(hg_file_name, "w")
        f.close()
    else:
        hg_file_name = path + "/raw_graph/" + str(design) + "_" + str(tech_node) + "_" + str(flow) + "_label.txt"
        os.makedirs(os.path.dirname(hg_file_name), exist_ok=True)
        f = open(hg_file_name, "w")
        f.close()

    #path = "./results/" + tech_node + "/" + design + "/base"
    #path = "./results/" + tech_node + "/" + design + "/" + design +"_run_1"

    if mode == "0":
        floorplan_odb_file = path + "/3_2_place_iop.odb"
        sdc_file = path + "/2_floorplan.sdc"
    else:
        #floorplan_odb_file = path + "/3_5_place_dp.odb"
        floorplan_odb_file = path + "/3_place.odb"
        sdc_file = path + "/2_floorplan.sdc"       

    #floorplan_odb_file = path + "/3_5_place_dp.odb"
    #sdc_file = path + "/3_place.sdc"
    # Load the design
    tech, design = load_design(tech_node, floorplan_odb_file, sdc_file)
    # Get basic information
    get_basic_info(hg_file_name)

    # get all the IO pins
    IO_map = {}
    inst_map = {}
    get_IO_pins(IO_map, hg_file_name) 

    # get all the instances
    vertex_id = len(IO_map)
    get_insts(design, inst_map, hg_file_name, vertex_id)

    # get all the connections
    get_connection(large_net_threshold, hg_file_name, IO_map, inst_map)   

    print("Done")
    # from here.  You should get the hypergraph file
