/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire [40:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [3:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  reg [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~celloutsig_0_6z[35];
  assign celloutsig_0_1z = ~in_data[56];
  assign celloutsig_0_3z = celloutsig_0_1z | celloutsig_0_0z[2];
  assign celloutsig_1_18z = celloutsig_1_2z[5] ^ celloutsig_1_4z[4];
  assign celloutsig_0_6z = { in_data[91:59], celloutsig_0_0z } & { in_data[14:7], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[77:70] / { 1'h1, in_data[63:57] };
  assign celloutsig_0_4z = { celloutsig_0_0z[0], celloutsig_0_1z, celloutsig_0_2z } / { 1'h1, celloutsig_0_2z[2], celloutsig_0_2z[10:1], in_data[0] };
  assign celloutsig_0_2z = in_data[80:70] / { 1'h1, celloutsig_0_0z[4], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[139:134] < in_data[190:185];
  assign celloutsig_1_3z = { celloutsig_1_2z[6:4], celloutsig_1_2z, celloutsig_1_1z } < in_data[156:143];
  assign celloutsig_1_4z = { celloutsig_1_2z[4:0], celloutsig_1_3z } ^ celloutsig_1_2z[6:1];
  always_latch
    if (!clkin_data[32]) celloutsig_0_8z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_8z = { celloutsig_0_4z[7:5], celloutsig_0_3z };
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 10'h000;
    else if (!clkin_data[0]) celloutsig_1_2z = { in_data[127:120], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_0z));
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, 1'h1, celloutsig_0_7z, celloutsig_0_8z };
endmodule
