# Makefile that creates the executable "school" with variables
# CC for gcc, SRC for the .c files, OBJ for the .o files and NAME
# for the name of the executable

CC=gcc
SRC=main.c school.c
OBJ=main.o school.o
NAME=school

all: $(NAME)

$(NAME): $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

main.o: main.c
	$(CC) -c -o main.o main.c

school.o: school.c
	$(CC) -c -o school.o school.c
