cd /home/s316792/project/cv32e40p_tftlab_2023/run/zoix && \
fr2fdef \
	+format+standard +verbose +warnreturn+0 +nocollapse \
	+dut+cv32e40p_top \
	-fr /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff \
	-l fgen_z.log

                                   Z01X (TM)

               Version T-2022.06-SP2 for linux64 - Nov 15, 2022 

                    Copyright (c) 1999 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Z01X (TM) Version: T-2022.06-SP2 (64-bit, Nov 15 2022) for Linux 64-bit

Info:    Using standard file format
Command: fr2fdef +format+standard +verbose +warnreturn+0 +nocollapse +dut+cv32e40p_top -fr /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff -l fgen_z.log 

Info:    Loading design
Info:    Reading fault source file
/home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff
Info:    Using Standard Fault Format Parser
Warning! The $fs_ fault selection system tasks in design will be ignored.
=======================================================================

Warning! 56 untestable faults 
The following faults are not detectable but will retain their status:
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_0_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_1_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_2_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_3_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_4_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_5_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_6_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_10_.Q"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_16_.Q"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_24_.Q"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_30_.Q"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_31_.Q"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_2_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_3_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_5_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_7_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_15_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_16_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_20_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_21_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_26_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_27_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.Cnt_DP_reg_1_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.Cnt_DP_reg_2_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.Cnt_DP_reg_3_.Q"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.Cnt_DP_reg_4_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.Cnt_DP_reg_5_.Q"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA R {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.Cnt_DP_reg_0_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_0_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_1_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_2_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_3_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_4_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_5_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_6_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_10_.Q"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_16_.Q"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_24_.Q"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_30_.Q"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.ResReg_DP_reg_31_.Q"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_2_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_3_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_5_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_7_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_15_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_16_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_20_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_21_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_26_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.BReg_DP_reg_27_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.Cnt_DP_reg_1_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.Cnt_DP_reg_2_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.Cnt_DP_reg_3_.Q"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.Cnt_DP_reg_4_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.Cnt_DP_reg_5_.Q"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
-----------------------------------------------------------------------
NA F {PORT "cv32e40p_top.core_i.ex_stage_i.alu_i.alu_div_i.Cnt_DP_reg_0_.QN"} (file: /home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff, line: 17)
=======================================================================


Info:    Writing Merge Report
#----------------------------------------------------------------------
# Fault Statistics for "/home/s316792/project/cv32e40p_tftlab_2023/zoix/gen_tdf_cv32e40p_top.sff"
#                                        Prime             Total
#----------------------------------------------------------------------
# Total Faults:                           5972              5972
#
# Dropped Detected                 DD        0   0.00%         0   0.00%
# Dropped Potential                PD        0   0.00%         0   0.00%
# Not Attempted                    NA     5972 100.00%      5972 100.00%
# Not Detected                     ND        0   0.00%         0   0.00%
#
# Test Coverage                                  0.00%             0.00%
# Fault Coverage                                 0.00%             0.00%
#----------------------------------------------------------------------
#
#----------------------------------------------------------------------
# Fault Statistics for "Merging"
#                                        Prime             Total
#----------------------------------------------------------------------
# Total Faults:                           5972              5972
#
# Dropped Detected                 DD        0   0.00%         0   0.00%
# Dropped Potential                PD        0   0.00%         0   0.00%
# Not Attempted                    NA     5972 100.00%      5972 100.00%
# Not Detected                     ND        0   0.00%         0   0.00%
#
# Test Coverage                                  0.00%             0.00%
# Fault Coverage                                 0.00%             0.00%
#----------------------------------------------------------------------
#
Info:    Writing fdef file
Info:    Total Faults = 5972 (5972 source; 0 collapsed; 0 untestable)
Info:    CPU Time: 0.1s ; Elapsed Time: 0.2s ; Data Size: 66.4MB 
Info:    Fault Generation Completed 0 Errors 2 Warnings
Fri Jan 12 10:59:14 2024
cd /home/s316792/project/cv32e40p_tftlab_2023/run/zoix && \
fault_report -out /home/s316792/project/cv32e40p_tftlab_2023/run/zoix/cv32e40p_top_tdf.rpt

                                   Z01X (TM)

               Version T-2022.06-SP2 for linux64 - Nov 15, 2022 

                    Copyright (c) 1999 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Z01X (TM) Version: T-2022.06-SP2 (64-bit, Nov 15 2022) for Linux 64-bit

Command: fault_report -out /home/s316792/project/cv32e40p_tftlab_2023/run/zoix/cv32e40p_top_tdf.rpt 

Info:    Loading design
Info:    Reading FDEF
Info:    Using standard file format
Info:    Writing fault coverage report
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/cv32e40p_top_tdf.rpt"
Info:    CPU Time: 0.1s ; Elapsed Time: 0.1s ; Data Size: 45.4MB 
Info:    Complete Fri Jan 12 10:59:15 2024
cd /home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing && \
python3 /home/s316792/project/cv32e40p_tftlab_2023/gen_sdd_flist.py -K 5.5
K=5.5 S=None M=None TB_CLK_NS=10.0 SYN_CLK_NS=5.0
Successfully generated SDD fault list "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K5.5.rpt"!
