/*
 * Register definitions for Toumaz Comet SoC with META21.
 *
 * Copyright (C) 2011 Imagination Technologies Ltd.
 *
 * This code is licenced under the LGPL
 */

#ifndef hw_comet_regs_h
# define hw_comet_regs_h "comet_regs.h"

typedef enum {
    CR_PERIP_SRST            = 0x0000,
    CR_PERIP_RESET_CFG       = 0x0004,
    CR_PERIP_VIRAGE_STATUS = 0x0008,
    CR_PERIP_CLKEN = 0x00010,
    CR_PERIP_CLKSTATUS = 0x0014,
    CR_PERIP_DMA_ROUTE_SEL_0 = 0x0080,
    CR_PERIP_DMA_ROUTE_SEL_1 = 0x0084,
    CR_PERIP_DMA_ROUTE_SEL_2 = 0x0088,
    CR_PERIP_HWSTATEXT0 = 0x0090,
    CR_PERIP_HWLEVELEXT0 = 0x0094,
    CR_PERIP_HWVEC0EXT0 = 0x0098,
    CR_PERIP_HWVEC1EXT0 = 0x009c,
    CR_PERIP_HWVEC2EXT0 = 0x00a0,
    CR_PERIP_HWVEC3EXT0 = 0x00a4,
    CR_PERIP_HWSTATEXT1 = 0x00a8,
    CR_PERIP_HWLEVELEXT1 = 0x00ac,
    CR_PERIP_HWVEC0EXT1 = 0x00b0,
    CR_PERIP_HWVEC1EXT1 = 0x00b4,
    CR_PERIP_HWVEC2EXT1 = 0x00b8,
    CR_PERIP_HWVEC3EXT1 = 0x00bc,
    CR_PERIP_WAKE_EN = 0x00c0,
    CR_PERIP_SDIO_DIR = 0x01b0,
    CR_PERIP_PDM_CONTROL = 0x01c0,
    CR_PERIP_PDM_SELECT = 0x01c4,
    CR_PERIP_SPI_CTRL = 0x01d0,
    CR_PERIP_SOCIF_CTRL = 0x01e0,
    CR_PERIP_SOCIF_STATUS = 0x01e4,
    CR_PERIP_USB_PHY_CONTROL = 0x0200,
    CR_PERIP_USB_PHY_TUNE_CONTROL = 0x0204,
    CR_PERIP_USB_PHY_STRAP_CONTRL = 0x0208,
    CR_PERIP_USB_PHY_STATUS = 0x020c,
    CR_PERIP_USB_IDS               = 0x0218,
    CR_PERIP_SDHOST_DMA_RDATA      = 0x0220,
    CR_PERIP_SDHOST_DMA_WRITE_DATA = 0x0224,
    CR_PERIP_SDHOST_IRQ_STATUS     = 0x0228,
    CR_PERIP_SDHOST_IRQ_MASK       = 0x022c,
    CR_PERIP_SDHOST_IRQ_CLEAR      = 0x0230,
    CR_USB_AHB_ERROR_FLAGS         = 0x0234,
    CR_NOTI_ALL_DMA_WRITE          = 0x0238,
    CR_REM_MEM_SUP                 = 0x023c,
    CR_PERIP_RNG_CTRL              = 0x0280,
    CR_PERIP_RNG_SEED              = 0x0284,
    CR_PERIP_RNG_NUM = 0x0288,
    CR_TOP_CHIP_ID_0 = 0x02a0,
    CR_TOP_CHIP_ID_1 = 0x02a4,
    CR_TOP_CHIP_ID_2 = 0x02a8,
    CR_TOP_CHIP_ID_3 = 0x02ac,
    CR_TOP_ECO = 0x02b0,
    CR_COMET_CORE_ID = 0x02c0,
    CR_COMET_CORE_REV = 0x02d0,
    CR_COMET_CORE_DES1 = 0x02e0,
    CR_COMET_CORE_DES2 = 0x02f0,
} CometPeripheralReg;

typedef enum {
    CR_PADS_GPIO_DIR0 = 0x0000,
    CR_PADS_GPIO_DIR1 = 0x0004,
    CR_PADS_GPIO_DIR2 = 0x0008,
    CR_PADS_GPIO_SELECT0 = 0x0010,
    CR_PADS_GPIO_SELECT1 = 0x0014,
    CR_PADS_GPIO_SELECT2 = 0x0018,
    CR_PADS_DBGEN = 0x001c,
    CR_PADS_IRQ_PLRT0 = 0x0020,
    CR_PADS_IRQ_PLRT1 = 0x0024,
    CR_PADS_IRQ_PLRT2 = 0x0028,
    CR_PADS_IRQ_TYPE0 = 0x0030,
    CR_PADS_IRQ_TYPE1 = 0x0034,
    CR_PADS_IRQ_TYPE2 = 0x0038,
    CR_PADS_IRQ_EN0 = 0x0040,
    CR_PADS_IRQ_EN1 = 0x0044,
    CR_PADS_IRQ_EN2 = 0x0048,
    CR_PADS_IRQ_STS0 = 0x0050,
    CR_PADS_IRQ_STS1 = 0x0054,
    CR_PADS_IRQ_STS2 = 0x0058,
    CR_PADS_GPIO_BIT_EN0 = 0x0060,
    CR_PADS_GPIO_BIT_EN1 = 0x0064,
    CR_PADS_GPIO_BIT_EN2 = 0x0068,
    CR_PADS_GPIO_DIN0 = 0x0070,
    CR_PADS_GPIO_DIN1 = 0x0074,
    CR_PADS_GPIO_DIN2 = 0x0078,
    CR_PADS_GPIO_DOUT0 = 0x0080,
    CR_PADS_GPIO_DOUT1 = 0x0084,
    CR_PADS_GPIO_DOUT2 = 0x0088,
    CR_PADS_SCHMITT_EN0 = 0x0090,
    CR_PADS_DBGSEL0 = 0x0094,
    CR_PADS_DBGSEL1 = 0x0098,
    CR_PADS_DBGSEL2 = 0x009c,
    CR_PADS_PU_PD_0 = 0x00a0,
    CR_PADS_PU_PD_1 = 0x00a4,
    CR_PADS_PU_PD_2 = 0x00a8,
    CR_PADS_PU_PD_3 = 0x00ac,
    CR_PADS_PU_PD_4 = 0x00b0,
    CR_PADS_PU_PD_5 = 0x00b4,
    CR_PADS_PU_PD_6 = 0x00b8,
    CR_PADS_SR_0 = 0x00c0,
    CR_PADS_DBGSEL3 = 0x00c4,
    CR_PADS_DBGSEL4 = 0x00c8,
    CR_PADS_DBGSEL5 = 0x00cc,
    CR_PADS_DR_0 = 0x00d0,
    CR_PADS_IF_CTL0 = 0x00e0,
    CR_PADS_DDR_CTRL = 0x00e4,
    CR_TOP_READ_EFUSE = 0x00ec,
    CR_TOP_CHIPID0 = 0x00f0,
    CR_TOP_CHIPID1 = 0x00f4,
    CR_TOP_CHIPID2 = 0x00f8,
    CR_TOP_CHIPID3 = 0x00fc,
    CR_TOP_CLKEN = 0x0100,
    CR_TOP_CLKSTATUS = 0x0104,
    CR_TOP_CLKSWITCH = 0x0108,
    CR_TOP_CLKENAB = 0x010c,
    CR_TOP_CLKDELETE = 0x0110,
    CR_TOP_SYSCLK_DIV = 0x0114,
    CR_TOP_META_CLKDIV = 0x0118,
    CR_TOP_META_CLKDELETE = 0x011c,
    CR_TOP_AFE_DIV = 0x0120,
    CR_TOP_ADC_PLLDIV = 0x0124,
    CR_TOP_UARTCLK_DIV = 0x0128,
    CR_TOP_PDMCK_CTL = 0x0130,
    CR_TOP_SPICLK_DIV = 0x0134,
    CR_TOP_SPI1CLK_DIV = 0x0138,
    CR_TOP_I2SCLK_DIV = 0x013c,
    CR_TOP_USB_PLLDIV = 0x0140,
    CR_TOP_SDHOSTCLK_DIV = 0x0144,
    CR_TOP_SYSPLL_CTL0 = 0x0150,
    CR_TOP_SYSPLL_CTL1 = 0x0154,
    CR_TOP_ADCPLL_CTL0 = 0x0158,
    CR_TOP_ADCPLL_CTL1 = 0x015c,
    CR_TOP_META_CLK = 0x0180,
    CR_TOP_CLKSWITCH2 = 0x0188,
    CR_TOP_CLKENAB2 = 0x018c,
    CR_TOP_I2S_DIV2 = 0x0190,
    CR_TOP_META_TRACE_CLK_DIV = 0x0194,
    CR_TOP_PIXEL_CLK_DIV = 0x0198,
    CR_TOP_CLKOUT0_DIV = 0x019c,
    CR_TOP_CLKOUT1_DIV = 0x01a0,
    CR_TOP_UCC0_DELETE = 0x01a4,
    CR_TOP_UCC1_DELETE = 0x01a8,
    CR_TOP_DDR_CLKDIV = 0x01ac,
    CR_TOP_AFEGTI_CTRL = 0x01b0,
    CR_TOP_AFEGTI_DOUT = 0x01b4,
    CR_TOP_AUDGTI_CTRL = 0x01b8,
    CR_TOP_AUDGTI_DOUT = 0x01bc,
    CR_AFE_CTRL = 0x01c0,
    CR_AFE_AUXDAC = 0x01c4,
    CR_AFE_REF = 0x01c8,
    CR_AFE_CLK_CTRL0 = 0x01cc,
    CR_AFE_CLK_CTRL1 = 0x01d0,
    CR_AFE_CLK_CTRL2 = 0x01d4,
    CR_IQADC_CTRL = 0x01d8,
    CR_AFE_CTRL2 = 0x01dc,
    CR_AUDIO_ADC_CTRL = 0x01e0,
    CR_AUDIO_HP_CTRL = 0x01e4,
    CR_AUDIO_GAIN0 = 0x01e8,
    CR_AUDIO_GAIN1 = 0x01ec,
    CR_TOP_REPAIR_COMPLETE = 0x01f0,
    CR_AUDIO_MUTE = 0x01f4,
} CometGpioReg;

typedef enum {
    LINSYSCFLUSH_DCACHE_LINE = 0x400000,
    LINSYSCFLUSH_ICACHE_LINE = 0x500000,
    LINSYSCFLUSH_MMCU = 0x700000,
} CometSysEventReg;

#define LINSYSCFLUSH_ADDR_BITS 0xfffff

#endif
