
---------- Begin Simulation Statistics ----------
final_tick                               117806831000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 348776                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711972                       # Number of bytes of host memory used
host_op_rate                                   352690                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   286.72                       # Real time elapsed on the host
host_tick_rate                              410881335                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.117807                       # Number of seconds simulated
sim_ticks                                117806831000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.801962                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4083496                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4815332                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345771                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5100481                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102840                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          675341                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           572501                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6508071                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312562                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35006                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122354                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.178068                       # CPI: cycles per instruction
system.cpu.discardedOps                        950134                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48883265                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40550194                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6262561                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2165498                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.848847                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        117806831                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111288     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138372     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383088      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122354                       # Class of committed instruction
system.cpu.tickCycles                       115641333                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1695                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          257                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         5892                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           10                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        12745                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             10                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 117806831000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                753                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               940                       # Transaction distribution
system.membus.trans_dist::ReadExResp              940                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           753                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       433408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  433408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1693                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1693    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1693                       # Request fanout histogram
system.membus.respLayer1.occupancy           29450250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1695000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 117806831000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2073                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5287                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           62                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             542                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4793                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4793                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           537                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1536                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        18475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 19611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       153344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2973696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3127040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              12                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6878                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.040710                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.197631                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6598     95.93%     95.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    280      4.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6878                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           55537000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          56972988                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4833999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 117806831000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5138                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5160                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data                5138                       # number of overall hits
system.l2.overall_hits::total                    5160                       # number of overall hits
system.l2.demand_misses::.cpu.inst                515                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1191                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1706                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               515                       # number of overall misses
system.l2.overall_misses::.cpu.data              1191                       # number of overall misses
system.l2.overall_misses::total                  1706                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59745000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    142110000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        201855000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59745000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    142110000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       201855000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              537                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             6329                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6866                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             537                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            6329                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6866                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.959032                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.188181                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.248471                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.959032                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.188181                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.248471                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 116009.708738                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 119319.899244                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118320.633060                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 116009.708738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 119319.899244                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118320.633060                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1693                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1693                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     49430000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    117369000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    166799000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     49430000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    117369000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    166799000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.957169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.186285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.246577                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.957169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.186285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.246577                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 96167.315175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 99549.618321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98522.740697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 96167.315175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 99549.618321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98522.740697                       # average overall mshr miss latency
system.l2.replacements                             12                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5287                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5287                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5287                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5287                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           56                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               56                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           56                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           56                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3853                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3853                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             940                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 940                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    112064000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     112064000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.196119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.196119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 119217.021277                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119217.021277                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     93264000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     93264000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.196119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.196119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 99217.021277                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99217.021277                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59745000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59745000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          537                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            537                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.959032                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.959032                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 116009.708738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 116009.708738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49430000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49430000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.957169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.957169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 96167.315175                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96167.315175                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     30046000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30046000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.163411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.163411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 119705.179283                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119705.179283                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24105000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24105000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.155599                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.155599                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 100857.740586                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100857.740586                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 117806831000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1632.303019                       # Cycle average of tags in use
system.l2.tags.total_refs                       12475                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1693                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.368576                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       503.909355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1128.393664                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.123025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.275487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.398511                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1681                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1681                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.410400                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     26669                       # Number of tag accesses
system.l2.tags.data_accesses                    26669                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 117806831000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         131584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         301824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             433408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       131584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        131584                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1693                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1116947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2562025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3678972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1116947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1116947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1116947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2562025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3678972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000687500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38675                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1693                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6772                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    141078250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   33860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               268053250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20832.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39582.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5830                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6772                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    460.093418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   382.660916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.250671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            1      0.11%      0.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            1      0.11%      0.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          607     64.44%     64.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           87      9.24%     73.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           73      7.75%     81.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          173     18.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          942                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 433408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  433408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15878470000                       # Total gap between requests
system.mem_ctrls.avgGap                    9378895.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       131584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       301824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1116947.114891835023                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2562024.607893917244                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     76680000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    191373250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37295.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40579.57                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3291540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1749495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            23419200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9299503200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2140507890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43435290240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54903761565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.049049                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 112901039500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3933800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    971991500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3434340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1825395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            24932880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9299503200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2215704570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43371966720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54917367105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.164539                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 112735641000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3933800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1137390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    117806831000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 117806831000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14734173                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14734173                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14734173                       # number of overall hits
system.cpu.icache.overall_hits::total        14734173                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          537                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            537                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          537                       # number of overall misses
system.cpu.icache.overall_misses::total           537                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     63012000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63012000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     63012000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63012000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14734710                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14734710                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14734710                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14734710                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000036                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000036                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 117340.782123                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 117340.782123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 117340.782123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 117340.782123                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           62                       # number of writebacks
system.cpu.icache.writebacks::total                62                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          537                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          537                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          537                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          537                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     61938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     61938000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61938000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 115340.782123                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 115340.782123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 115340.782123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 115340.782123                       # average overall mshr miss latency
system.cpu.icache.replacements                     62                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14734173                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14734173                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          537                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           537                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     63012000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63012000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14734710                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14734710                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 117340.782123                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 117340.782123                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          537                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          537                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     61938000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61938000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 115340.782123                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 115340.782123                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 117806831000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           474.064883                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14734710                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               537                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          27438.938547                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   474.064883                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.925908                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.925908                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         117878217                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        117878217                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 117806831000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117806831000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 117806831000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43866262                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43866262                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43874917                       # number of overall hits
system.cpu.dcache.overall_hits::total        43874917                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7479                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7479                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7530                       # number of overall misses
system.cpu.dcache.overall_misses::total          7530                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    367138000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    367138000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    367138000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    367138000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43873741                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43873741                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43882447                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43882447                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000170                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000170                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000172                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49089.183046                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49089.183046                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48756.706507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48756.706507                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5287                       # number of writebacks
system.cpu.dcache.writebacks::total              5287                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1176                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6303                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6303                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6329                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6329                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    267240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    267240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    270345000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    270345000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000144                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000144                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000144                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000144                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42398.857687                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42398.857687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42715.278875                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42715.278875                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5817                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37547356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37547356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1553                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1553                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     66341000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     66341000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37548909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37548909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42717.965229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42717.965229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     59715000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     59715000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39546.357616                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39546.357616                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6318906                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6318906                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5926                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5926                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    300797000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    300797000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000937                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000937                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50758.859264                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50758.859264                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4793                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4793                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    207525000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    207525000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000758                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000758                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43297.517213                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43297.517213                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8655                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8655                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           51                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           51                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8706                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8706                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.005858                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005858                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3105000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3105000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002986                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002986                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 119423.076923                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 119423.076923                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117806831000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.536540                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43881578                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6329                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           6933.414125                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.536540                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991282                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991282                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          389                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         351068561                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        351068561                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 117806831000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117806831000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
