build_dir: 20-synopsys-vcs-sim
build_id: '20'
commands:
- ./run.sh
edges_i:
  adk:
  - f: adk
    step: 3-skywater-130nm
  design.args:
  - f: design.args
    step: 4-testbench
  design.sdf:
  - f: design.sdf
    step: 16-cadence-innovus-signoff
  design.vcs.v:
  - f: design.vcs.v
    step: 16-cadence-innovus-signoff
  test_vectors.txt:
  - f: test_vectors.txt
    step: 4-testbench
  testbench.sv:
  - f: testbench.sv
    step: 4-testbench
edges_o:
  run.vcd:
  - f: run.vcd
    step: 24-synopsys-pt-power
inputs:
- adk
- design.vcs.v
- testbench.sv
- design.sdf
- design.args
- test_vectors.txt
name: synopsys-vcs-sim
outputs:
- run.vcd
parameters:
  dut_name: GcdUnit_inst
  testbench_name: GcdUnitTb
  waveform: true
source: /afs/ece.cmu.edu/usr/edubbers/private/CODESIGN_PROJ/BETTER_mflowgen/mflowgen/steps/synopsys-vcs-sim
