<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="rca_add_sub.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rippleCarry_addsub_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rippleCarry_addsub_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="rippleCarry_addsub_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rippleCarry_addsub_testbench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1550166102" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1550166102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550166102" xil_pn:in_ck="-9046572036689541933" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1550166102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="overflow_checker.vhd"/>
      <outfile xil_pn:name="rippleCarry_adder.vhd"/>
      <outfile xil_pn:name="rippleCarry_addsub.vhd"/>
      <outfile xil_pn:name="rippleCarry_addsub_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1550166104" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7629945110740730678" xil_pn:start_ts="1550166104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550166104" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="36547832020832788" xil_pn:start_ts="1550166104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550166104" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6256314644882801372" xil_pn:start_ts="1550166104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550166104" xil_pn:in_ck="-9046572036689541933" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1550166104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="overflow_checker.vhd"/>
      <outfile xil_pn:name="rippleCarry_adder.vhd"/>
      <outfile xil_pn:name="rippleCarry_addsub.vhd"/>
      <outfile xil_pn:name="rippleCarry_addsub_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1550166107" xil_pn:in_ck="-9046572036689541933" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-388186584675514118" xil_pn:start_ts="1550166104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="rippleCarry_addsub_testbench_beh.prj"/>
      <outfile xil_pn:name="rippleCarry_addsub_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1550166107" xil_pn:in_ck="6946113854449568077" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3023059301925515257" xil_pn:start_ts="1550166107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="rippleCarry_addsub_testbench_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
