Analysis & Synthesis report for top
Tue Oct 08 00:44:54 2013
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |top|ir_module:ir_ct|state
 10. State Machine - |top|ir_module:ir_ct|IR_code
 11. State Machine - |top|led_module:led_ct|led_reg
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: led_module:led_ct
 18. Parameter Settings for User Entity Instance: beep_module:beep_ct
 19. Parameter Settings for User Entity Instance: key_module:key_ct
 20. Parameter Settings for User Entity Instance: dt_module:dt_ct
 21. Parameter Settings for User Entity Instance: ir_module:ir_ct
 22. altpll Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "key_module:key_ct"
 24. Port Connectivity Checks: "beep_module:beep_ct"
 25. Port Connectivity Checks: "led_module:led_ct"
 26. Port Connectivity Checks: "pll:pll_inst"
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 08 00:44:54 2013          ;
; Quartus II 64-Bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Full Version ;
; Revision Name                      ; top                                            ;
; Top-level Entity Name              ; top                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 347                                            ;
;     Total combinational functions  ; 243                                            ;
;     Dedicated logic registers      ; 239                                            ;
; Total registers                    ; 239                                            ;
; Total pins                         ; 19                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+
; pll.v                            ; yes             ; User Wizard-Generated File   ; E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/6-example_pll_1/pll.v           ;
; ir.v                             ; yes             ; User Verilog HDL File        ; E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/6-example_pll_1/ir.v            ;
; key.v                            ; yes             ; User Verilog HDL File        ; E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/6-example_pll_1/key.v           ;
; dt.v                             ; yes             ; User Verilog HDL File        ; E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/6-example_pll_1/dt.v            ;
; beep.v                           ; yes             ; User Verilog HDL File        ; E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/6-example_pll_1/beep.v          ;
; led.v                            ; yes             ; User Verilog HDL File        ; E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/6-example_pll_1/led.v           ;
; top.v                            ; yes             ; User Verilog HDL File        ; E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/6-example_pll_1/top.v           ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf                                   ;
; aglobal111.inc                   ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc                               ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/stratix_pll.inc                              ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/stratixii_pll.inc                            ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/cycloneii_pll.inc                            ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/6-example_pll_1/db/pll_altpll.v ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 347       ;
;                                             ;           ;
; Total combinational functions               ; 243       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 103       ;
;     -- 3 input functions                    ; 6         ;
;     -- <=2 input functions                  ; 134       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 138       ;
;     -- arithmetic mode                      ; 105       ;
;                                             ;           ;
; Total registers                             ; 239       ;
;     -- Dedicated logic registers            ; 239       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 19        ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 89        ;
; Total fan-out                               ; 1339      ;
; Average fan-out                             ; 2.57      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                   ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                 ; Library Name ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------+--------------+
; |top                                 ; 243 (27)          ; 239 (43)     ; 0           ; 0            ; 0       ; 0         ; 19   ; 0            ; |top                                                                ;              ;
;    |beep_module:beep_ct|             ; 52 (52)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|beep_module:beep_ct                                            ;              ;
;    |dt_module:dt_ct|                 ; 46 (46)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dt_module:dt_ct                                                ;              ;
;    |ir_module:ir_ct|                 ; 93 (93)           ; 87 (87)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ir_module:ir_ct                                                ;              ;
;    |key_module:key_ct|               ; 25 (25)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|key_module:key_ct                                              ;              ;
;    |pll:pll_inst|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll_inst                                                   ;              ;
;       |altpll:altpll_component|      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll_inst|altpll:altpll_component                           ;              ;
;          |pll_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated ;              ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |top|pll:pll_inst ; E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/6-example_pll_1/pll.v ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |top|ir_module:ir_ct|state                               ;
+------------------+-----------------+------------------+------------------+
; Name             ; state.ST_CODE_P ; state.ST_START_H ; state.ST_START_L ;
+------------------+-----------------+------------------+------------------+
; state.ST_START_L ; 0               ; 0                ; 0                ;
; state.ST_CODE_P  ; 1               ; 0                ; 1                ;
; state.ST_START_H ; 0               ; 1                ; 1                ;
+------------------+-----------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------+
; State Machine - |top|ir_module:ir_ct|IR_code ;
+----------------+-----------------------------+
; Name           ; IR_code.CODE_1              ;
+----------------+-----------------------------+
; IR_code.CODE_0 ; 0                           ;
; IR_code.CODE_1 ; 1                           ;
+----------------+-----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |top|led_module:led_ct|led_reg                                                         ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; led_reg.1111 ; led_reg.1100 ; led_reg.1001 ; led_reg.0110 ; led_reg.0011 ; led_reg.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; led_reg.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; led_reg.0011 ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; led_reg.0110 ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; led_reg.1001 ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; led_reg.1100 ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; led_reg.1111 ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+-----------------------------------------+---------------------------------------------+
; Register name                           ; Reason for Removal                          ;
+-----------------------------------------+---------------------------------------------+
; dt_module:dt_ct|cnt[0]                  ; Merged with cnt[0]                          ;
; dt_module:dt_ct|cnt[1]                  ; Merged with cnt[1]                          ;
; dt_module:dt_ct|cnt[2]                  ; Merged with cnt[2]                          ;
; dt_module:dt_ct|cnt[3]                  ; Merged with cnt[3]                          ;
; dt_module:dt_ct|cnt[4]                  ; Merged with cnt[4]                          ;
; dt_module:dt_ct|cnt[5]                  ; Merged with cnt[5]                          ;
; dt_module:dt_ct|cnt[6]                  ; Merged with cnt[6]                          ;
; dt_module:dt_ct|cnt[7]                  ; Merged with cnt[7]                          ;
; dt_module:dt_ct|cnt[8]                  ; Merged with cnt[8]                          ;
; dt_module:dt_ct|cnt[9]                  ; Merged with cnt[9]                          ;
; dt_module:dt_ct|cnt[10]                 ; Merged with cnt[10]                         ;
; dt_module:dt_ct|cnt[11]                 ; Merged with cnt[11]                         ;
; dt_module:dt_ct|cnt[12]                 ; Merged with cnt[12]                         ;
; dt_module:dt_ct|cnt[13]                 ; Merged with cnt[13]                         ;
; dt_module:dt_ct|cnt[14]                 ; Merged with cnt[14]                         ;
; dt_module:dt_ct|cnt[15]                 ; Merged with cnt[15]                         ;
; dt_module:dt_ct|cnt[16]                 ; Merged with cnt[16]                         ;
; dt_module:dt_ct|cnt[17]                 ; Merged with cnt[17]                         ;
; dt_module:dt_ct|cnt[18]                 ; Merged with cnt[18]                         ;
; dt_module:dt_ct|cnt[19]                 ; Merged with cnt[19]                         ;
; dt_module:dt_ct|cnt[20]                 ; Merged with cnt[20]                         ;
; dt_module:dt_ct|cnt[21]                 ; Merged with cnt[21]                         ;
; dt_module:dt_ct|cnt[22]                 ; Merged with cnt[22]                         ;
; dt_module:dt_ct|cnt[23]                 ; Merged with cnt[23]                         ;
; dt_module:dt_ct|cnt[24]                 ; Merged with cnt[24]                         ;
; dt_module:dt_ct|cnt[25]                 ; Merged with cnt[25]                         ;
; dt_module:dt_ct|cnt[26]                 ; Merged with cnt[26]                         ;
; dt_module:dt_ct|cnt[27]                 ; Merged with cnt[27]                         ;
; dt_module:dt_ct|cnt[28]                 ; Merged with cnt[28]                         ;
; dt_module:dt_ct|cnt[29]                 ; Merged with cnt[29]                         ;
; dt_module:dt_ct|cnt[30]                 ; Merged with cnt[30]                         ;
; dt_module:dt_ct|cnt[31]                 ; Merged with cnt[31]                         ;
; key_module:key_ct|cnt[4]                ; Merged with beep_module:beep_ct|cnt_khz[4]  ;
; key_module:key_ct|cnt[3]                ; Merged with beep_module:beep_ct|cnt_khz[3]  ;
; key_module:key_ct|cnt[2]                ; Merged with beep_module:beep_ct|cnt_khz[2]  ;
; key_module:key_ct|cnt[1]                ; Merged with beep_module:beep_ct|cnt_khz[1]  ;
; key_module:key_ct|cnt[0]                ; Merged with beep_module:beep_ct|cnt_khz[0]  ;
; key_module:key_ct|cnt[5]                ; Merged with beep_module:beep_ct|cnt_khz[5]  ;
; key_module:key_ct|cnt[6]                ; Merged with beep_module:beep_ct|cnt_khz[6]  ;
; key_module:key_ct|cnt[7]                ; Merged with beep_module:beep_ct|cnt_khz[7]  ;
; key_module:key_ct|cnt[8]                ; Merged with beep_module:beep_ct|cnt_khz[8]  ;
; key_module:key_ct|cnt[9]                ; Merged with beep_module:beep_ct|cnt_khz[9]  ;
; key_module:key_ct|cnt[10]               ; Merged with beep_module:beep_ct|cnt_khz[10] ;
; key_module:key_ct|cnt[11]               ; Merged with beep_module:beep_ct|cnt_khz[11] ;
; key_module:key_ct|cnt[12]               ; Merged with beep_module:beep_ct|cnt_khz[12] ;
; key_module:key_ct|cnt[13]               ; Merged with beep_module:beep_ct|cnt_khz[13] ;
; key_module:key_ct|cnt[14]               ; Merged with beep_module:beep_ct|cnt_khz[14] ;
; key_module:key_ct|cnt[15]               ; Merged with beep_module:beep_ct|cnt_khz[15] ;
; key_module:key_ct|cnt[16]               ; Merged with beep_module:beep_ct|cnt_khz[16] ;
; key_module:key_ct|cnt[17]               ; Merged with beep_module:beep_ct|cnt_khz[17] ;
; key_module:key_ct|cnt[18]               ; Merged with beep_module:beep_ct|cnt_khz[18] ;
; key_module:key_ct|cnt[19]               ; Merged with beep_module:beep_ct|cnt_khz[19] ;
; key_module:key_ct|cnt[20]               ; Merged with beep_module:beep_ct|cnt_khz[20] ;
; key_module:key_ct|cnt[21]               ; Merged with beep_module:beep_ct|cnt_khz[21] ;
; key_module:key_ct|cnt[22]               ; Merged with beep_module:beep_ct|cnt_khz[22] ;
; key_module:key_ct|cnt[23]               ; Merged with beep_module:beep_ct|cnt_khz[23] ;
; key_module:key_ct|cnt[24]               ; Merged with beep_module:beep_ct|cnt_khz[24] ;
; key_module:key_ct|cnt[25]               ; Merged with beep_module:beep_ct|cnt_khz[25] ;
; key_module:key_ct|cnt[26]               ; Merged with beep_module:beep_ct|cnt_khz[26] ;
; key_module:key_ct|cnt[27]               ; Merged with beep_module:beep_ct|cnt_khz[27] ;
; key_module:key_ct|cnt[28]               ; Merged with beep_module:beep_ct|cnt_khz[28] ;
; key_module:key_ct|cnt[29]               ; Merged with beep_module:beep_ct|cnt_khz[29] ;
; key_module:key_ct|cnt[30]               ; Merged with beep_module:beep_ct|cnt_khz[30] ;
; key_module:key_ct|cnt[31]               ; Merged with beep_module:beep_ct|cnt_khz[31] ;
; led_module:led_ct|led_reg.0110          ; Lost fanout                                 ;
; led_module:led_ct|led_reg.1111          ; Lost fanout                                 ;
; ir_module:ir_ct|state~6                 ; Lost fanout                                 ;
; ir_module:ir_ct|IR_code~5               ; Lost fanout                                 ;
; ir_module:ir_ct|IR_code~6               ; Lost fanout                                 ;
; ir_module:ir_ct|IR_code~7               ; Lost fanout                                 ;
; ir_module:ir_ct|IR_code~8               ; Lost fanout                                 ;
; ir_module:ir_ct|IR_code~9               ; Lost fanout                                 ;
; ir_module:ir_ct|IR_code~10              ; Lost fanout                                 ;
; ir_module:ir_ct|IR_code~11              ; Lost fanout                                 ;
; ir_module:ir_ct|IR_code~12              ; Lost fanout                                 ;
; ir_module:ir_ct|IR_code~13              ; Lost fanout                                 ;
; ir_module:ir_ct|IR_code~14              ; Lost fanout                                 ;
; ir_module:ir_ct|IR_code~16              ; Lost fanout                                 ;
; ir_module:ir_ct|IR_code~17              ; Lost fanout                                 ;
; ir_module:ir_ct|IR_code~18              ; Lost fanout                                 ;
; ir_module:ir_ct|IR_code~19              ; Lost fanout                                 ;
; ir_module:ir_ct|IR_code~20              ; Lost fanout                                 ;
; led_module:led_ct|led_reg~6             ; Lost fanout                                 ;
; led_module:led_ct|led_reg~7             ; Lost fanout                                 ;
; led_module:led_ct|led_reg~8             ; Lost fanout                                 ;
; led_module:led_ct|led_reg~9             ; Lost fanout                                 ;
; led_module:led_ct|clk_hz                ; Lost fanout                                 ;
; led_module:led_ct|cnt1[0..31]           ; Lost fanout                                 ;
; led_module:led_ct|led_reg.0000          ; Lost fanout                                 ;
; led_module:led_ct|led_reg.0011          ; Lost fanout                                 ;
; led_module:led_ct|led_reg.1001          ; Lost fanout                                 ;
; led_module:led_ct|led_reg.1100          ; Lost fanout                                 ;
; cnt[27..31]                             ; Lost fanout                                 ;
; Total Number of Removed Registers = 128 ;                                             ;
+-----------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                               ;
+--------------------------------+--------------------+-------------------------------------------------------------------------------------+
; Register name                  ; Reason for Removal ; Registers Removed due to This Register                                              ;
+--------------------------------+--------------------+-------------------------------------------------------------------------------------+
; led_module:led_ct|cnt1[9]      ; Lost Fanouts       ; led_module:led_ct|cnt1[10], led_module:led_ct|cnt1[11], led_module:led_ct|cnt1[12], ;
;                                ;                    ; led_module:led_ct|cnt1[13], led_module:led_ct|cnt1[14], led_module:led_ct|cnt1[15], ;
;                                ;                    ; led_module:led_ct|cnt1[16], led_module:led_ct|cnt1[17], led_module:led_ct|cnt1[18], ;
;                                ;                    ; led_module:led_ct|cnt1[19], led_module:led_ct|cnt1[20], led_module:led_ct|cnt1[21], ;
;                                ;                    ; led_module:led_ct|cnt1[22], led_module:led_ct|cnt1[23], led_module:led_ct|cnt1[24], ;
;                                ;                    ; led_module:led_ct|cnt1[25], led_module:led_ct|cnt1[26], led_module:led_ct|cnt1[27], ;
;                                ;                    ; led_module:led_ct|cnt1[28], led_module:led_ct|cnt1[29], led_module:led_ct|cnt1[30]  ;
; led_module:led_ct|led_reg.0110 ; Lost Fanouts       ; led_module:led_ct|clk_hz, led_module:led_ct|cnt1[0], led_module:led_ct|cnt1[1],     ;
;                                ;                    ; led_module:led_ct|cnt1[2], led_module:led_ct|cnt1[3], led_module:led_ct|cnt1[4],    ;
;                                ;                    ; led_module:led_ct|cnt1[5], led_module:led_ct|cnt1[6], led_module:led_ct|cnt1[7],    ;
;                                ;                    ; led_module:led_ct|cnt1[8]                                                           ;
+--------------------------------+--------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 239   ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 48    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 56    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                          ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------+----------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; |top|ir_module:ir_ct|IR_Value[8]    ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |top|dt_module:dt_ct|ds_en[3]       ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; |top|dt_module:dt_ct|ds_reg[3]      ;                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; |top|ir_module:ir_ct|cnt_num[4]     ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |top|led_module:led_ct|led_reg      ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |top|ir_module:ir_ct|IR_code.CODE_1 ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; |top|ir_module:ir_ct|Selector1      ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20833                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 48                    ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 1200                  ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 9600                  ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_module:led_ct      ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; SEC_TIME       ; 00000010110111000110110000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: beep_module:beep_ct    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DIV_KHZ        ; 00000000000000001011101110000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_module:key_ct      ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DIV_FACTOR     ; 00000000000000001011101110000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dt_module:dt_ct ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; NUM_0          ; 0111111 ; Unsigned Binary                   ;
; NUM_1          ; 0000110 ; Unsigned Binary                   ;
; NUM_2          ; 1011011 ; Unsigned Binary                   ;
; NUM_3          ; 1001111 ; Unsigned Binary                   ;
; NUM_4          ; 1100110 ; Unsigned Binary                   ;
; NUM_5          ; 1101101 ; Unsigned Binary                   ;
; NUM_6          ; 1111101 ; Unsigned Binary                   ;
; NUM_7          ; 0000111 ; Unsigned Binary                   ;
; NUM_8          ; 1111111 ; Unsigned Binary                   ;
; NUM_9          ; 1101111 ; Unsigned Binary                   ;
; NUM_A          ; 1110111 ; Unsigned Binary                   ;
; NUM_B          ; 1111100 ; Unsigned Binary                   ;
; NUM_C          ; 1011000 ; Unsigned Binary                   ;
; NUM_D          ; 1011110 ; Unsigned Binary                   ;
; NUM_E          ; 1111001 ; Unsigned Binary                   ;
; NUM_F          ; 1110001 ; Unsigned Binary                   ;
; NUM_BLK        ; 0000000 ; Unsigned Binary                   ;
; EN_1           ; 1110    ; Unsigned Binary                   ;
; EN_2           ; 1101    ; Unsigned Binary                   ;
; EN_3           ; 1011    ; Unsigned Binary                   ;
; EN_4           ; 0111    ; Unsigned Binary                   ;
; EN_A           ; 0000    ; Unsigned Binary                   ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ir_module:ir_ct ;
+----------------+------------------+--------------------------+
; Parameter Name ; Value            ; Type                     ;
+----------------+------------------+--------------------------+
; ST_START_L     ; 000              ; Unsigned Binary          ;
; ST_CODE_P      ; 001              ; Unsigned Binary          ;
; ST_VALUE_P     ; 010              ; Unsigned Binary          ;
; ST_START_H     ; 011              ; Unsigned Binary          ;
; ST_CODE_N      ; 100              ; Unsigned Binary          ;
; ST_VALUE_N     ; 101              ; Unsigned Binary          ;
; START_H        ; 0001000000000000 ; Unsigned Binary          ;
; START_L        ; 0010000000000000 ; Unsigned Binary          ;
; CODE_0         ; 0000010000000000 ; Unsigned Binary          ;
; CODE_1         ; 0000100000000000 ; Unsigned Binary          ;
+----------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_module:key_ct"                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; key_flag[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "beep_module:beep_ct" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; en   ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_module:led_ct"                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                        ;
; led  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Oct 08 00:44:51 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pll -c top
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file ir.v
    Info (12023): Found entity 1: ir_module
Info (12021): Found 1 design units, including 1 entities, in source file key.v
    Info (12023): Found entity 1: key_module
Info (12021): Found 1 design units, including 1 entities, in source file dt.v
    Info (12023): Found entity 1: dt_module
Info (12021): Found 1 design units, including 1 entities, in source file beep.v
    Info (12023): Found entity 1: beep_module
Info (12021): Found 1 design units, including 1 entities, in source file led.v
    Info (12023): Found entity 1: led_module
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top
Warning (10236): Verilog HDL Implicit Net warning at top.v(32): created implicit net for "clk_5k"
Warning (10236): Verilog HDL Implicit Net warning at top.v(33): created implicit net for "clk_40k"
Warning (10236): Verilog HDL Implicit Net warning at top.v(34): created implicit net for "clk1m"
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10034): Output port "DS_DP" at top.v(25) has no driver
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "9600"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1200"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "48"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20833"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "led_module" for hierarchy "led_module:led_ct"
Info (12128): Elaborating entity "beep_module" for hierarchy "beep_module:beep_ct"
Info (12128): Elaborating entity "key_module" for hierarchy "key_module:key_ct"
Info (12128): Elaborating entity "dt_module" for hierarchy "dt_module:dt_ct"
Info (12128): Elaborating entity "ir_module" for hierarchy "ir_module:ir_ct"
Warning (10036): Verilog HDL or VHDL warning at ir.v(47): object "T_Value" assigned a value but never read
Info (13005): Duplicate registers merged to single register
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13008): TRI or OPNDRN buffers permanently disabled
    Warning (13010): Node "beep_module:beep_ct|beep"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DS_DP" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 64 registers lost all their fanouts during netlist optimizations. The first 64 are displayed below.
    Info (17050): Register "led_module:led_ct|led_reg.0110" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|led_reg.1111" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ir_module:ir_ct|state~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ir_module:ir_ct|IR_code~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ir_module:ir_ct|IR_code~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ir_module:ir_ct|IR_code~7" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ir_module:ir_ct|IR_code~8" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ir_module:ir_ct|IR_code~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ir_module:ir_ct|IR_code~10" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ir_module:ir_ct|IR_code~11" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ir_module:ir_ct|IR_code~12" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ir_module:ir_ct|IR_code~13" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ir_module:ir_ct|IR_code~14" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ir_module:ir_ct|IR_code~16" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ir_module:ir_ct|IR_code~17" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ir_module:ir_ct|IR_code~18" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ir_module:ir_ct|IR_code~19" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ir_module:ir_ct|IR_code~20" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|led_reg~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|led_reg~7" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|led_reg~8" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|led_reg~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|clk_hz" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|cnt1[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|led_reg.0000" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|led_reg.0011" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|led_reg.1001" lost all its fanouts during netlist optimizations.
    Info (17050): Register "led_module:led_ct|led_reg.1100" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cnt[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cnt[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cnt[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cnt[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "cnt[31]" lost all its fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/6-example_pll_1/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1"
Warning (15897): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected
Warning (15899): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY2"
    Warning (15610): No output dependent on input pin "KEY3"
Info (21057): Implemented 372 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 13 output pins
    Info (21061): Implemented 352 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 381 megabytes
    Info: Processing ended: Tue Oct 08 00:44:54 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/6-example_pll_1/top.map.smsg.


