# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 1939512144 # Weave simulation time
 time: # Simulator time breakdown
  init: 3639171229305
  bound: 9204583910
  weave: 2092469528
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 15900 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 159002511 # Simulated unhalted cycles
   cCycles: 37437223 # Cycles due to contention stalls
   instrs: 100001913 # Simulated instructions
   uops: 109167029 # Retired micro-ops
   bbls: 17939248 # Basic blocks
   approxInstrs: 0 # Instrs with approx uop decoding
   mispredBranches: 70575 # Mispredicted branches
   condBranches: 17939207 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 18291628 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 0 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 369 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 363 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 45756 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 27276002 # Filtered GETS hits
   fhGETX: 1839016 # Filtered GETX hits
   hGETS: 273929 # GETS hits
   hGETX: 1034613 # GETX hits
   mGETS: 2504635 # GETS misses
   mGETXIM: 17 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 77 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 310576848 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 0 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 2505004 # GETS misses
   mGETXIM: 17 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 1501909 # Clean evictions (from lower level)
   PUTX: 1002154 # Dirty evictions (from lower level)
   INV: 443 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 285572394 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 0 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 2505004 # GETS misses
   mGETXIM: 17 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 1499249 # Clean evictions (from lower level)
   PUTX: 1001233 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 225451890 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 626234 # Read requests
   wr: 249067 # Write requests
   rdlat: 83387628 # Total latency experienced by read requests
   wrlat: 35421405 # Total latency experienced by write requests
   rdhits: 0 # Read row hits
   wrhits: 1038 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 611666
    14: 2572
    15: 3902
    16: 1593
    17: 84
    18: 13
    19: 80
    20: 15
    21: 9
    22: 34
    23: 27
    24: 32
    25: 157
    26: 176
    27: 423
    28: 486
    29: 317
    30: 240
    31: 235
    32: 346
    33: 505
    34: 364
    35: 291
    36: 334
    37: 318
    38: 322
    39: 287
    40: 411
    41: 396
    42: 395
    43: 122
    44: 11
    45: 47
    46: 12
    47: 10
    48: 2
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 626350 # Read requests
   wr: 248254 # Write requests
   rdlat: 83387780 # Total latency experienced by read requests
   wrlat: 35545489 # Total latency experienced by write requests
   rdhits: 0 # Read row hits
   wrhits: 1066 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 611698
    14: 2521
    15: 3885
    16: 1824
    17: 65
    18: 10
    19: 86
    20: 10
    21: 15
    22: 31
    23: 52
    24: 43
    25: 120
    26: 203
    27: 384
    28: 485
    29: 296
    30: 252
    31: 251
    32: 363
    33: 472
    34: 334
    35: 284
    36: 357
    37: 332
    38: 318
    39: 281
    40: 399
    41: 412
    42: 406
    43: 108
    44: 9
    45: 24
    46: 8
    47: 7
    48: 5
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 626200 # Read requests
   wr: 248250 # Write requests
   rdlat: 83466746 # Total latency experienced by read requests
   wrlat: 35534520 # Total latency experienced by write requests
   rdhits: 0 # Read row hits
   wrhits: 1084 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 610427
    14: 2643
    15: 3910
    16: 1871
    17: 79
    18: 50
    19: 40
    20: 361
    21: 50
    22: 355
    23: 86
    24: 149
    25: 177
    26: 202
    27: 376
    28: 477
    29: 290
    30: 247
    31: 245
    32: 335
    33: 477
    34: 336
    35: 314
    36: 341
    37: 305
    38: 342
    39: 272
    40: 439
    41: 375
    42: 434
    43: 118
    44: 11
    45: 40
    46: 10
    47: 7
    48: 5
    49: 1
    50: 2
    51: 1
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 626190 # Read requests
   wr: 248237 # Write requests
   rdlat: 83369165 # Total latency experienced by read requests
   wrlat: 35413421 # Total latency experienced by write requests
   rdhits: 0 # Read row hits
   wrhits: 1144 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 611927
    14: 2554
    15: 3384
    16: 1977
    17: 21
    18: 4
    19: 23
    20: 16
    21: 22
    22: 24
    23: 34
    24: 26
    25: 146
    26: 166
    27: 383
    28: 514
    29: 337
    30: 250
    31: 255
    32: 344
    33: 443
    34: 351
    35: 285
    36: 375
    37: 335
    38: 316
    39: 263
    40: 412
    41: 387
    42: 428
    43: 113
    44: 17
    45: 29
    46: 14
    47: 10
    48: 5
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 15900
  rqSzHist: # Run queue size histogram
   0: 15900
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 159002511
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100001913
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
