// Seed: 2767614007
module module_0 (
    output supply1 id_0,
    output wire id_1,
    output supply1 id_2,
    input wand id_3,
    input wor id_4,
    input tri id_5,
    input tri0 module_0,
    input wor id_7,
    input supply1 id_8,
    output logic id_9,
    input wand id_10
    , id_17,
    input wire id_11,
    input uwire id_12,
    input tri0 id_13,
    input tri0 id_14,
    input supply1 id_15
);
  always @(posedge 1) begin : LABEL_0
    $signed(93);
    ;
    id_9 <= "";
    SystemTFIdentifier;
  end
  tri [-1 : 1] id_18 = -1;
  assign module_1.id_9 = 0;
  always id_17 = #1 -1 - id_15;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input tri0 id_2,
    input wand id_3,
    input tri id_4,
    output wire id_5,
    input uwire id_6,
    input wor id_7,
    input tri1 id_8,
    output wand id_9,
    output tri0 id_10,
    output tri0 id_11,
    input supply0 id_12,
    inout tri1 id_13,
    output wor id_14,
    input tri id_15,
    input wire id_16,
    input uwire id_17,
    output uwire id_18
);
  always @(*) id_1 = #1 1'd0 <= id_0;
  module_0 modCall_1 (
      id_18,
      id_10,
      id_18,
      id_17,
      id_0,
      id_3,
      id_4,
      id_16,
      id_2,
      id_1,
      id_8,
      id_17,
      id_13,
      id_6,
      id_4,
      id_4
  );
endmodule
