ARM MP0126
"DMBdWW Rfe DpCtrldW PosWR Fre"
Cycle=Rfe DpCtrldW PosWR Fre DMBdWW
Relax=[Fre,DMBdWW,Rfe]
Safe=PosWR DpCtrldW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=DMBdWW Rfe DpCtrldW PosWR Fre
{
%x0=x; %y0=y;
%y1=y; %x1=x;
}
 P0           | P1           ;
 MOV R0,#2    | LDR R0,[%y1] ;
 STR R0,[%x0] | CMP R0,R0    ;
 DMB          | BNE LC00     ;
 MOV R1,#1    | LC00:        ;
 STR R1,[%y0] | MOV R1,#1    ;
              | STR R1,[%x1] ;
              | LDR R2,[%x1] ;
exists
(x=2 /\ 1:R0=1 /\ 1:R2=1)
