Information: Layer MSMG1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MSMG2 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MSMG3 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MSMG4 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MSMG5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MG1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MG2 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.046 0.046 (RCEX-011)
Information: Library Derived Cap for layer MINT1 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer MINT1 : 0.046 0.046 (RCEX-011)
Information: Library Derived Cap for layer MINT2 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer MINT2 : 0.046 0.046 (RCEX-011)
Information: Library Derived Cap for layer MINT3 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer MINT3 : 0.046 0.046 (RCEX-011)
Information: Library Derived Cap for layer MINT4 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer MINT4 : 0.046 0.046 (RCEX-011)
Information: Library Derived Cap for layer MINT5 : 0.17 0.17 (RCEX-011)
Information: Library Derived Res for layer MINT5 : 0.046 0.046 (RCEX-011)
Information: Library Derived Cap for layer MSMG1 : 0.22 0.22 (RCEX-011)
Information: Library Derived Res for layer MSMG1 : 0.008 0.008 (RCEX-011)
Information: Library Derived Cap for layer MSMG2 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer MSMG2 : 0.008 0.008 (RCEX-011)
Information: Library Derived Cap for layer MSMG3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer MSMG3 : 0.008 0.008 (RCEX-011)
Information: Library Derived Cap for layer MSMG4 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer MSMG4 : 0.008 0.008 (RCEX-011)
Information: Library Derived Cap for layer MSMG5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer MSMG5 : 0.008 0.008 (RCEX-011)
Information: Library Derived Cap for layer MG1 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer MG1 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Cap for layer MG2 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer MG2 : 0.00089 0.00089 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.17 0.17 (RCEX-011)
Information: Library Derived Horizontal Res : 0.046 0.046 (RCEX-011)
Information: Library Derived Vertical Cap : 0.17 0.17 (RCEX-011)
Information: Library Derived Vertical Res : 0.046 0.046 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.005 0.005 (RCEX-011)

Generating congestion map using Zroute global route ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    6  Proc 2246 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   38  Alloctr   38  Proc   32 
[End of Read DB] Total (MB): Used   44  Alloctr   45  Proc 2278 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,70.66,70.66)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.06
layer MINT1, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.06
layer MINT2, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.06
layer MINT3, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.06
layer MINT4, dir Ver, min width = 0.03, min space = 0.04 pitch = 0.06
layer MINT5, dir Hor, min width = 0.03, min space = 0.04 pitch = 0.06
layer MSMG1, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.11
layer MSMG2, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.11
layer MSMG3, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.11
layer MSMG4, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.11
layer MSMG5, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.11
layer MG1, dir Hor, min width = 0.11, min space = 0.11 pitch = 0.22
layer MG2, dir Ver, min width = 0.11, min space = 0.11 pitch = 0.22
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   46  Alloctr   46  Proc 2278 
Net statistics:
Total number of nets     = 7324
Number of nets to route  = 7302
Number of single or zero port nets = 13
9 nets are fully connected,
 of which 9 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used   49  Alloctr   50  Proc 2278 
Average gCell capacity  2.27	 on layer (1)	 M1
Average gCell capacity  10.54	 on layer (2)	 MINT1
Average gCell capacity  11.98	 on layer (3)	 MINT2
Average gCell capacity  11.98	 on layer (4)	 MINT3
Average gCell capacity  11.99	 on layer (5)	 MINT4
Average gCell capacity  11.99	 on layer (6)	 MINT5
Average gCell capacity  6.85	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.01	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.01	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.01	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.87	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.87	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.87	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.43	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 110032
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   49  Alloctr   50  Proc 2278 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used   49  Alloctr   50  Proc 2278 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   49  Alloctr   50  Proc 2278 
Information: Using 4 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Initial Routing] Total (MB): Used   53  Alloctr   55  Proc 2278 
Initial. Routing result:
Initial. Both Dirs: Overflow =   147 Max = 2 GRCs =   309 (1.83%)
Initial. H routing: Overflow =    70 Max = 2 (GRCs =  2) GRCs =   160 (1.89%)
Initial. V routing: Overflow =    77 Max = 2 (GRCs =  7) GRCs =   149 (1.76%)
Initial. M1         Overflow =     7 Max = 1 (GRCs =  5) GRCs =    10 (0.12%)
Initial. MINT1      Overflow =    70 Max = 2 (GRCs =  2) GRCs =   159 (1.88%)
Initial. MINT2      Overflow =    69 Max = 2 (GRCs =  7) GRCs =   139 (1.64%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.01%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 58679.41
Initial. Layer M1 wire length = 230.52
Initial. Layer MINT1 wire length = 18924.92
Initial. Layer MINT2 wire length = 27549.24
Initial. Layer MINT3 wire length = 8771.78
Initial. Layer MINT4 wire length = 3202.95
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 47842
Initial. Via V1_0 count = 25623
Initial. Via VINT1_0 count = 19579
Initial. Via VINT2_0 count = 2189
Initial. Via VINT3_0 count = 451
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   53  Alloctr   55  Proc 2278 
phase1. Routing result:
phase1. Both Dirs: Overflow =    10 Max = 2 GRCs =    21 (0.12%)
phase1. H routing: Overflow =     6 Max = 2 (GRCs =  1) GRCs =    14 (0.17%)
phase1. V routing: Overflow =     4 Max = 1 (GRCs =  2) GRCs =     7 (0.08%)
phase1. M1         Overflow =     4 Max = 1 (GRCs =  2) GRCs =     7 (0.08%)
phase1. MINT1      Overflow =     6 Max = 2 (GRCs =  1) GRCs =    14 (0.17%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 58718.86
phase1. Layer M1 wire length = 233.64
phase1. Layer MINT1 wire length = 18448.39
phase1. Layer MINT2 wire length = 27022.62
phase1. Layer MINT3 wire length = 9258.70
phase1. Layer MINT4 wire length = 3755.50
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 48314
phase1. Via V1_0 count = 25612
phase1. Via VINT1_0 count = 19663
phase1. Via VINT2_0 count = 2474
phase1. Via VINT3_0 count = 565
phase1. Via VINT4_0 count = 0
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   53  Alloctr   55  Proc 2278 
phase2. Routing result:
phase2. Both Dirs: Overflow =     4 Max = 1 GRCs =     8 (0.05%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.02%)
phase2. V routing: Overflow =     3 Max = 1 (GRCs =  1) GRCs =     6 (0.07%)
phase2. M1         Overflow =     3 Max = 1 (GRCs =  1) GRCs =     6 (0.07%)
phase2. MINT1      Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.02%)
phase2. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 58720.16
phase2. Layer M1 wire length = 232.64
phase2. Layer MINT1 wire length = 18450.69
phase2. Layer MINT2 wire length = 27022.62
phase2. Layer MINT3 wire length = 9258.70
phase2. Layer MINT4 wire length = 3755.50
phase2. Layer MINT5 wire length = 0.00
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 48314
phase2. Via V1_0 count = 25612
phase2. Via VINT1_0 count = 19663
phase2. Via VINT2_0 count = 2474
phase2. Via VINT3_0 count = 565
phase2. Via VINT4_0 count = 0
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   53  Alloctr   55  Proc 2278 
phase3. Routing result:
phase3. Both Dirs: Overflow =     4 Max = 1 GRCs =     8 (0.05%)
phase3. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.02%)
phase3. V routing: Overflow =     3 Max = 1 (GRCs =  1) GRCs =     6 (0.07%)
phase3. M1         Overflow =     3 Max = 1 (GRCs =  1) GRCs =     6 (0.07%)
phase3. MINT1      Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.02%)
phase3. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 58720.16
phase3. Layer M1 wire length = 232.64
phase3. Layer MINT1 wire length = 18450.69
phase3. Layer MINT2 wire length = 27022.62
phase3. Layer MINT3 wire length = 9258.70
phase3. Layer MINT4 wire length = 3755.50
phase3. Layer MINT5 wire length = 0.00
phase3. Layer MSMG1 wire length = 0.00
phase3. Layer MSMG2 wire length = 0.00
phase3. Layer MSMG3 wire length = 0.00
phase3. Layer MSMG4 wire length = 0.00
phase3. Layer MSMG5 wire length = 0.00
phase3. Layer MG1 wire length = 0.00
phase3. Layer MG2 wire length = 0.00
phase3. Total Number of Contacts = 48314
phase3. Via V1_0 count = 25612
phase3. Via VINT1_0 count = 19663
phase3. Via VINT2_0 count = 2474
phase3. Via VINT3_0 count = 565
phase3. Via VINT4_0 count = 0
phase3. Via VINT5_0 count = 0
phase3. Via VSMG1_0 count = 0
phase3. Via VSMG2_0 count = 0
phase3. Via VSMG3_0 count = 0
phase3. Via VSMG4_0 count = 0
phase3. Via VSMG5_0 count = 0
phase3. Via VG1_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   53  Alloctr   55  Proc 2278 

Congestion utilization per direction:
Average vertical track utilization   = 17.45 %
Peak    vertical track utilization   = 73.33 %
Average horizontal track utilization = 17.75 %
Peak    horizontal track utilization = 61.11 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   53  Alloctr   54  Proc 2278 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   46  Alloctr   48  Proc   32 
[GR: Done] Total (MB): Used   53  Alloctr   54  Proc 2278 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   42  Alloctr   43  Proc   32 
[End of Global Routing] Total (MB): Used   49  Alloctr   50  Proc 2278 
 
****************************************
Report : congestion
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:25:20 2019
****************************************

Both Dirs: Overflow = 4 Max = 1 (2 GRCs) GRCs = 8 (0.05%)
H routing: Overflow = 1 Max = 1 (1 GRCs) GRCs = 2  (0.02%)
V routing: Overflow = 3 Max = 1 (1 GRCs) GRCs = 6  (0.07%)
1
