<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0')">rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.72</td>
<td class="s9 cl rt"><a href="mod2633.html#Line" > 93.10</a></td>
<td class="s10 cl rt"><a href="mod2633.html#Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2633.html#Toggle" > 97.70</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2633.html#Branch" > 96.08</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2633.html#inst_tag_229497"  onclick="showContent('inst_tag_229497')">config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req</a></td>
<td class="s7 cl rt"> 77.02</td>
<td class="s6 cl rt"><a href="mod2633.html#inst_tag_229497_Line" > 68.97</a></td>
<td class="s9 cl rt"><a href="mod2633.html#inst_tag_229497_Cond" > 96.67</a></td>
<td class="s6 cl rt"><a href="mod2633.html#inst_tag_229497_Toggle" > 62.07</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229497_Branch" > 80.39</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2633.html#inst_tag_229496"  onclick="showContent('inst_tag_229496')">config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></td>
<td class="s8 cl rt"> 82.60</td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229496_Line" > 82.76</a></td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229496_Cond" > 83.33</a></td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229496_Toggle" > 83.91</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229496_Branch" > 80.39</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2633.html#inst_tag_229494"  onclick="showContent('inst_tag_229494')">config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></td>
<td class="s8 cl rt"> 88.13</td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229494_Line" > 82.76</a></td>
<td class="s9 cl rt"><a href="mod2633.html#inst_tag_229494_Cond" > 96.67</a></td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229494_Toggle" > 84.87</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229494_Branch" > 88.24</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2633.html#inst_tag_229495"  onclick="showContent('inst_tag_229495')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></td>
<td class="s9 cl rt"> 91.14</td>
<td class="s9 cl rt"><a href="mod2633.html#inst_tag_229495_Line" > 93.10</a></td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229495_Cond" > 86.67</a></td>
<td class="s9 cl rt"><a href="mod2633.html#inst_tag_229495_Toggle" > 96.55</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229495_Branch" > 88.24</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_229497'>
<hr>
<a name="inst_tag_229497"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_229497" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.02</td>
<td class="s6 cl rt"><a href="mod2633.html#inst_tag_229497_Line" > 68.97</a></td>
<td class="s9 cl rt"><a href="mod2633.html#inst_tag_229497_Cond" > 96.67</a></td>
<td class="s6 cl rt"><a href="mod2633.html#inst_tag_229497_Toggle" > 62.07</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229497_Branch" > 80.39</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.95</td>
<td class="s9 cl rt"> 93.08</td>
<td class="s8 cl rt"> 86.76</td>
<td class="s6 cl rt"> 62.99</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.96</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 89.11</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2589.html#inst_tag_229006" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod731.html#inst_tag_37467" id="tag_urg_inst_37467">Acs</a></td>
<td class="s9 cl rt"> 91.40</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.19</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod890.html#inst_tag_66282" id="tag_urg_inst_66282">Ap</a></td>
<td class="s7 cl rt"> 70.34</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.42</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.95</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod890.html#inst_tag_66283" id="tag_urg_inst_66283">Ap_0</a></td>
<td class="s8 cl rt"> 85.29</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 41.18</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2436.html#inst_tag_210252" id="tag_urg_inst_210252">Wp</a></td>
<td class="s9 cl rt"> 98.28</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.10</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412.html#inst_tag_210034" id="tag_urg_inst_210034">uc3465c9ee</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2832.html#inst_tag_253417" id="tag_urg_inst_253417">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1443.html#inst_tag_85301" id="tag_urg_inst_85301">udl</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1438.html#inst_tag_85027" id="tag_urg_inst_85027">udl_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2316.html#inst_tag_202636" id="tag_urg_inst_202636">ues</a></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1978.html#inst_tag_171696" id="tag_urg_inst_171696">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1978.html#inst_tag_171697" id="tag_urg_inst_171697">ur487</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253858" id="tag_urg_inst_253858">ursrrrg</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253859" id="tag_urg_inst_253859">ursrrrg292</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253857" id="tag_urg_inst_253857">ursrrrg515</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1100.html#inst_tag_74368" id="tag_urg_inst_74368">ursrsrdx01g</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1823.html#inst_tag_147563" id="tag_urg_inst_147563">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_229496'>
<hr>
<a name="inst_tag_229496"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_229496" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.60</td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229496_Line" > 82.76</a></td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229496_Cond" > 83.33</a></td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229496_Toggle" > 83.91</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229496_Branch" > 80.39</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.90</td>
<td class="s9 cl rt"> 96.15</td>
<td class="s8 cl rt"> 88.24</td>
<td class="s8 cl rt"> 83.19</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.02</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.65</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2589.html#inst_tag_229005" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod731.html#inst_tag_37465" id="tag_urg_inst_37465">Acs</a></td>
<td class="s9 cl rt"> 91.40</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.19</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod890.html#inst_tag_66278" id="tag_urg_inst_66278">Ap</a></td>
<td class="s9 cl rt"> 95.38</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.51</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod890.html#inst_tag_66279" id="tag_urg_inst_66279">Ap_0</a></td>
<td class="s9 cl rt"> 95.38</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.51</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2436.html#inst_tag_210250" id="tag_urg_inst_210250">Wp</a></td>
<td class="s8 cl rt"> 81.94</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 95.40</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.35</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412.html#inst_tag_210033" id="tag_urg_inst_210033">uc3465c9ee</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2832.html#inst_tag_253416" id="tag_urg_inst_253416">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1443.html#inst_tag_85300" id="tag_urg_inst_85300">udl</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1438.html#inst_tag_85025" id="tag_urg_inst_85025">udl_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2316.html#inst_tag_202634" id="tag_urg_inst_202634">ues</a></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1978.html#inst_tag_171693" id="tag_urg_inst_171693">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1978.html#inst_tag_171694" id="tag_urg_inst_171694">ur487</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253847" id="tag_urg_inst_253847">ursrrrg</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253848" id="tag_urg_inst_253848">ursrrrg292</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253846" id="tag_urg_inst_253846">ursrrrg515</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1100.html#inst_tag_74367" id="tag_urg_inst_74367">ursrsrdx01g</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1823.html#inst_tag_147558" id="tag_urg_inst_147558">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_229494'>
<hr>
<a name="inst_tag_229494"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_229494" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.13</td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229494_Line" > 82.76</a></td>
<td class="s9 cl rt"><a href="mod2633.html#inst_tag_229494_Cond" > 96.67</a></td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229494_Toggle" > 84.87</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229494_Branch" > 88.24</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.47</td>
<td class="s9 cl rt"> 96.15</td>
<td class="s9 cl rt"> 98.53</td>
<td class="s8 cl rt"> 82.87</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.32</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.03</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.09</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2589.html#inst_tag_229003" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod731.html#inst_tag_37461" id="tag_urg_inst_37461">Acs</a></td>
<td class="s8 cl rt"> 88.17</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.52</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod890.html#inst_tag_66272" id="tag_urg_inst_66272">Ap</a></td>
<td class="s9 cl rt"> 95.38</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.51</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod890.html#inst_tag_66273" id="tag_urg_inst_66273">Ap_0</a></td>
<td class="s9 cl rt"> 95.38</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.51</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2436.html#inst_tag_210247" id="tag_urg_inst_210247">Wp</a></td>
<td class="s9 cl rt"> 98.56</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 94.25</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412.html#inst_tag_210029" id="tag_urg_inst_210029">uc3465c9ee</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2832.html#inst_tag_253414" id="tag_urg_inst_253414">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1443.html#inst_tag_85298" id="tag_urg_inst_85298">udl</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1438.html#inst_tag_85022" id="tag_urg_inst_85022">udl_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2316.html#inst_tag_202630" id="tag_urg_inst_202630">ues</a></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1978.html#inst_tag_171688" id="tag_urg_inst_171688">ur</a></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1978.html#inst_tag_171689" id="tag_urg_inst_171689">ur487</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253800" id="tag_urg_inst_253800">ursrrrg</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253801" id="tag_urg_inst_253801">ursrrrg292</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253799" id="tag_urg_inst_253799">ursrrrg515</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1100.html#inst_tag_74365" id="tag_urg_inst_74365">ursrsrdx01g</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1823.html#inst_tag_147550" id="tag_urg_inst_147550">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_229495'>
<hr>
<a name="inst_tag_229495"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_229495" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.14</td>
<td class="s9 cl rt"><a href="mod2633.html#inst_tag_229495_Line" > 93.10</a></td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229495_Cond" > 86.67</a></td>
<td class="s9 cl rt"><a href="mod2633.html#inst_tag_229495_Toggle" > 96.55</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2633.html#inst_tag_229495_Branch" > 88.24</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.89</td>
<td class="s9 cl rt"> 98.46</td>
<td class="s8 cl rt"> 82.35</td>
<td class="s9 cl rt"> 91.34</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.41</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2589.html#inst_tag_229004" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod731.html#inst_tag_37463" id="tag_urg_inst_37463">Acs</a></td>
<td class="s9 cl rt"> 90.32</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod890.html#inst_tag_66274" id="tag_urg_inst_66274">Ap</a></td>
<td class="s8 cl rt"> 81.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 95.80</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.95</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod890.html#inst_tag_66275" id="tag_urg_inst_66275">Ap_0</a></td>
<td class="s9 cl rt"> 99.37</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 97.48</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2436.html#inst_tag_210248" id="tag_urg_inst_210248">Wp</a></td>
<td class="s9 cl rt"> 99.14</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412.html#inst_tag_210032" id="tag_urg_inst_210032">uc3465c9ee</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2832.html#inst_tag_253415" id="tag_urg_inst_253415">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1443.html#inst_tag_85299" id="tag_urg_inst_85299">udl</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1438.html#inst_tag_85023" id="tag_urg_inst_85023">udl_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2316.html#inst_tag_202632" id="tag_urg_inst_202632">ues</a></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1978.html#inst_tag_171690" id="tag_urg_inst_171690">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1978.html#inst_tag_171691" id="tag_urg_inst_171691">ur487</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253836" id="tag_urg_inst_253836">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253837" id="tag_urg_inst_253837">ursrrrg292</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253835" id="tag_urg_inst_253835">ursrrrg515</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1100.html#inst_tag_74366" id="tag_urg_inst_74366">ursrsrdx01g</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1823.html#inst_tag_147552" id="tag_urg_inst_147552">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2633.html" >rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>29</td><td>27</td><td>93.10</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198040</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198051</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198071</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198088</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>198101</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>198109</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198144</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198154</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198168</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198182</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198199</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198216</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198230</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198245</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198259</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198273</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198287</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198301</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
198039                  	always @( uLen1_caseSel or u_92d8 or u_bdd7 or u_c0fa ) begin
198040     1/1          		case ( uLen1_caseSel )
198041     1/1          			3'b001  : Len1 = u_bdd7 ;
198042     1/1          			3'b010  : Len1 = u_c0fa ;
198043     1/1          			3'b100  : Len1 = u_92d8 ;
198044     1/1          			default : Len1 = 6'b0 ;
198045                  		endcase
198046                  	end
198047                  	assign AxiW_Strb = u_bbd0_4;
198048                  	assign Gen_Req_Be = Preamble ? PreBe : Be;
198049                  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( AxiW_Strb ) , .O( Be ) );
198050                  	assign uPreLen1_caseSel = { PreStrm } ;
198051     1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
198052     1/1          			1'b1    : PreLen1 = 2'b11 ;
198053     1/1          			default : PreLen1 = 2'b0 ;
198054                  		endcase
198055                  	end
198056                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t4 udl( .I( PreLen1 ) , .O( u_411b ) );
198057                  	rsnoc_z_T_C_S_C_L_R_R_4 ur487( .I( u_411b ) , .O( PreBe ) );
198058                  	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
198059                  	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
198060                  	assign AxiAr_Lock = u_6819_5;
198061                  	assign AxiAw_Lock = u_6320_5;
198062                  	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
198063                  	assign AxiAP_Lock = AxiAA_Lock;
198064                  	assign AxiA_Lock = AxiAP_Lock;
198065                  	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
198066                  	assign u_e20d = AxiALockIs_Excl;
198067                  	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
198068                  	assign Gen_Req_BurstType = u_1ae4;
198069                  	assign uu_1ae4_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
198070                  	always @( u_48d8 or uu_1ae4_caseSel ) begin
198071     1/1          		case ( uu_1ae4_caseSel )
198072     1/1          			3'b001  : u_1ae4 = 1'b0 ;
198073     1/1          			3'b010  : u_1ae4 = 1'b0 ;
198074     1/1          			3'b100  : u_1ae4 = u_48d8 ;
198075     1/1          			default : u_1ae4 = 1'b0 ;
198076                  		endcase
198077                  	end
198078                  	assign AxiW_Data = u_bbd0_0;
198079                  	assign AxiW_DataEcc = AxiW_Data;
198080                  	assign upreStrm_AddrLsb = AxiAddr [6:0];
198081                  	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
198082                  	assign upreStrm_Len1W = { 4'b0 , AxiA_Len };
198083                  	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } };
198084                  	assign PreDataWd = PreData;
198085                  	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
198086                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( AxiW_DataEcc ) , .O( Data ) );
198087                  	assign uPreData_caseSel = { PreStrm } ;
198088     1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
198089     1/1          			1'b1    : PreData = u_2393 ;
198090     1/1          			default : PreData = 32'b0 ;
198091                  		endcase
198092                  	end
198093                  	assign StartOffset = AxiAddr [1:0] &amp; u_f88;
198094                  	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
198095                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t2 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
198096                  	assign Gen_Req_Lock = Preamble;
198097                  	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
198098                  	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
198099                  	assign uu_1057_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
198100                  	always @( uu_1057_caseSel ) begin
198101     1/1          		case ( uu_1057_caseSel )
198102     1/1          			2'b01   : u_1057 = 3'b010 ;
198103     1/1          			2'b10   : u_1057 = 3'b000 ;
198104     <font color = "red">0/1     ==>  			default : u_1057 = 3'b000 ;</font>
198105                  		endcase
198106                  	end
198107                  	assign uu_ce54_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
198108                  	always @( uu_ce54_caseSel ) begin
198109     1/1          		case ( uu_ce54_caseSel )
198110     1/1          			2'b01   : u_ce54 = 3'b101 ;
198111     1/1          			2'b10   : u_ce54 = 3'b100 ;
198112     <font color = "red">0/1     ==>  			default : u_ce54 = 3'b000 ;</font>
198113                  		endcase
198114                  	end
198115                  	assign AxiA_Id = AxiAP_Id;
198116                  	assign u_28e4 = AxiA_Id;
198117                  	assign SeqIdComp = u_28e4;
198118                  	assign Gen_Req_SeqId = SeqIdComp;
198119                  	assign Gen_Req_SeqUnOrdered = 1'b0;
198120                  	assign Gen_Req_SeqUnique = 1'b0;
198121                  	assign AxiAr_Prot = u_6819_6;
198122                  	assign AxiAw_Prot = u_6320_6;
198123                  	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
198124                  	assign AxiAP_Prot = AxiAA_Prot;
198125                  	assign AxiA_Prot = AxiAP_Prot;
198126                  	assign AxiA_Cache = AxiAP_Cache;
198127                  	assign u_5e00 = AxiA_Cache;
198128                  	assign Gen_Req_User =
198129                  		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_5e00 [3] , u_5e00 [2] , u_5e00 [1] , u_5e00 [0] };
198130                  	assign Snoop = 1'b0;
198131                  	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
198132                  	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
198133                  	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
198134                  	assign u_2891 = AxiA_Size [1:0];
198135                  	assign u_f62f = AxiA_Size [1:0];
198136                  	assign u_5389 = AxiA_Size [1:0];
198137                  	assign u_9d1d = { 2'b0 , { AxiA_Len } };
198138                  	assign u_b4dd = { 1'b0 , { AxiA_Len , 1'b1 } };
198139                  	assign u_42b4 = { AxiA_Len , 2'b11 };
198140                  	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 11'b0 , StartOffset };
198141                  	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 4'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
198142                  		assign uFullLen1_caseSel = { u_2891 == 2'b10 , u_f62f == 2'b01 , u_5389 == 2'b0 } ;
198143                  		always @( uFullLen1_caseSel or u_42b4 or u_9d1d or u_b4dd ) begin
198144     1/1          			case ( uFullLen1_caseSel )
198145     1/1          				3'b001  : FullLen1 = u_9d1d ;
198146     1/1          				3'b010  : FullLen1 = u_b4dd ;
198147     1/1          				3'b100  : FullLen1 = u_42b4 ;
198148     1/1          				default : FullLen1 = 6'b0 ;
198149                  			endcase
198150                  		end
198151                  	// synopsys translate_off
198152                  	// synthesis translate_off
198153                  	always @( posedge Sys_Clk )
198154     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198155     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
198156     <font color = "grey">unreachable  </font>				dontStop = 0;
198157     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198158     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198159     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
198160     <font color = "grey">unreachable  </font>					$stop;
198161                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198162                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198163                  	// synthesis translate_on
198164                  	// synopsys translate_on
198165                  	// synopsys translate_off
198166                  	// synthesis translate_off
198167                  	always @( posedge Sys_Clk )
198168     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198169     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198170     <font color = "grey">unreachable  </font>				dontStop = 0;
198171     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198172     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198173     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
198174     <font color = "grey">unreachable  </font>					$stop;
198175                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198176                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198177                  	// synthesis translate_on
198178                  	// synopsys translate_on
198179                  	// synopsys translate_off
198180                  	// synthesis translate_off
198181                  	always @( posedge Sys_Clk )
198182     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198183     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198184     <font color = "grey">unreachable  </font>				dontStop = 0;
198185     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198186     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198187     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
198188     <font color = "grey">unreachable  </font>					$stop;
198189                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198190                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198191                  	// synthesis translate_on
198192                  	// synopsys translate_on
198193                  	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
198194                  	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
198195                  	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
198196                  	// synopsys translate_off
198197                  	// synthesis translate_off
198198                  	always @( posedge Sys_Clk )
198199     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198200     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
198201     <font color = "grey">unreachable  </font>				dontStop = 0;
198202     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198203     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198204     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
198205     <font color = "grey">unreachable  </font>					$stop;
198206                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198207                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198208                  	// synthesis translate_on
198209                  	// synopsys translate_on
198210                  	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
198211                  	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 2'b11 } ) );
198212                  	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
198213                  	// synopsys translate_off
198214                  	// synthesis translate_off
198215                  	always @( posedge Sys_Clk )
198216     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198217     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
198218     <font color = "grey">unreachable  </font>				dontStop = 0;
198219     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198220     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198221     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
198222     <font color = "grey">unreachable  </font>					$stop;
198223                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198224                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198225                  	// synthesis translate_on
198226                  	// synopsys translate_on
198227                  	// synopsys translate_off
198228                  	// synthesis translate_off
198229                  	always @( posedge Sys_Clk )
198230     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198231     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198232     <font color = "grey">unreachable  </font>				dontStop = 0;
198233     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198234     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198235     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
198236     <font color = "grey">unreachable  </font>					$stop;
198237                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198238                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198239                  	// synthesis translate_on
198240                  	// synopsys translate_on
198241                  	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b010 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
198242                  	// synopsys translate_off
198243                  	// synthesis translate_off
198244                  	always @( posedge Sys_Clk )
198245     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198246     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
198247     <font color = "grey">unreachable  </font>				dontStop = 0;
198248     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198249     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198250     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
198251     <font color = "grey">unreachable  </font>					$stop;
198252                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198253                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198254                  	// synthesis translate_on
198255                  	// synopsys translate_on
198256                  	// synopsys translate_off
198257                  	// synthesis translate_off
198258                  	always @( posedge Sys_Clk )
198259     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198260     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198261     <font color = "grey">unreachable  </font>				dontStop = 0;
198262     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198263     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198264     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
198265     <font color = "grey">unreachable  </font>					$stop;
198266                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198267                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198268                  	// synthesis translate_on
198269                  	// synopsys translate_on
198270                  	// synopsys translate_off
198271                  	// synthesis translate_off
198272                  	always @( posedge Sys_Clk )
198273     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198274     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198275     <font color = "grey">unreachable  </font>				dontStop = 0;
198276     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198277     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198278     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
198279     <font color = "grey">unreachable  </font>					$stop;
198280                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198281                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198282                  	// synthesis translate_on
198283                  	// synopsys translate_on
198284                  	// synopsys translate_off
198285                  	// synthesis translate_off
198286                  	always @( posedge Sys_Clk )
198287     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198288     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198289     <font color = "grey">unreachable  </font>				dontStop = 0;
198290     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198291     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198292     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
198293     <font color = "grey">unreachable  </font>					$stop;
198294                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198295                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198296                  	// synthesis translate_on
198297                  	// synopsys translate_on
198298                  	// synopsys translate_off
198299                  	// synthesis translate_off
198300                  	always @( posedge Sys_Clk )
198301     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198302     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198303     <font color = "grey">unreachable  </font>				dontStop = 0;
198304     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198305     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198306     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
198307     <font color = "grey">unreachable  </font>					$stop;
198308                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198309                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2633.html" >rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>30</td><td>30</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>30</td><td>30</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197887
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197995
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198000
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198008
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198013
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198020
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198026
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198048
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198062
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198067
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198085
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198094
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198098
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198098
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198123
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2633.html" >rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">46</td>
<td class="rt">88.46 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">522</td>
<td class="rt">510</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">255</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">255</td>
<td class="rt">97.70 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">46</td>
<td class="rt">88.46 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">510</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">255</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">255</td>
<td class="rt">97.70 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2633.html" >rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">49</td>
<td class="rt">96.08 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197887</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197995</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198000</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198008</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198013</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198020</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198026</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198048</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198062</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198067</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198085</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198094</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198098</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198123</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198040</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198051</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198071</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198088</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">198101</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">198109</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198144</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197887     	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197995     	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198000     	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198008     	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198013     	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198020     	assign SizeLcl = FixedOnGoing ? 3'b010 : AxiA_Size;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198026     	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198048     	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198062     	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198067     	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198085     	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198094     	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198098     	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
           	                              <font color = "green">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "green">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198123     	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198040     		case ( uLen1_caseSel )
           		<font color = "green">-1-</font>             
198041     			3'b001  : Len1 = u_bdd7 ;
           <font color = "green">			==></font>
198042     			3'b010  : Len1 = u_c0fa ;
           <font color = "green">			==></font>
198043     			3'b100  : Len1 = u_92d8 ;
           <font color = "green">			==></font>
198044     			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198051     	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "green">-1-</font>               		                
198052     			1'b1    : PreLen1 = 2'b11 ;
           <font color = "green">			==></font>
198053     			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198071     		case ( uu_1ae4_caseSel )
           		<font color = "green">-1-</font>               
198072     			3'b001  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
198073     			3'b010  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
198074     			3'b100  : u_1ae4 = u_48d8 ;
           <font color = "green">			==></font>
198075     			default : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198088     	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "green">-1-</font>                         		                
198089     			1'b1    : PreData = u_2393 ;
           <font color = "green">			==></font>
198090     			default : PreData = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198101     		case ( uu_1057_caseSel )
           		<font color = "red">-1-</font>               
198102     			2'b01   : u_1057 = 3'b010 ;
           <font color = "green">			==></font>
198103     			2'b10   : u_1057 = 3'b000 ;
           <font color = "green">			==></font>
198104     			default : u_1057 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198109     		case ( uu_ce54_caseSel )
           		<font color = "red">-1-</font>               
198110     			2'b01   : u_ce54 = 3'b101 ;
           <font color = "green">			==></font>
198111     			2'b10   : u_ce54 = 3'b100 ;
           <font color = "green">			==></font>
198112     			default : u_ce54 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198144     			case ( uFullLen1_caseSel )
           			<font color = "green">-1-</font>                 
198145     				3'b001  : FullLen1 = u_9d1d ;
           <font color = "green">				==></font>
198146     				3'b010  : FullLen1 = u_b4dd ;
           <font color = "green">				==></font>
198147     				3'b100  : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
198148     				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_229497'>
<a name="inst_tag_229497_Line"></a>
<b>Line Coverage for Instance : <a href="mod2633.html#inst_tag_229497" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>29</td><td>20</td><td>68.97</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>198040</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198051</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>198071</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198088</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>198101</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>198109</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>198144</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198154</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198168</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198182</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198199</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198216</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198230</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198245</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198259</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198273</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198287</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198301</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
198039                  	always @( uLen1_caseSel or u_92d8 or u_bdd7 or u_c0fa ) begin
198040     1/1          		case ( uLen1_caseSel )
198041     <font color = "red">0/1     ==>  			3'b001  : Len1 = u_bdd7 ;</font>
198042     <font color = "red">0/1     ==>  			3'b010  : Len1 = u_c0fa ;</font>
198043     1/1          			3'b100  : Len1 = u_92d8 ;
198044     1/1          			default : Len1 = 6'b0 ;
198045                  		endcase
198046                  	end
198047                  	assign AxiW_Strb = u_bbd0_4;
198048                  	assign Gen_Req_Be = Preamble ? PreBe : Be;
198049                  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( AxiW_Strb ) , .O( Be ) );
198050                  	assign uPreLen1_caseSel = { PreStrm } ;
198051     1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
198052     1/1          			1'b1    : PreLen1 = 2'b11 ;
198053     1/1          			default : PreLen1 = 2'b0 ;
198054                  		endcase
198055                  	end
198056                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t4 udl( .I( PreLen1 ) , .O( u_411b ) );
198057                  	rsnoc_z_T_C_S_C_L_R_R_4 ur487( .I( u_411b ) , .O( PreBe ) );
198058                  	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
198059                  	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
198060                  	assign AxiAr_Lock = u_6819_5;
198061                  	assign AxiAw_Lock = u_6320_5;
198062                  	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
198063                  	assign AxiAP_Lock = AxiAA_Lock;
198064                  	assign AxiA_Lock = AxiAP_Lock;
198065                  	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
198066                  	assign u_e20d = AxiALockIs_Excl;
198067                  	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
198068                  	assign Gen_Req_BurstType = u_1ae4;
198069                  	assign uu_1ae4_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
198070                  	always @( u_48d8 or uu_1ae4_caseSel ) begin
198071     1/1          		case ( uu_1ae4_caseSel )
198072     1/1          			3'b001  : u_1ae4 = 1'b0 ;
198073     1/1          			3'b010  : u_1ae4 = 1'b0 ;
198074     <font color = "red">0/1     ==>  			3'b100  : u_1ae4 = u_48d8 ;</font>
198075     1/1          			default : u_1ae4 = 1'b0 ;
198076                  		endcase
198077                  	end
198078                  	assign AxiW_Data = u_bbd0_0;
198079                  	assign AxiW_DataEcc = AxiW_Data;
198080                  	assign upreStrm_AddrLsb = AxiAddr [6:0];
198081                  	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
198082                  	assign upreStrm_Len1W = { 4'b0 , AxiA_Len };
198083                  	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } };
198084                  	assign PreDataWd = PreData;
198085                  	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
198086                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( AxiW_DataEcc ) , .O( Data ) );
198087                  	assign uPreData_caseSel = { PreStrm } ;
198088     1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
198089     1/1          			1'b1    : PreData = u_2393 ;
198090     1/1          			default : PreData = 32'b0 ;
198091                  		endcase
198092                  	end
198093                  	assign StartOffset = AxiAddr [1:0] &amp; u_f88;
198094                  	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
198095                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t2 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
198096                  	assign Gen_Req_Lock = Preamble;
198097                  	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
198098                  	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
198099                  	assign uu_1057_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
198100                  	always @( uu_1057_caseSel ) begin
198101     1/1          		case ( uu_1057_caseSel )
198102     <font color = "red">0/1     ==>  			2'b01   : u_1057 = 3'b010 ;</font>
198103     1/1          			2'b10   : u_1057 = 3'b000 ;
198104     <font color = "red">0/1     ==>  			default : u_1057 = 3'b000 ;</font>
198105                  		endcase
198106                  	end
198107                  	assign uu_ce54_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
198108                  	always @( uu_ce54_caseSel ) begin
198109     1/1          		case ( uu_ce54_caseSel )
198110     <font color = "red">0/1     ==>  			2'b01   : u_ce54 = 3'b101 ;</font>
198111     1/1          			2'b10   : u_ce54 = 3'b100 ;
198112     <font color = "red">0/1     ==>  			default : u_ce54 = 3'b000 ;</font>
198113                  		endcase
198114                  	end
198115                  	assign AxiA_Id = AxiAP_Id;
198116                  	assign u_28e4 = AxiA_Id;
198117                  	assign SeqIdComp = u_28e4;
198118                  	assign Gen_Req_SeqId = SeqIdComp;
198119                  	assign Gen_Req_SeqUnOrdered = 1'b0;
198120                  	assign Gen_Req_SeqUnique = 1'b0;
198121                  	assign AxiAr_Prot = u_6819_6;
198122                  	assign AxiAw_Prot = u_6320_6;
198123                  	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
198124                  	assign AxiAP_Prot = AxiAA_Prot;
198125                  	assign AxiA_Prot = AxiAP_Prot;
198126                  	assign AxiA_Cache = AxiAP_Cache;
198127                  	assign u_5e00 = AxiA_Cache;
198128                  	assign Gen_Req_User =
198129                  		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_5e00 [3] , u_5e00 [2] , u_5e00 [1] , u_5e00 [0] };
198130                  	assign Snoop = 1'b0;
198131                  	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
198132                  	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
198133                  	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
198134                  	assign u_2891 = AxiA_Size [1:0];
198135                  	assign u_f62f = AxiA_Size [1:0];
198136                  	assign u_5389 = AxiA_Size [1:0];
198137                  	assign u_9d1d = { 2'b0 , { AxiA_Len } };
198138                  	assign u_b4dd = { 1'b0 , { AxiA_Len , 1'b1 } };
198139                  	assign u_42b4 = { AxiA_Len , 2'b11 };
198140                  	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 11'b0 , StartOffset };
198141                  	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 4'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
198142                  		assign uFullLen1_caseSel = { u_2891 == 2'b10 , u_f62f == 2'b01 , u_5389 == 2'b0 } ;
198143                  		always @( uFullLen1_caseSel or u_42b4 or u_9d1d or u_b4dd ) begin
198144     1/1          			case ( uFullLen1_caseSel )
198145     <font color = "red">0/1     ==>  				3'b001  : FullLen1 = u_9d1d ;</font>
198146     <font color = "red">0/1     ==>  				3'b010  : FullLen1 = u_b4dd ;</font>
198147     1/1          				3'b100  : FullLen1 = u_42b4 ;
198148     1/1          				default : FullLen1 = 6'b0 ;
198149                  			endcase
198150                  		end
198151                  	// synopsys translate_off
198152                  	// synthesis translate_off
198153                  	always @( posedge Sys_Clk )
198154     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198155     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
198156     <font color = "grey">unreachable  </font>				dontStop = 0;
198157     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198158     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198159     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
198160     <font color = "grey">unreachable  </font>					$stop;
198161                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198162                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198163                  	// synthesis translate_on
198164                  	// synopsys translate_on
198165                  	// synopsys translate_off
198166                  	// synthesis translate_off
198167                  	always @( posedge Sys_Clk )
198168     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198169     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198170     <font color = "grey">unreachable  </font>				dontStop = 0;
198171     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198172     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198173     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
198174     <font color = "grey">unreachable  </font>					$stop;
198175                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198176                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198177                  	// synthesis translate_on
198178                  	// synopsys translate_on
198179                  	// synopsys translate_off
198180                  	// synthesis translate_off
198181                  	always @( posedge Sys_Clk )
198182     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198183     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198184     <font color = "grey">unreachable  </font>				dontStop = 0;
198185     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198186     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198187     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
198188     <font color = "grey">unreachable  </font>					$stop;
198189                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198190                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198191                  	// synthesis translate_on
198192                  	// synopsys translate_on
198193                  	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
198194                  	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
198195                  	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
198196                  	// synopsys translate_off
198197                  	// synthesis translate_off
198198                  	always @( posedge Sys_Clk )
198199     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198200     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
198201     <font color = "grey">unreachable  </font>				dontStop = 0;
198202     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198203     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198204     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
198205     <font color = "grey">unreachable  </font>					$stop;
198206                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198207                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198208                  	// synthesis translate_on
198209                  	// synopsys translate_on
198210                  	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
198211                  	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 2'b11 } ) );
198212                  	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
198213                  	// synopsys translate_off
198214                  	// synthesis translate_off
198215                  	always @( posedge Sys_Clk )
198216     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198217     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
198218     <font color = "grey">unreachable  </font>				dontStop = 0;
198219     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198220     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198221     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
198222     <font color = "grey">unreachable  </font>					$stop;
198223                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198224                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198225                  	// synthesis translate_on
198226                  	// synopsys translate_on
198227                  	// synopsys translate_off
198228                  	// synthesis translate_off
198229                  	always @( posedge Sys_Clk )
198230     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198231     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198232     <font color = "grey">unreachable  </font>				dontStop = 0;
198233     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198234     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198235     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
198236     <font color = "grey">unreachable  </font>					$stop;
198237                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198238                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198239                  	// synthesis translate_on
198240                  	// synopsys translate_on
198241                  	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b010 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
198242                  	// synopsys translate_off
198243                  	// synthesis translate_off
198244                  	always @( posedge Sys_Clk )
198245     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198246     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
198247     <font color = "grey">unreachable  </font>				dontStop = 0;
198248     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198249     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198250     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
198251     <font color = "grey">unreachable  </font>					$stop;
198252                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198253                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198254                  	// synthesis translate_on
198255                  	// synopsys translate_on
198256                  	// synopsys translate_off
198257                  	// synthesis translate_off
198258                  	always @( posedge Sys_Clk )
198259     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198260     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198261     <font color = "grey">unreachable  </font>				dontStop = 0;
198262     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198263     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198264     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
198265     <font color = "grey">unreachable  </font>					$stop;
198266                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198267                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198268                  	// synthesis translate_on
198269                  	// synopsys translate_on
198270                  	// synopsys translate_off
198271                  	// synthesis translate_off
198272                  	always @( posedge Sys_Clk )
198273     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198274     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198275     <font color = "grey">unreachable  </font>				dontStop = 0;
198276     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198277     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198278     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
198279     <font color = "grey">unreachable  </font>					$stop;
198280                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198281                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198282                  	// synthesis translate_on
198283                  	// synopsys translate_on
198284                  	// synopsys translate_off
198285                  	// synthesis translate_off
198286                  	always @( posedge Sys_Clk )
198287     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198288     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198289     <font color = "grey">unreachable  </font>				dontStop = 0;
198290     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198291     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198292     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
198293     <font color = "grey">unreachable  </font>					$stop;
198294                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198295                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198296                  	// synthesis translate_on
198297                  	// synopsys translate_on
198298                  	// synopsys translate_off
198299                  	// synthesis translate_off
198300                  	always @( posedge Sys_Clk )
198301     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198302     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198303     <font color = "grey">unreachable  </font>				dontStop = 0;
198304     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198305     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198306     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
198307     <font color = "grey">unreachable  </font>					$stop;
198308                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198309                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_229497_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2633.html#inst_tag_229497" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>30</td><td>29</td><td>96.67</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>30</td><td>29</td><td>96.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197887
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197995
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198000
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198008
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198013
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198020
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198026
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198048
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198062
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198067
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198085
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198094
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198098
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198098
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198123
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_229497_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2633.html#inst_tag_229497" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">20</td>
<td class="rt">38.46 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">522</td>
<td class="rt">324</td>
<td class="rt">62.07 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">177</td>
<td class="rt">67.82 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">147</td>
<td class="rt">56.32 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">20</td>
<td class="rt">38.46 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">324</td>
<td class="rt">62.07 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">177</td>
<td class="rt">67.82 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">147</td>
<td class="rt">56.32 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[25:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[17:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[19:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[26:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[30:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_229497_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2633.html#inst_tag_229497" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">41</td>
<td class="rt">80.39 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197887</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197995</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198000</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198008</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198013</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198020</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198026</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198048</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198062</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">198067</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198085</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198094</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198098</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198123</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">198040</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198051</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">198071</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198088</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">198101</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">198109</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">198144</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197887     	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197995     	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198000     	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198008     	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198013     	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198020     	assign SizeLcl = FixedOnGoing ? 3'b010 : AxiA_Size;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198026     	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198048     	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198062     	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198067     	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198085     	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198094     	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198098     	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
           	                              <font color = "green">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "green">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198123     	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198040     		case ( uLen1_caseSel )
           		<font color = "red">-1-</font>             
198041     			3'b001  : Len1 = u_bdd7 ;
           <font color = "red">			==></font>
198042     			3'b010  : Len1 = u_c0fa ;
           <font color = "red">			==></font>
198043     			3'b100  : Len1 = u_92d8 ;
           <font color = "green">			==></font>
198044     			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198051     	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "green">-1-</font>               		                
198052     			1'b1    : PreLen1 = 2'b11 ;
           <font color = "green">			==></font>
198053     			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198071     		case ( uu_1ae4_caseSel )
           		<font color = "red">-1-</font>               
198072     			3'b001  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
198073     			3'b010  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
198074     			3'b100  : u_1ae4 = u_48d8 ;
           <font color = "red">			==></font>
198075     			default : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198088     	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "green">-1-</font>                         		                
198089     			1'b1    : PreData = u_2393 ;
           <font color = "green">			==></font>
198090     			default : PreData = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198101     		case ( uu_1057_caseSel )
           		<font color = "red">-1-</font>               
198102     			2'b01   : u_1057 = 3'b010 ;
           <font color = "red">			==></font>
198103     			2'b10   : u_1057 = 3'b000 ;
           <font color = "green">			==></font>
198104     			default : u_1057 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198109     		case ( uu_ce54_caseSel )
           		<font color = "red">-1-</font>               
198110     			2'b01   : u_ce54 = 3'b101 ;
           <font color = "red">			==></font>
198111     			2'b10   : u_ce54 = 3'b100 ;
           <font color = "green">			==></font>
198112     			default : u_ce54 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198144     			case ( uFullLen1_caseSel )
           			<font color = "red">-1-</font>                 
198145     				3'b001  : FullLen1 = u_9d1d ;
           <font color = "red">				==></font>
198146     				3'b010  : FullLen1 = u_b4dd ;
           <font color = "red">				==></font>
198147     				3'b100  : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
198148     				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_229496'>
<a name="inst_tag_229496_Line"></a>
<b>Line Coverage for Instance : <a href="mod2633.html#inst_tag_229496" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>29</td><td>24</td><td>82.76</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198040</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198051</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>198071</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198088</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>198101</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>198109</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198144</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198154</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198168</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198182</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198199</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198216</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198230</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198245</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198259</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198273</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198287</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198301</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
198039                  	always @( uLen1_caseSel or u_92d8 or u_bdd7 or u_c0fa ) begin
198040     1/1          		case ( uLen1_caseSel )
198041     1/1          			3'b001  : Len1 = u_bdd7 ;
198042     1/1          			3'b010  : Len1 = u_c0fa ;
198043     1/1          			3'b100  : Len1 = u_92d8 ;
198044     1/1          			default : Len1 = 6'b0 ;
198045                  		endcase
198046                  	end
198047                  	assign AxiW_Strb = u_bbd0_4;
198048                  	assign Gen_Req_Be = Preamble ? PreBe : Be;
198049                  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( AxiW_Strb ) , .O( Be ) );
198050                  	assign uPreLen1_caseSel = { PreStrm } ;
198051     1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
198052     1/1          			1'b1    : PreLen1 = 2'b11 ;
198053     1/1          			default : PreLen1 = 2'b0 ;
198054                  		endcase
198055                  	end
198056                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t4 udl( .I( PreLen1 ) , .O( u_411b ) );
198057                  	rsnoc_z_T_C_S_C_L_R_R_4 ur487( .I( u_411b ) , .O( PreBe ) );
198058                  	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
198059                  	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
198060                  	assign AxiAr_Lock = u_6819_5;
198061                  	assign AxiAw_Lock = u_6320_5;
198062                  	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
198063                  	assign AxiAP_Lock = AxiAA_Lock;
198064                  	assign AxiA_Lock = AxiAP_Lock;
198065                  	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
198066                  	assign u_e20d = AxiALockIs_Excl;
198067                  	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
198068                  	assign Gen_Req_BurstType = u_1ae4;
198069                  	assign uu_1ae4_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
198070                  	always @( u_48d8 or uu_1ae4_caseSel ) begin
198071     1/1          		case ( uu_1ae4_caseSel )
198072     1/1          			3'b001  : u_1ae4 = 1'b0 ;
198073     1/1          			3'b010  : u_1ae4 = 1'b0 ;
198074     <font color = "red">0/1     ==>  			3'b100  : u_1ae4 = u_48d8 ;</font>
198075     1/1          			default : u_1ae4 = 1'b0 ;
198076                  		endcase
198077                  	end
198078                  	assign AxiW_Data = u_bbd0_0;
198079                  	assign AxiW_DataEcc = AxiW_Data;
198080                  	assign upreStrm_AddrLsb = AxiAddr [6:0];
198081                  	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
198082                  	assign upreStrm_Len1W = { 4'b0 , AxiA_Len };
198083                  	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } };
198084                  	assign PreDataWd = PreData;
198085                  	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
198086                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( AxiW_DataEcc ) , .O( Data ) );
198087                  	assign uPreData_caseSel = { PreStrm } ;
198088     1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
198089     1/1          			1'b1    : PreData = u_2393 ;
198090     1/1          			default : PreData = 32'b0 ;
198091                  		endcase
198092                  	end
198093                  	assign StartOffset = AxiAddr [1:0] &amp; u_f88;
198094                  	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
198095                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t2 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
198096                  	assign Gen_Req_Lock = Preamble;
198097                  	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
198098                  	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
198099                  	assign uu_1057_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
198100                  	always @( uu_1057_caseSel ) begin
198101     1/1          		case ( uu_1057_caseSel )
198102     <font color = "red">0/1     ==>  			2'b01   : u_1057 = 3'b010 ;</font>
198103     1/1          			2'b10   : u_1057 = 3'b000 ;
198104     <font color = "red">0/1     ==>  			default : u_1057 = 3'b000 ;</font>
198105                  		endcase
198106                  	end
198107                  	assign uu_ce54_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
198108                  	always @( uu_ce54_caseSel ) begin
198109     1/1          		case ( uu_ce54_caseSel )
198110     <font color = "red">0/1     ==>  			2'b01   : u_ce54 = 3'b101 ;</font>
198111     1/1          			2'b10   : u_ce54 = 3'b100 ;
198112     <font color = "red">0/1     ==>  			default : u_ce54 = 3'b000 ;</font>
198113                  		endcase
198114                  	end
198115                  	assign AxiA_Id = AxiAP_Id;
198116                  	assign u_28e4 = AxiA_Id;
198117                  	assign SeqIdComp = u_28e4;
198118                  	assign Gen_Req_SeqId = SeqIdComp;
198119                  	assign Gen_Req_SeqUnOrdered = 1'b0;
198120                  	assign Gen_Req_SeqUnique = 1'b0;
198121                  	assign AxiAr_Prot = u_6819_6;
198122                  	assign AxiAw_Prot = u_6320_6;
198123                  	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
198124                  	assign AxiAP_Prot = AxiAA_Prot;
198125                  	assign AxiA_Prot = AxiAP_Prot;
198126                  	assign AxiA_Cache = AxiAP_Cache;
198127                  	assign u_5e00 = AxiA_Cache;
198128                  	assign Gen_Req_User =
198129                  		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_5e00 [3] , u_5e00 [2] , u_5e00 [1] , u_5e00 [0] };
198130                  	assign Snoop = 1'b0;
198131                  	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
198132                  	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
198133                  	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
198134                  	assign u_2891 = AxiA_Size [1:0];
198135                  	assign u_f62f = AxiA_Size [1:0];
198136                  	assign u_5389 = AxiA_Size [1:0];
198137                  	assign u_9d1d = { 2'b0 , { AxiA_Len } };
198138                  	assign u_b4dd = { 1'b0 , { AxiA_Len , 1'b1 } };
198139                  	assign u_42b4 = { AxiA_Len , 2'b11 };
198140                  	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 11'b0 , StartOffset };
198141                  	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 4'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
198142                  		assign uFullLen1_caseSel = { u_2891 == 2'b10 , u_f62f == 2'b01 , u_5389 == 2'b0 } ;
198143                  		always @( uFullLen1_caseSel or u_42b4 or u_9d1d or u_b4dd ) begin
198144     1/1          			case ( uFullLen1_caseSel )
198145     1/1          				3'b001  : FullLen1 = u_9d1d ;
198146     1/1          				3'b010  : FullLen1 = u_b4dd ;
198147     1/1          				3'b100  : FullLen1 = u_42b4 ;
198148     1/1          				default : FullLen1 = 6'b0 ;
198149                  			endcase
198150                  		end
198151                  	// synopsys translate_off
198152                  	// synthesis translate_off
198153                  	always @( posedge Sys_Clk )
198154     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198155     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
198156     <font color = "grey">unreachable  </font>				dontStop = 0;
198157     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198158     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198159     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
198160     <font color = "grey">unreachable  </font>					$stop;
198161                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198162                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198163                  	// synthesis translate_on
198164                  	// synopsys translate_on
198165                  	// synopsys translate_off
198166                  	// synthesis translate_off
198167                  	always @( posedge Sys_Clk )
198168     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198169     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198170     <font color = "grey">unreachable  </font>				dontStop = 0;
198171     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198172     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198173     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
198174     <font color = "grey">unreachable  </font>					$stop;
198175                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198176                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198177                  	// synthesis translate_on
198178                  	// synopsys translate_on
198179                  	// synopsys translate_off
198180                  	// synthesis translate_off
198181                  	always @( posedge Sys_Clk )
198182     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198183     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198184     <font color = "grey">unreachable  </font>				dontStop = 0;
198185     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198186     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198187     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
198188     <font color = "grey">unreachable  </font>					$stop;
198189                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198190                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198191                  	// synthesis translate_on
198192                  	// synopsys translate_on
198193                  	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
198194                  	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
198195                  	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
198196                  	// synopsys translate_off
198197                  	// synthesis translate_off
198198                  	always @( posedge Sys_Clk )
198199     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198200     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
198201     <font color = "grey">unreachable  </font>				dontStop = 0;
198202     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198203     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198204     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
198205     <font color = "grey">unreachable  </font>					$stop;
198206                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198207                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198208                  	// synthesis translate_on
198209                  	// synopsys translate_on
198210                  	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
198211                  	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 2'b11 } ) );
198212                  	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
198213                  	// synopsys translate_off
198214                  	// synthesis translate_off
198215                  	always @( posedge Sys_Clk )
198216     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198217     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
198218     <font color = "grey">unreachable  </font>				dontStop = 0;
198219     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198220     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198221     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
198222     <font color = "grey">unreachable  </font>					$stop;
198223                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198224                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198225                  	// synthesis translate_on
198226                  	// synopsys translate_on
198227                  	// synopsys translate_off
198228                  	// synthesis translate_off
198229                  	always @( posedge Sys_Clk )
198230     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198231     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198232     <font color = "grey">unreachable  </font>				dontStop = 0;
198233     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198234     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198235     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
198236     <font color = "grey">unreachable  </font>					$stop;
198237                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198238                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198239                  	// synthesis translate_on
198240                  	// synopsys translate_on
198241                  	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b010 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
198242                  	// synopsys translate_off
198243                  	// synthesis translate_off
198244                  	always @( posedge Sys_Clk )
198245     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198246     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
198247     <font color = "grey">unreachable  </font>				dontStop = 0;
198248     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198249     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198250     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
198251     <font color = "grey">unreachable  </font>					$stop;
198252                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198253                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198254                  	// synthesis translate_on
198255                  	// synopsys translate_on
198256                  	// synopsys translate_off
198257                  	// synthesis translate_off
198258                  	always @( posedge Sys_Clk )
198259     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198260     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198261     <font color = "grey">unreachable  </font>				dontStop = 0;
198262     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198263     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198264     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
198265     <font color = "grey">unreachable  </font>					$stop;
198266                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198267                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198268                  	// synthesis translate_on
198269                  	// synopsys translate_on
198270                  	// synopsys translate_off
198271                  	// synthesis translate_off
198272                  	always @( posedge Sys_Clk )
198273     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198274     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198275     <font color = "grey">unreachable  </font>				dontStop = 0;
198276     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198277     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198278     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
198279     <font color = "grey">unreachable  </font>					$stop;
198280                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198281                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198282                  	// synthesis translate_on
198283                  	// synopsys translate_on
198284                  	// synopsys translate_off
198285                  	// synthesis translate_off
198286                  	always @( posedge Sys_Clk )
198287     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198288     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198289     <font color = "grey">unreachable  </font>				dontStop = 0;
198290     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198291     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198292     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
198293     <font color = "grey">unreachable  </font>					$stop;
198294                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198295                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198296                  	// synthesis translate_on
198297                  	// synopsys translate_on
198298                  	// synopsys translate_off
198299                  	// synthesis translate_off
198300                  	always @( posedge Sys_Clk )
198301     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198302     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198303     <font color = "grey">unreachable  </font>				dontStop = 0;
198304     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198305     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198306     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
198307     <font color = "grey">unreachable  </font>					$stop;
198308                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198309                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_229496_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2633.html#inst_tag_229496" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>30</td><td>25</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>30</td><td>25</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197887
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197995
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198000
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198008
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198013
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198020
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198026
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198048
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198062
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198067
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198085
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198094
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198098
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198098
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198123
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_229496_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2633.html#inst_tag_229496" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">28</td>
<td class="rt">53.85 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">522</td>
<td class="rt">438</td>
<td class="rt">83.91 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">219</td>
<td class="rt">83.91 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">219</td>
<td class="rt">83.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">28</td>
<td class="rt">53.85 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">438</td>
<td class="rt">83.91 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">219</td>
<td class="rt">83.91 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">219</td>
<td class="rt">83.91 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_229496_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2633.html#inst_tag_229496" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">41</td>
<td class="rt">80.39 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197887</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197995</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198000</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198008</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198013</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198020</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198026</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">198048</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198062</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">198067</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">198085</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">198094</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">198098</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198123</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198040</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198051</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">198071</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198088</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">198101</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">198109</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198144</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197887     	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197995     	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198000     	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198008     	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198013     	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198020     	assign SizeLcl = FixedOnGoing ? 3'b010 : AxiA_Size;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198026     	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198048     	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198062     	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198067     	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198085     	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198094     	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198098     	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
           	                              <font color = "red">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "red">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198123     	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198040     		case ( uLen1_caseSel )
           		<font color = "green">-1-</font>             
198041     			3'b001  : Len1 = u_bdd7 ;
           <font color = "green">			==></font>
198042     			3'b010  : Len1 = u_c0fa ;
           <font color = "green">			==></font>
198043     			3'b100  : Len1 = u_92d8 ;
           <font color = "green">			==></font>
198044     			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198051     	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "green">-1-</font>               		                
198052     			1'b1    : PreLen1 = 2'b11 ;
           <font color = "green">			==></font>
198053     			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198071     		case ( uu_1ae4_caseSel )
           		<font color = "red">-1-</font>               
198072     			3'b001  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
198073     			3'b010  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
198074     			3'b100  : u_1ae4 = u_48d8 ;
           <font color = "red">			==></font>
198075     			default : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198088     	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "green">-1-</font>                         		                
198089     			1'b1    : PreData = u_2393 ;
           <font color = "green">			==></font>
198090     			default : PreData = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198101     		case ( uu_1057_caseSel )
           		<font color = "red">-1-</font>               
198102     			2'b01   : u_1057 = 3'b010 ;
           <font color = "red">			==></font>
198103     			2'b10   : u_1057 = 3'b000 ;
           <font color = "green">			==></font>
198104     			default : u_1057 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198109     		case ( uu_ce54_caseSel )
           		<font color = "red">-1-</font>               
198110     			2'b01   : u_ce54 = 3'b101 ;
           <font color = "red">			==></font>
198111     			2'b10   : u_ce54 = 3'b100 ;
           <font color = "green">			==></font>
198112     			default : u_ce54 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198144     			case ( uFullLen1_caseSel )
           			<font color = "green">-1-</font>                 
198145     				3'b001  : FullLen1 = u_9d1d ;
           <font color = "green">				==></font>
198146     				3'b010  : FullLen1 = u_b4dd ;
           <font color = "green">				==></font>
198147     				3'b100  : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
198148     				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_229494'>
<a name="inst_tag_229494_Line"></a>
<b>Line Coverage for Instance : <a href="mod2633.html#inst_tag_229494" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>29</td><td>24</td><td>82.76</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198040</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198051</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>198071</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198088</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>198101</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>198109</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198144</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198154</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198168</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198182</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198199</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198216</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198230</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198245</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198259</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198273</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198287</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198301</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
198039                  	always @( uLen1_caseSel or u_92d8 or u_bdd7 or u_c0fa ) begin
198040     1/1          		case ( uLen1_caseSel )
198041     1/1          			3'b001  : Len1 = u_bdd7 ;
198042     1/1          			3'b010  : Len1 = u_c0fa ;
198043     1/1          			3'b100  : Len1 = u_92d8 ;
198044     1/1          			default : Len1 = 6'b0 ;
198045                  		endcase
198046                  	end
198047                  	assign AxiW_Strb = u_bbd0_4;
198048                  	assign Gen_Req_Be = Preamble ? PreBe : Be;
198049                  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( AxiW_Strb ) , .O( Be ) );
198050                  	assign uPreLen1_caseSel = { PreStrm } ;
198051     1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
198052     1/1          			1'b1    : PreLen1 = 2'b11 ;
198053     1/1          			default : PreLen1 = 2'b0 ;
198054                  		endcase
198055                  	end
198056                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t4 udl( .I( PreLen1 ) , .O( u_411b ) );
198057                  	rsnoc_z_T_C_S_C_L_R_R_4 ur487( .I( u_411b ) , .O( PreBe ) );
198058                  	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
198059                  	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
198060                  	assign AxiAr_Lock = u_6819_5;
198061                  	assign AxiAw_Lock = u_6320_5;
198062                  	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
198063                  	assign AxiAP_Lock = AxiAA_Lock;
198064                  	assign AxiA_Lock = AxiAP_Lock;
198065                  	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
198066                  	assign u_e20d = AxiALockIs_Excl;
198067                  	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
198068                  	assign Gen_Req_BurstType = u_1ae4;
198069                  	assign uu_1ae4_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
198070                  	always @( u_48d8 or uu_1ae4_caseSel ) begin
198071     1/1          		case ( uu_1ae4_caseSel )
198072     1/1          			3'b001  : u_1ae4 = 1'b0 ;
198073     1/1          			3'b010  : u_1ae4 = 1'b0 ;
198074     <font color = "red">0/1     ==>  			3'b100  : u_1ae4 = u_48d8 ;</font>
198075     1/1          			default : u_1ae4 = 1'b0 ;
198076                  		endcase
198077                  	end
198078                  	assign AxiW_Data = u_bbd0_0;
198079                  	assign AxiW_DataEcc = AxiW_Data;
198080                  	assign upreStrm_AddrLsb = AxiAddr [6:0];
198081                  	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
198082                  	assign upreStrm_Len1W = { 4'b0 , AxiA_Len };
198083                  	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } };
198084                  	assign PreDataWd = PreData;
198085                  	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
198086                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( AxiW_DataEcc ) , .O( Data ) );
198087                  	assign uPreData_caseSel = { PreStrm } ;
198088     1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
198089     1/1          			1'b1    : PreData = u_2393 ;
198090     1/1          			default : PreData = 32'b0 ;
198091                  		endcase
198092                  	end
198093                  	assign StartOffset = AxiAddr [1:0] &amp; u_f88;
198094                  	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
198095                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t2 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
198096                  	assign Gen_Req_Lock = Preamble;
198097                  	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
198098                  	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
198099                  	assign uu_1057_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
198100                  	always @( uu_1057_caseSel ) begin
198101     1/1          		case ( uu_1057_caseSel )
198102     <font color = "red">0/1     ==>  			2'b01   : u_1057 = 3'b010 ;</font>
198103     1/1          			2'b10   : u_1057 = 3'b000 ;
198104     <font color = "red">0/1     ==>  			default : u_1057 = 3'b000 ;</font>
198105                  		endcase
198106                  	end
198107                  	assign uu_ce54_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
198108                  	always @( uu_ce54_caseSel ) begin
198109     1/1          		case ( uu_ce54_caseSel )
198110     <font color = "red">0/1     ==>  			2'b01   : u_ce54 = 3'b101 ;</font>
198111     1/1          			2'b10   : u_ce54 = 3'b100 ;
198112     <font color = "red">0/1     ==>  			default : u_ce54 = 3'b000 ;</font>
198113                  		endcase
198114                  	end
198115                  	assign AxiA_Id = AxiAP_Id;
198116                  	assign u_28e4 = AxiA_Id;
198117                  	assign SeqIdComp = u_28e4;
198118                  	assign Gen_Req_SeqId = SeqIdComp;
198119                  	assign Gen_Req_SeqUnOrdered = 1'b0;
198120                  	assign Gen_Req_SeqUnique = 1'b0;
198121                  	assign AxiAr_Prot = u_6819_6;
198122                  	assign AxiAw_Prot = u_6320_6;
198123                  	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
198124                  	assign AxiAP_Prot = AxiAA_Prot;
198125                  	assign AxiA_Prot = AxiAP_Prot;
198126                  	assign AxiA_Cache = AxiAP_Cache;
198127                  	assign u_5e00 = AxiA_Cache;
198128                  	assign Gen_Req_User =
198129                  		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_5e00 [3] , u_5e00 [2] , u_5e00 [1] , u_5e00 [0] };
198130                  	assign Snoop = 1'b0;
198131                  	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
198132                  	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
198133                  	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
198134                  	assign u_2891 = AxiA_Size [1:0];
198135                  	assign u_f62f = AxiA_Size [1:0];
198136                  	assign u_5389 = AxiA_Size [1:0];
198137                  	assign u_9d1d = { 2'b0 , { AxiA_Len } };
198138                  	assign u_b4dd = { 1'b0 , { AxiA_Len , 1'b1 } };
198139                  	assign u_42b4 = { AxiA_Len , 2'b11 };
198140                  	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 11'b0 , StartOffset };
198141                  	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 4'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
198142                  		assign uFullLen1_caseSel = { u_2891 == 2'b10 , u_f62f == 2'b01 , u_5389 == 2'b0 } ;
198143                  		always @( uFullLen1_caseSel or u_42b4 or u_9d1d or u_b4dd ) begin
198144     1/1          			case ( uFullLen1_caseSel )
198145     1/1          				3'b001  : FullLen1 = u_9d1d ;
198146     1/1          				3'b010  : FullLen1 = u_b4dd ;
198147     1/1          				3'b100  : FullLen1 = u_42b4 ;
198148     1/1          				default : FullLen1 = 6'b0 ;
198149                  			endcase
198150                  		end
198151                  	// synopsys translate_off
198152                  	// synthesis translate_off
198153                  	always @( posedge Sys_Clk )
198154     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198155     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
198156     <font color = "grey">unreachable  </font>				dontStop = 0;
198157     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198158     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198159     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
198160     <font color = "grey">unreachable  </font>					$stop;
198161                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198162                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198163                  	// synthesis translate_on
198164                  	// synopsys translate_on
198165                  	// synopsys translate_off
198166                  	// synthesis translate_off
198167                  	always @( posedge Sys_Clk )
198168     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198169     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198170     <font color = "grey">unreachable  </font>				dontStop = 0;
198171     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198172     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198173     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
198174     <font color = "grey">unreachable  </font>					$stop;
198175                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198176                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198177                  	// synthesis translate_on
198178                  	// synopsys translate_on
198179                  	// synopsys translate_off
198180                  	// synthesis translate_off
198181                  	always @( posedge Sys_Clk )
198182     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198183     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198184     <font color = "grey">unreachable  </font>				dontStop = 0;
198185     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198186     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198187     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
198188     <font color = "grey">unreachable  </font>					$stop;
198189                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198190                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198191                  	// synthesis translate_on
198192                  	// synopsys translate_on
198193                  	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
198194                  	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
198195                  	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
198196                  	// synopsys translate_off
198197                  	// synthesis translate_off
198198                  	always @( posedge Sys_Clk )
198199     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198200     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
198201     <font color = "grey">unreachable  </font>				dontStop = 0;
198202     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198203     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198204     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
198205     <font color = "grey">unreachable  </font>					$stop;
198206                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198207                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198208                  	// synthesis translate_on
198209                  	// synopsys translate_on
198210                  	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
198211                  	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 2'b11 } ) );
198212                  	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
198213                  	// synopsys translate_off
198214                  	// synthesis translate_off
198215                  	always @( posedge Sys_Clk )
198216     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198217     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
198218     <font color = "grey">unreachable  </font>				dontStop = 0;
198219     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198220     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198221     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
198222     <font color = "grey">unreachable  </font>					$stop;
198223                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198224                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198225                  	// synthesis translate_on
198226                  	// synopsys translate_on
198227                  	// synopsys translate_off
198228                  	// synthesis translate_off
198229                  	always @( posedge Sys_Clk )
198230     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198231     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198232     <font color = "grey">unreachable  </font>				dontStop = 0;
198233     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198234     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198235     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
198236     <font color = "grey">unreachable  </font>					$stop;
198237                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198238                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198239                  	// synthesis translate_on
198240                  	// synopsys translate_on
198241                  	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b010 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
198242                  	// synopsys translate_off
198243                  	// synthesis translate_off
198244                  	always @( posedge Sys_Clk )
198245     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198246     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
198247     <font color = "grey">unreachable  </font>				dontStop = 0;
198248     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198249     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198250     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
198251     <font color = "grey">unreachable  </font>					$stop;
198252                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198253                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198254                  	// synthesis translate_on
198255                  	// synopsys translate_on
198256                  	// synopsys translate_off
198257                  	// synthesis translate_off
198258                  	always @( posedge Sys_Clk )
198259     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198260     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198261     <font color = "grey">unreachable  </font>				dontStop = 0;
198262     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198263     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198264     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
198265     <font color = "grey">unreachable  </font>					$stop;
198266                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198267                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198268                  	// synthesis translate_on
198269                  	// synopsys translate_on
198270                  	// synopsys translate_off
198271                  	// synthesis translate_off
198272                  	always @( posedge Sys_Clk )
198273     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198274     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198275     <font color = "grey">unreachable  </font>				dontStop = 0;
198276     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198277     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198278     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
198279     <font color = "grey">unreachable  </font>					$stop;
198280                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198281                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198282                  	// synthesis translate_on
198283                  	// synopsys translate_on
198284                  	// synopsys translate_off
198285                  	// synthesis translate_off
198286                  	always @( posedge Sys_Clk )
198287     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198288     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198289     <font color = "grey">unreachable  </font>				dontStop = 0;
198290     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198291     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198292     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
198293     <font color = "grey">unreachable  </font>					$stop;
198294                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198295                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198296                  	// synthesis translate_on
198297                  	// synopsys translate_on
198298                  	// synopsys translate_off
198299                  	// synthesis translate_off
198300                  	always @( posedge Sys_Clk )
198301     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198302     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198303     <font color = "grey">unreachable  </font>				dontStop = 0;
198304     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198305     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198306     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
198307     <font color = "grey">unreachable  </font>					$stop;
198308                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198309                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_229494_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2633.html#inst_tag_229494" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>30</td><td>29</td><td>96.67</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>30</td><td>29</td><td>96.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197887
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197995
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198000
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198008
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198013
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198020
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198026
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198048
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198062
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198067
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198085
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198094
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198098
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198098
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198123
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_229494_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2633.html#inst_tag_229494" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">30</td>
<td class="rt">57.69 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">522</td>
<td class="rt">443</td>
<td class="rt">84.87 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">223</td>
<td class="rt">85.44 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">220</td>
<td class="rt">84.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">30</td>
<td class="rt">57.69 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">443</td>
<td class="rt">84.87 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">223</td>
<td class="rt">85.44 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">220</td>
<td class="rt">84.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_229494_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2633.html#inst_tag_229494" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">45</td>
<td class="rt">88.24 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197887</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197995</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198000</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198008</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198013</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198020</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198026</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198048</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198062</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">198067</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198085</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198094</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198098</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198123</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198040</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198051</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">198071</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198088</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">198101</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">198109</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198144</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197887     	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197995     	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198000     	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198008     	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198013     	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198020     	assign SizeLcl = FixedOnGoing ? 3'b010 : AxiA_Size;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198026     	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198048     	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198062     	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198067     	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198085     	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198094     	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198098     	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
           	                              <font color = "green">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "green">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198123     	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198040     		case ( uLen1_caseSel )
           		<font color = "green">-1-</font>             
198041     			3'b001  : Len1 = u_bdd7 ;
           <font color = "green">			==></font>
198042     			3'b010  : Len1 = u_c0fa ;
           <font color = "green">			==></font>
198043     			3'b100  : Len1 = u_92d8 ;
           <font color = "green">			==></font>
198044     			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198051     	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "green">-1-</font>               		                
198052     			1'b1    : PreLen1 = 2'b11 ;
           <font color = "green">			==></font>
198053     			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198071     		case ( uu_1ae4_caseSel )
           		<font color = "red">-1-</font>               
198072     			3'b001  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
198073     			3'b010  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
198074     			3'b100  : u_1ae4 = u_48d8 ;
           <font color = "red">			==></font>
198075     			default : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198088     	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "green">-1-</font>                         		                
198089     			1'b1    : PreData = u_2393 ;
           <font color = "green">			==></font>
198090     			default : PreData = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198101     		case ( uu_1057_caseSel )
           		<font color = "red">-1-</font>               
198102     			2'b01   : u_1057 = 3'b010 ;
           <font color = "red">			==></font>
198103     			2'b10   : u_1057 = 3'b000 ;
           <font color = "green">			==></font>
198104     			default : u_1057 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198109     		case ( uu_ce54_caseSel )
           		<font color = "red">-1-</font>               
198110     			2'b01   : u_ce54 = 3'b101 ;
           <font color = "red">			==></font>
198111     			2'b10   : u_ce54 = 3'b100 ;
           <font color = "green">			==></font>
198112     			default : u_ce54 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198144     			case ( uFullLen1_caseSel )
           			<font color = "green">-1-</font>                 
198145     				3'b001  : FullLen1 = u_9d1d ;
           <font color = "green">				==></font>
198146     				3'b010  : FullLen1 = u_b4dd ;
           <font color = "green">				==></font>
198147     				3'b100  : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
198148     				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_229495'>
<a name="inst_tag_229495_Line"></a>
<b>Line Coverage for Instance : <a href="mod2633.html#inst_tag_229495" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>29</td><td>27</td><td>93.10</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198040</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198051</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198071</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198088</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>198101</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>198109</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198144</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198154</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198168</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198182</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198199</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198216</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198230</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198245</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198259</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198273</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198287</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198301</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
198039                  	always @( uLen1_caseSel or u_92d8 or u_bdd7 or u_c0fa ) begin
198040     1/1          		case ( uLen1_caseSel )
198041     1/1          			3'b001  : Len1 = u_bdd7 ;
198042     1/1          			3'b010  : Len1 = u_c0fa ;
198043     1/1          			3'b100  : Len1 = u_92d8 ;
198044     1/1          			default : Len1 = 6'b0 ;
198045                  		endcase
198046                  	end
198047                  	assign AxiW_Strb = u_bbd0_4;
198048                  	assign Gen_Req_Be = Preamble ? PreBe : Be;
198049                  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( AxiW_Strb ) , .O( Be ) );
198050                  	assign uPreLen1_caseSel = { PreStrm } ;
198051     1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
198052     1/1          			1'b1    : PreLen1 = 2'b11 ;
198053     1/1          			default : PreLen1 = 2'b0 ;
198054                  		endcase
198055                  	end
198056                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t4 udl( .I( PreLen1 ) , .O( u_411b ) );
198057                  	rsnoc_z_T_C_S_C_L_R_R_4 ur487( .I( u_411b ) , .O( PreBe ) );
198058                  	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
198059                  	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
198060                  	assign AxiAr_Lock = u_6819_5;
198061                  	assign AxiAw_Lock = u_6320_5;
198062                  	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
198063                  	assign AxiAP_Lock = AxiAA_Lock;
198064                  	assign AxiA_Lock = AxiAP_Lock;
198065                  	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
198066                  	assign u_e20d = AxiALockIs_Excl;
198067                  	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
198068                  	assign Gen_Req_BurstType = u_1ae4;
198069                  	assign uu_1ae4_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
198070                  	always @( u_48d8 or uu_1ae4_caseSel ) begin
198071     1/1          		case ( uu_1ae4_caseSel )
198072     1/1          			3'b001  : u_1ae4 = 1'b0 ;
198073     1/1          			3'b010  : u_1ae4 = 1'b0 ;
198074     1/1          			3'b100  : u_1ae4 = u_48d8 ;
198075     1/1          			default : u_1ae4 = 1'b0 ;
198076                  		endcase
198077                  	end
198078                  	assign AxiW_Data = u_bbd0_0;
198079                  	assign AxiW_DataEcc = AxiW_Data;
198080                  	assign upreStrm_AddrLsb = AxiAddr [6:0];
198081                  	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
198082                  	assign upreStrm_Len1W = { 4'b0 , AxiA_Len };
198083                  	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } };
198084                  	assign PreDataWd = PreData;
198085                  	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
198086                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( AxiW_DataEcc ) , .O( Data ) );
198087                  	assign uPreData_caseSel = { PreStrm } ;
198088     1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
198089     1/1          			1'b1    : PreData = u_2393 ;
198090     1/1          			default : PreData = 32'b0 ;
198091                  		endcase
198092                  	end
198093                  	assign StartOffset = AxiAddr [1:0] &amp; u_f88;
198094                  	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
198095                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t2 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
198096                  	assign Gen_Req_Lock = Preamble;
198097                  	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
198098                  	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
198099                  	assign uu_1057_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
198100                  	always @( uu_1057_caseSel ) begin
198101     1/1          		case ( uu_1057_caseSel )
198102     1/1          			2'b01   : u_1057 = 3'b010 ;
198103     1/1          			2'b10   : u_1057 = 3'b000 ;
198104     <font color = "red">0/1     ==>  			default : u_1057 = 3'b000 ;</font>
198105                  		endcase
198106                  	end
198107                  	assign uu_ce54_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
198108                  	always @( uu_ce54_caseSel ) begin
198109     1/1          		case ( uu_ce54_caseSel )
198110     1/1          			2'b01   : u_ce54 = 3'b101 ;
198111     1/1          			2'b10   : u_ce54 = 3'b100 ;
198112     <font color = "red">0/1     ==>  			default : u_ce54 = 3'b000 ;</font>
198113                  		endcase
198114                  	end
198115                  	assign AxiA_Id = AxiAP_Id;
198116                  	assign u_28e4 = AxiA_Id;
198117                  	assign SeqIdComp = u_28e4;
198118                  	assign Gen_Req_SeqId = SeqIdComp;
198119                  	assign Gen_Req_SeqUnOrdered = 1'b0;
198120                  	assign Gen_Req_SeqUnique = 1'b0;
198121                  	assign AxiAr_Prot = u_6819_6;
198122                  	assign AxiAw_Prot = u_6320_6;
198123                  	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
198124                  	assign AxiAP_Prot = AxiAA_Prot;
198125                  	assign AxiA_Prot = AxiAP_Prot;
198126                  	assign AxiA_Cache = AxiAP_Cache;
198127                  	assign u_5e00 = AxiA_Cache;
198128                  	assign Gen_Req_User =
198129                  		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_5e00 [3] , u_5e00 [2] , u_5e00 [1] , u_5e00 [0] };
198130                  	assign Snoop = 1'b0;
198131                  	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
198132                  	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
198133                  	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
198134                  	assign u_2891 = AxiA_Size [1:0];
198135                  	assign u_f62f = AxiA_Size [1:0];
198136                  	assign u_5389 = AxiA_Size [1:0];
198137                  	assign u_9d1d = { 2'b0 , { AxiA_Len } };
198138                  	assign u_b4dd = { 1'b0 , { AxiA_Len , 1'b1 } };
198139                  	assign u_42b4 = { AxiA_Len , 2'b11 };
198140                  	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 11'b0 , StartOffset };
198141                  	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 4'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
198142                  		assign uFullLen1_caseSel = { u_2891 == 2'b10 , u_f62f == 2'b01 , u_5389 == 2'b0 } ;
198143                  		always @( uFullLen1_caseSel or u_42b4 or u_9d1d or u_b4dd ) begin
198144     1/1          			case ( uFullLen1_caseSel )
198145     1/1          				3'b001  : FullLen1 = u_9d1d ;
198146     1/1          				3'b010  : FullLen1 = u_b4dd ;
198147     1/1          				3'b100  : FullLen1 = u_42b4 ;
198148     1/1          				default : FullLen1 = 6'b0 ;
198149                  			endcase
198150                  		end
198151                  	// synopsys translate_off
198152                  	// synthesis translate_off
198153                  	always @( posedge Sys_Clk )
198154     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198155     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
198156     <font color = "grey">unreachable  </font>				dontStop = 0;
198157     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198158     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198159     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
198160     <font color = "grey">unreachable  </font>					$stop;
198161                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198162                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198163                  	// synthesis translate_on
198164                  	// synopsys translate_on
198165                  	// synopsys translate_off
198166                  	// synthesis translate_off
198167                  	always @( posedge Sys_Clk )
198168     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198169     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198170     <font color = "grey">unreachable  </font>				dontStop = 0;
198171     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198172     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198173     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
198174     <font color = "grey">unreachable  </font>					$stop;
198175                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198176                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198177                  	// synthesis translate_on
198178                  	// synopsys translate_on
198179                  	// synopsys translate_off
198180                  	// synthesis translate_off
198181                  	always @( posedge Sys_Clk )
198182     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198183     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198184     <font color = "grey">unreachable  </font>				dontStop = 0;
198185     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198186     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198187     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
198188     <font color = "grey">unreachable  </font>					$stop;
198189                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198190                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198191                  	// synthesis translate_on
198192                  	// synopsys translate_on
198193                  	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
198194                  	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
198195                  	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
198196                  	// synopsys translate_off
198197                  	// synthesis translate_off
198198                  	always @( posedge Sys_Clk )
198199     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198200     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
198201     <font color = "grey">unreachable  </font>				dontStop = 0;
198202     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198203     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198204     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
198205     <font color = "grey">unreachable  </font>					$stop;
198206                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198207                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198208                  	// synthesis translate_on
198209                  	// synopsys translate_on
198210                  	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
198211                  	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 2'b11 } ) );
198212                  	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
198213                  	// synopsys translate_off
198214                  	// synthesis translate_off
198215                  	always @( posedge Sys_Clk )
198216     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198217     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
198218     <font color = "grey">unreachable  </font>				dontStop = 0;
198219     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198220     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198221     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
198222     <font color = "grey">unreachable  </font>					$stop;
198223                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198224                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198225                  	// synthesis translate_on
198226                  	// synopsys translate_on
198227                  	// synopsys translate_off
198228                  	// synthesis translate_off
198229                  	always @( posedge Sys_Clk )
198230     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198231     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198232     <font color = "grey">unreachable  </font>				dontStop = 0;
198233     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198234     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198235     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
198236     <font color = "grey">unreachable  </font>					$stop;
198237                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198238                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198239                  	// synthesis translate_on
198240                  	// synopsys translate_on
198241                  	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b010 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
198242                  	// synopsys translate_off
198243                  	// synthesis translate_off
198244                  	always @( posedge Sys_Clk )
198245     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198246     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
198247     <font color = "grey">unreachable  </font>				dontStop = 0;
198248     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198249     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198250     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
198251     <font color = "grey">unreachable  </font>					$stop;
198252                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198253                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198254                  	// synthesis translate_on
198255                  	// synopsys translate_on
198256                  	// synopsys translate_off
198257                  	// synthesis translate_off
198258                  	always @( posedge Sys_Clk )
198259     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198260     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198261     <font color = "grey">unreachable  </font>				dontStop = 0;
198262     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198263     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198264     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
198265     <font color = "grey">unreachable  </font>					$stop;
198266                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198267                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198268                  	// synthesis translate_on
198269                  	// synopsys translate_on
198270                  	// synopsys translate_off
198271                  	// synthesis translate_off
198272                  	always @( posedge Sys_Clk )
198273     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198274     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198275     <font color = "grey">unreachable  </font>				dontStop = 0;
198276     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198277     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198278     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
198279     <font color = "grey">unreachable  </font>					$stop;
198280                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198281                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198282                  	// synthesis translate_on
198283                  	// synopsys translate_on
198284                  	// synopsys translate_off
198285                  	// synthesis translate_off
198286                  	always @( posedge Sys_Clk )
198287     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198288     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198289     <font color = "grey">unreachable  </font>				dontStop = 0;
198290     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198291     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198292     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
198293     <font color = "grey">unreachable  </font>					$stop;
198294                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198295                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
198296                  	// synthesis translate_on
198297                  	// synopsys translate_on
198298                  	// synopsys translate_off
198299                  	// synthesis translate_off
198300                  	always @( posedge Sys_Clk )
198301     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198302     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198303     <font color = "grey">unreachable  </font>				dontStop = 0;
198304     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198305     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198306     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
198307     <font color = "grey">unreachable  </font>					$stop;
198308                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198309                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_229495_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2633.html#inst_tag_229495" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>30</td><td>26</td><td>86.67</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>30</td><td>26</td><td>86.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197887
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       197995
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198000
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198008
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198013
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198020
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198026
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198048
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198062
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198067
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198085
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198094
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198098
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198098
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198123
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_229495_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2633.html#inst_tag_229495" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">43</td>
<td class="rt">82.69 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">522</td>
<td class="rt">504</td>
<td class="rt">96.55 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">252</td>
<td class="rt">96.55 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">252</td>
<td class="rt">96.55 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">43</td>
<td class="rt">82.69 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">504</td>
<td class="rt">96.55 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">252</td>
<td class="rt">96.55 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">252</td>
<td class="rt">96.55 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_229495_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2633.html#inst_tag_229495" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">45</td>
<td class="rt">88.24 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197887</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">197995</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198000</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198008</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198013</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198020</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198026</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">198048</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198062</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198067</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">198085</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">198094</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">198098</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">198123</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198040</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198051</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198071</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198088</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">198101</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">198109</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">198144</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197887     	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
197995     	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198000     	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198008     	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198013     	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198020     	assign SizeLcl = FixedOnGoing ? 3'b010 : AxiA_Size;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198026     	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198048     	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198062     	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198067     	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198085     	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198094     	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198098     	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
           	                              <font color = "red">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "red">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198123     	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198040     		case ( uLen1_caseSel )
           		<font color = "green">-1-</font>             
198041     			3'b001  : Len1 = u_bdd7 ;
           <font color = "green">			==></font>
198042     			3'b010  : Len1 = u_c0fa ;
           <font color = "green">			==></font>
198043     			3'b100  : Len1 = u_92d8 ;
           <font color = "green">			==></font>
198044     			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198051     	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "green">-1-</font>               		                
198052     			1'b1    : PreLen1 = 2'b11 ;
           <font color = "green">			==></font>
198053     			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198071     		case ( uu_1ae4_caseSel )
           		<font color = "green">-1-</font>               
198072     			3'b001  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
198073     			3'b010  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
198074     			3'b100  : u_1ae4 = u_48d8 ;
           <font color = "green">			==></font>
198075     			default : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198088     	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "green">-1-</font>                         		                
198089     			1'b1    : PreData = u_2393 ;
           <font color = "green">			==></font>
198090     			default : PreData = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198101     		case ( uu_1057_caseSel )
           		<font color = "red">-1-</font>               
198102     			2'b01   : u_1057 = 3'b010 ;
           <font color = "green">			==></font>
198103     			2'b10   : u_1057 = 3'b000 ;
           <font color = "green">			==></font>
198104     			default : u_1057 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198109     		case ( uu_ce54_caseSel )
           		<font color = "red">-1-</font>               
198110     			2'b01   : u_ce54 = 3'b101 ;
           <font color = "green">			==></font>
198111     			2'b10   : u_ce54 = 3'b100 ;
           <font color = "green">			==></font>
198112     			default : u_ce54 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198144     			case ( uFullLen1_caseSel )
           			<font color = "green">-1-</font>                 
198145     				3'b001  : FullLen1 = u_9d1d ;
           <font color = "green">				==></font>
198146     				3'b010  : FullLen1 = u_b4dd ;
           <font color = "green">				==></font>
198147     				3'b100  : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
198148     				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_229494">
    <li>
      <a href="#inst_tag_229494_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_229494_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_229494_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_229494_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_229495">
    <li>
      <a href="#inst_tag_229495_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_229495_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_229495_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_229495_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_229496">
    <li>
      <a href="#inst_tag_229496_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_229496_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_229496_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_229496_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_229497">
    <li>
      <a href="#inst_tag_229497_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_229497_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_229497_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_229497_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
