

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-b1fdc6da937e638fc1cf735829613f1037bbbf1a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-inct_in_buffer_limit                   64 # in_buffer_limit
-inct_out_buffer_limit                   64 # out_buffer_limit
-inct_subnets                           2 # subnets
-arbiter_algo                           1 # arbiter_algo
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:48,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-l1_banks                               1 # The number of L1 cache banks
-l1_latency                            82 # L1 Hit Latency
-smem_latency                          24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:48,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:48,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-mem_unit_ports                         1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-sub_core_model                         0 # Sub Core Volta/Pascal model (default = off)
-enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   12 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    6 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,1,0,2,1,2,1,0,2,1,5 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     1 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    2 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    1 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-perf_sim_memcpy                        1 # Fill the L2 cache on memcpy
-simple_dram_model                      0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:L,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dual_bus_interface                     0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-Seperate_Write_Queue_Enable                    0 # Seperate_Write_Queue_Enable
-Write_Queue_Size                32:28:16 # Write_Queue_Size
-Elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
6a40ec8f84387ec2a3ae92da9264eefe  /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
Running md5sum using "md5sum /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test "
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE : hostFun 0x0x402cdc, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x18e (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_3" from 0x300 to 0x38f (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_4" from 0x400 to 0x48e (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x500 to 0x50f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x580 to 0x595 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE$__cuda_local_var_31507_57_non_const_shared_storage" from 0x0 to 0x4010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xfc to 0x104
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x104 to 0x10c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10c to 0x110
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x110 to 0x118
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x118 to 0x120
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x120 to 0x128
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x128 to 0x130
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x130 to 0x134
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x134 to 0x13c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x13c to 0x144
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x144 to 0x14c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x14c to 0x154
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x154 to 0x158
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x158 to 0x160
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x160 to 0x168
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x168 to 0x170
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x170 to 0x178
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x178 to 0x17c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x17c to 0x184
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x184 to 0x18c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x18c to 0x194
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x194 to 0x19c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x19c to 0x1a0
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x1a0 to 0x1a8
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1a8 to 0x1b0
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 142 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '__unnamed_3' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '__unnamed_4' ...  wrote 142 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (606 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE' : regs=178, lmem=0, smem=16400, cmem=784
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x408470, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x408700, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x408990, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x408c20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x408eb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x409140, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x4093d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x409660, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x4098e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x409b60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x409de0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40a060, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40a2e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40a560, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40a7e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40aa60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40ac80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40aea0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40b0c0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40b2e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40b500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40b720, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40b940, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40bb60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40bd80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40bfa0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40c1c0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40c3e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40c600, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40c820, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40ca40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40cc60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a62c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a6300; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a6340; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a6380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a5560; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a62a0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x40fb60; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x40fb80; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a62a8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x40fb64; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a62b0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffc6db8c960..

GPGPU-Sim PTX: cudaLaunch for 0x0x402cdc (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x190 (cutlass-test.1.sm_70.ptx:93) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (cutlass-test.1.sm_70.ptx:131) mov.u32 %r858, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2c0 (cutlass-test.1.sm_70.ptx:154) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (cutlass-test.1.sm_70.ptx:192) setp.lt.s32%p22, %r23, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x340 (cutlass-test.1.sm_70.ptx:193) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (cutlass-test.1.sm_70.ptx:227) shl.b64 %rd123, %rd5, 2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x348 (cutlass-test.1.sm_70.ptx:194) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (cutlass-test.1.sm_70.ptx:211) setp.gt.s32%p23, %r23, 8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3a8 (cutlass-test.1.sm_70.ptx:208) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (cutlass-test.1.sm_70.ptx:227) shl.b64 %rd123, %rd5, 2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3b8 (cutlass-test.1.sm_70.ptx:212) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (cutlass-test.1.sm_70.ptx:227) shl.b64 %rd123, %rd5, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x448 (cutlass-test.1.sm_70.ptx:233) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (cutlass-test.1.sm_70.ptx:240) and.b32 %r886, %r1391, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x450 (cutlass-test.1.sm_70.ptx:234) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x458 (cutlass-test.1.sm_70.ptx:237) ld.global.u32 %r1509, [%rd7];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x478 (cutlass-test.1.sm_70.ptx:243) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (cutlass-test.1.sm_70.ptx:248) and.b32 %r888, %r1391, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4a0 (cutlass-test.1.sm_70.ptx:251) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (cutlass-test.1.sm_70.ptx:256) and.b32 %r890, %r1391, 8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4c8 (cutlass-test.1.sm_70.ptx:259) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (cutlass-test.1.sm_70.ptx:264) shl.b64 %rd124, %rd6, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x520 (cutlass-test.1.sm_70.ptx:273) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:280) and.b32 %r894, %r1390, 2;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:274) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (cutlass-test.1.sm_70.ptx:277) ld.global.u32 %r1513, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x550 (cutlass-test.1.sm_70.ptx:283) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x560 (cutlass-test.1.sm_70.ptx:288) and.b32 %r896, %r1390, 4;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x578 (cutlass-test.1.sm_70.ptx:291) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (cutlass-test.1.sm_70.ptx:296) and.b32 %r898, %r1390, 8;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x598 (cutlass-test.1.sm_70.ptx:298) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a8 (cutlass-test.1.sm_70.ptx:303) shl.b32 %r899, %r28, 2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x670 (cutlass-test.1.sm_70.ptx:328) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e8 (cutlass-test.1.sm_70.ptx:366) shr.u32 %r909, %r18, 4;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x738 (cutlass-test.1.sm_70.ptx:376) @%p35 bra BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:414) cvt.u64.u32%rd145, %r28;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x848 (cutlass-test.1.sm_70.ptx:433) @%p36 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1406) setp.lt.s32%p52, %r1599, -7;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xa68 (cutlass-test.1.sm_70.ptx:504) @%p37 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb38 (cutlass-test.1.sm_70.ptx:533) and.b32 %r1096, %r1391, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xb48 (cutlass-test.1.sm_70.ptx:535) @!%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb60 (cutlass-test.1.sm_70.ptx:542) and.b32 %r1097, %r1391, 2;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xb50 (cutlass-test.1.sm_70.ptx:536) bra.uni BB0_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb58 (cutlass-test.1.sm_70.ptx:539) ld.global.u32 %r1509, [%rd475];
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xb70 (cutlass-test.1.sm_70.ptx:544) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (cutlass-test.1.sm_70.ptx:549) and.b32 %r1098, %r1391, 4;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xb90 (cutlass-test.1.sm_70.ptx:551) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba0 (cutlass-test.1.sm_70.ptx:556) and.b32 %r1099, %r1391, 8;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xbb0 (cutlass-test.1.sm_70.ptx:558) @%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc0 (cutlass-test.1.sm_70.ptx:563) and.b32 %r1100, %r1390, 1;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xbd0 (cutlass-test.1.sm_70.ptx:565) @!%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe8 (cutlass-test.1.sm_70.ptx:572) and.b32 %r1101, %r1390, 2;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xbd8 (cutlass-test.1.sm_70.ptx:566) bra.uni BB0_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe0 (cutlass-test.1.sm_70.ptx:569) ld.global.u32 %r1513, [%rd474];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xbf8 (cutlass-test.1.sm_70.ptx:574) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc08 (cutlass-test.1.sm_70.ptx:579) and.b32 %r1102, %r1390, 4;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xc18 (cutlass-test.1.sm_70.ptx:581) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc28 (cutlass-test.1.sm_70.ptx:586) and.b32 %r1103, %r1390, 8;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xc38 (cutlass-test.1.sm_70.ptx:588) @%p46 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (cutlass-test.1.sm_70.ptx:593) mov.b32 %f307, %r1524;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2380 (cutlass-test.1.sm_70.ptx:1336) @%p51 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2388 (cutlass-test.1.sm_70.ptx:1337) bra.uni BB0_50;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2388 (cutlass-test.1.sm_70.ptx:1337) bra.uni BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1406) setp.lt.s32%p52, %r1599, -7;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x2598 (cutlass-test.1.sm_70.ptx:1407) @%p52 bra BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (cutlass-test.1.sm_70.ptx:2160) mov.u32 %r1378, %tid.x;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x3cf8 (cutlass-test.1.sm_70.ptx:2157) @%p53 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (cutlass-test.1.sm_70.ptx:2160) mov.u32 %r1378, %tid.x;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2189) @%p54 bra BB0_317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7550 (cutlass-test.1.sm_70.ptx:4916) ret;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x3df0 (cutlass-test.1.sm_70.ptx:2190) bra.uni BB0_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5278 (cutlass-test.1.sm_70.ptx:3197) setp.lt.s32%p55, %r644, 2080;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x3e00 (cutlass-test.1.sm_70.ptx:2194) @%p443 bra BB0_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2232) mov.u32 %r1386, %tid.x;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2238) @%p444 bra BB0_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (cutlass-test.1.sm_70.ptx:2276) mov.u32 %r1387, _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE$__cuda_local_var_31507_57_non_const_shared_storage;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x3fc0 (cutlass-test.1.sm_70.ptx:2296) @!%p446 bra BB0_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fe8 (cutlass-test.1.sm_70.ptx:2305) setp.lt.s32%p447, %r642, %r847;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x3fc8 (cutlass-test.1.sm_70.ptx:2297) bra.uni BB0_322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fd0 (cutlass-test.1.sm_70.ptx:2300) ld.shared.f32 %f1955, [%r810];
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x4030 (cutlass-test.1.sm_70.ptx:2314) @!%p449 bra BB0_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (cutlass-test.1.sm_70.ptx:2323) add.s32 %r1303, %r642, 32;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x4038 (cutlass-test.1.sm_70.ptx:2315) bra.uni BB0_324;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4040 (cutlass-test.1.sm_70.ptx:2318) shl.b64 %rd337, %rd15, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x4070 (cutlass-test.1.sm_70.ptx:2326) @!%p452 bra BB0_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4098 (cutlass-test.1.sm_70.ptx:2335) add.s32 %r1304, %r642, 64;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x4078 (cutlass-test.1.sm_70.ptx:2327) bra.uni BB0_326;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4080 (cutlass-test.1.sm_70.ptx:2330) shl.b64 %rd339, %rd15, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x40b0 (cutlass-test.1.sm_70.ptx:2338) @!%p455 bra BB0_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40d8 (cutlass-test.1.sm_70.ptx:2347) cvt.s64.s32%rd81, %r841;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x40b8 (cutlass-test.1.sm_70.ptx:2339) bra.uni BB0_328;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40c0 (cutlass-test.1.sm_70.ptx:2342) shl.b64 %rd341, %rd15, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x4110 (cutlass-test.1.sm_70.ptx:2354) @!%p458 bra BB0_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4128 (cutlass-test.1.sm_70.ptx:2361) and.pred %p461, %p447, %p457;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x4118 (cutlass-test.1.sm_70.ptx:2355) bra.uni BB0_330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4120 (cutlass-test.1.sm_70.ptx:2358) st.global.f32 [%rd83], %f205;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x4130 (cutlass-test.1.sm_70.ptx:2362) @!%p461 bra BB0_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4150 (cutlass-test.1.sm_70.ptx:2370) and.pred %p464, %p450, %p457;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x4138 (cutlass-test.1.sm_70.ptx:2363) bra.uni BB0_332;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4140 (cutlass-test.1.sm_70.ptx:2366) add.s64 %rd345, %rd343, %rd4;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x4158 (cutlass-test.1.sm_70.ptx:2371) @!%p464 bra BB0_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4178 (cutlass-test.1.sm_70.ptx:2379) and.pred %p467, %p453, %p457;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x4160 (cutlass-test.1.sm_70.ptx:2372) bra.uni BB0_334;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4168 (cutlass-test.1.sm_70.ptx:2375) add.s64 %rd347, %rd343, %rd4;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x4180 (cutlass-test.1.sm_70.ptx:2380) @!%p467 bra BB0_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41a0 (cutlass-test.1.sm_70.ptx:2388) cvt.s64.s32%rd84, %r840;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x4188 (cutlass-test.1.sm_70.ptx:2381) bra.uni BB0_336;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4190 (cutlass-test.1.sm_70.ptx:2384) add.s64 %rd349, %rd343, %rd4;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x4220 (cutlass-test.1.sm_70.ptx:2404) @!%p470 bra BB0_339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4258 (cutlass-test.1.sm_70.ptx:2415) and.pred %p473, %p447, %p468;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x4228 (cutlass-test.1.sm_70.ptx:2405) bra.uni BB0_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4230 (cutlass-test.1.sm_70.ptx:2408) ld.shared.f32 %f1957, [%r810];
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x4298 (cutlass-test.1.sm_70.ptx:2423) @!%p473 bra BB0_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (cutlass-test.1.sm_70.ptx:2432) and.pred %p476, %p450, %p468;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x42a0 (cutlass-test.1.sm_70.ptx:2424) bra.uni BB0_340;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42a8 (cutlass-test.1.sm_70.ptx:2427) shl.b64 %rd352, %rd85, 2;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x42c8 (cutlass-test.1.sm_70.ptx:2433) @!%p476 bra BB0_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42f0 (cutlass-test.1.sm_70.ptx:2442) and.pred %p479, %p453, %p468;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x42d0 (cutlass-test.1.sm_70.ptx:2434) bra.uni BB0_342;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d8 (cutlass-test.1.sm_70.ptx:2437) shl.b64 %rd354, %rd85, 2;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x42f8 (cutlass-test.1.sm_70.ptx:2443) @!%p479 bra BB0_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4320 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd86, %rd85, %rd81;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x4300 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_344;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4308 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd356, %rd85, 2;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x4350 (cutlass-test.1.sm_70.ptx:2458) @!%p482 bra BB0_347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4368 (cutlass-test.1.sm_70.ptx:2465) and.pred %p485, %p447, %p481;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x4358 (cutlass-test.1.sm_70.ptx:2459) bra.uni BB0_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (cutlass-test.1.sm_70.ptx:2462) st.global.f32 [%rd87], %f219;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x4370 (cutlass-test.1.sm_70.ptx:2466) @!%p485 bra BB0_349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4390 (cutlass-test.1.sm_70.ptx:2474) and.pred %p488, %p450, %p481;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x4378 (cutlass-test.1.sm_70.ptx:2467) bra.uni BB0_348;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4380 (cutlass-test.1.sm_70.ptx:2470) add.s64 %rd360, %rd358, %rd4;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x4398 (cutlass-test.1.sm_70.ptx:2475) @!%p488 bra BB0_351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (cutlass-test.1.sm_70.ptx:2483) and.pred %p491, %p453, %p481;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x43a0 (cutlass-test.1.sm_70.ptx:2476) bra.uni BB0_350;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43a8 (cutlass-test.1.sm_70.ptx:2479) add.s64 %rd362, %rd358, %rd4;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x43c0 (cutlass-test.1.sm_70.ptx:2484) @!%p491 bra BB0_353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43e0 (cutlass-test.1.sm_70.ptx:2492) add.s64 %rd88, %rd86, %rd84;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x43c8 (cutlass-test.1.sm_70.ptx:2485) bra.uni BB0_352;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43d0 (cutlass-test.1.sm_70.ptx:2488) add.s64 %rd364, %rd358, %rd4;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x4458 (cutlass-test.1.sm_70.ptx:2507) @!%p494 bra BB0_355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4490 (cutlass-test.1.sm_70.ptx:2518) and.pred %p497, %p447, %p492;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x4460 (cutlass-test.1.sm_70.ptx:2508) bra.uni BB0_354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4468 (cutlass-test.1.sm_70.ptx:2511) ld.shared.f32 %f1959, [%r810];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x44d0 (cutlass-test.1.sm_70.ptx:2526) @!%p497 bra BB0_357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44f8 (cutlass-test.1.sm_70.ptx:2535) and.pred %p500, %p450, %p492;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x44d8 (cutlass-test.1.sm_70.ptx:2527) bra.uni BB0_356;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44e0 (cutlass-test.1.sm_70.ptx:2530) shl.b64 %rd367, %rd88, 2;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x4500 (cutlass-test.1.sm_70.ptx:2536) @!%p500 bra BB0_359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4528 (cutlass-test.1.sm_70.ptx:2545) and.pred %p503, %p453, %p492;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x4508 (cutlass-test.1.sm_70.ptx:2537) bra.uni BB0_358;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4510 (cutlass-test.1.sm_70.ptx:2540) shl.b64 %rd369, %rd88, 2;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x4530 (cutlass-test.1.sm_70.ptx:2546) @!%p503 bra BB0_361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4558 (cutlass-test.1.sm_70.ptx:2555) add.s64 %rd89, %rd88, %rd81;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x4538 (cutlass-test.1.sm_70.ptx:2547) bra.uni BB0_360;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4540 (cutlass-test.1.sm_70.ptx:2550) shl.b64 %rd371, %rd88, 2;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x4588 (cutlass-test.1.sm_70.ptx:2561) @!%p506 bra BB0_363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45a0 (cutlass-test.1.sm_70.ptx:2568) and.pred %p509, %p447, %p505;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x4590 (cutlass-test.1.sm_70.ptx:2562) bra.uni BB0_362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4598 (cutlass-test.1.sm_70.ptx:2565) st.global.f32 [%rd90], %f233;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x45a8 (cutlass-test.1.sm_70.ptx:2569) @!%p509 bra BB0_365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45c8 (cutlass-test.1.sm_70.ptx:2577) and.pred %p512, %p450, %p505;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x45b0 (cutlass-test.1.sm_70.ptx:2570) bra.uni BB0_364;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45b8 (cutlass-test.1.sm_70.ptx:2573) add.s64 %rd375, %rd373, %rd4;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x45d0 (cutlass-test.1.sm_70.ptx:2578) @!%p512 bra BB0_367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45f0 (cutlass-test.1.sm_70.ptx:2586) and.pred %p515, %p453, %p505;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x45d8 (cutlass-test.1.sm_70.ptx:2579) bra.uni BB0_366;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45e0 (cutlass-test.1.sm_70.ptx:2582) add.s64 %rd377, %rd373, %rd4;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x45f8 (cutlass-test.1.sm_70.ptx:2587) @!%p515 bra BB0_369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4618 (cutlass-test.1.sm_70.ptx:2595) add.s64 %rd91, %rd89, %rd84;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x4600 (cutlass-test.1.sm_70.ptx:2588) bra.uni BB0_368;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4608 (cutlass-test.1.sm_70.ptx:2591) add.s64 %rd379, %rd373, %rd4;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x4690 (cutlass-test.1.sm_70.ptx:2610) @!%p518 bra BB0_371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46c8 (cutlass-test.1.sm_70.ptx:2621) and.pred %p521, %p447, %p516;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x4698 (cutlass-test.1.sm_70.ptx:2611) bra.uni BB0_370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46a0 (cutlass-test.1.sm_70.ptx:2614) ld.shared.f32 %f1961, [%r810];
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x4708 (cutlass-test.1.sm_70.ptx:2629) @!%p521 bra BB0_373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4730 (cutlass-test.1.sm_70.ptx:2638) and.pred %p524, %p450, %p516;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x4710 (cutlass-test.1.sm_70.ptx:2630) bra.uni BB0_372;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4718 (cutlass-test.1.sm_70.ptx:2633) shl.b64 %rd382, %rd91, 2;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x4738 (cutlass-test.1.sm_70.ptx:2639) @!%p524 bra BB0_375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4760 (cutlass-test.1.sm_70.ptx:2648) and.pred %p527, %p453, %p516;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x4740 (cutlass-test.1.sm_70.ptx:2640) bra.uni BB0_374;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4748 (cutlass-test.1.sm_70.ptx:2643) shl.b64 %rd384, %rd91, 2;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x4768 (cutlass-test.1.sm_70.ptx:2649) @!%p527 bra BB0_377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (cutlass-test.1.sm_70.ptx:2658) add.s64 %rd92, %rd91, %rd81;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x4770 (cutlass-test.1.sm_70.ptx:2650) bra.uni BB0_376;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4778 (cutlass-test.1.sm_70.ptx:2653) shl.b64 %rd386, %rd91, 2;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x47c0 (cutlass-test.1.sm_70.ptx:2664) @!%p530 bra BB0_379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47d8 (cutlass-test.1.sm_70.ptx:2671) and.pred %p533, %p447, %p529;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x47c8 (cutlass-test.1.sm_70.ptx:2665) bra.uni BB0_378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47d0 (cutlass-test.1.sm_70.ptx:2668) st.global.f32 [%rd93], %f247;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x47e0 (cutlass-test.1.sm_70.ptx:2672) @!%p533 bra BB0_381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4800 (cutlass-test.1.sm_70.ptx:2680) and.pred %p536, %p450, %p529;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x47e8 (cutlass-test.1.sm_70.ptx:2673) bra.uni BB0_380;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (cutlass-test.1.sm_70.ptx:2676) add.s64 %rd390, %rd388, %rd4;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x4808 (cutlass-test.1.sm_70.ptx:2681) @!%p536 bra BB0_383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4828 (cutlass-test.1.sm_70.ptx:2689) and.pred %p539, %p453, %p529;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x4810 (cutlass-test.1.sm_70.ptx:2682) bra.uni BB0_382;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4818 (cutlass-test.1.sm_70.ptx:2685) add.s64 %rd392, %rd388, %rd4;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x4830 (cutlass-test.1.sm_70.ptx:2690) @!%p539 bra BB0_385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4850 (cutlass-test.1.sm_70.ptx:2698) ld.param.u32 %r1389, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE_param_0+272];
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x4838 (cutlass-test.1.sm_70.ptx:2691) bra.uni BB0_384;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4840 (cutlass-test.1.sm_70.ptx:2694) add.s64 %rd394, %rd388, %rd4;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x48b0 (cutlass-test.1.sm_70.ptx:2710) @%p443 bra BB0_387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4928 (cutlass-test.1.sm_70.ptx:2748) @%p444 bra BB0_389;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x4928 (cutlass-test.1.sm_70.ptx:2748) @%p444 bra BB0_389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49a0 (cutlass-test.1.sm_70.ptx:2786) bar.sync 0;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x4a08 (cutlass-test.1.sm_70.ptx:2799) @!%p544 bra BB0_391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a40 (cutlass-test.1.sm_70.ptx:2810) and.pred %p547, %p447, %p542;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x4a10 (cutlass-test.1.sm_70.ptx:2800) bra.uni BB0_390;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a18 (cutlass-test.1.sm_70.ptx:2803) ld.shared.f32 %f1963, [%r810];
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x4a80 (cutlass-test.1.sm_70.ptx:2818) @!%p547 bra BB0_393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4aa8 (cutlass-test.1.sm_70.ptx:2827) and.pred %p550, %p450, %p542;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x4a88 (cutlass-test.1.sm_70.ptx:2819) bra.uni BB0_392;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a90 (cutlass-test.1.sm_70.ptx:2822) shl.b64 %rd411, %rd94, 2;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x4ab0 (cutlass-test.1.sm_70.ptx:2828) @!%p550 bra BB0_395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ad8 (cutlass-test.1.sm_70.ptx:2837) and.pred %p553, %p453, %p542;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x4ab8 (cutlass-test.1.sm_70.ptx:2829) bra.uni BB0_394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ac0 (cutlass-test.1.sm_70.ptx:2832) shl.b64 %rd413, %rd94, 2;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x4ae0 (cutlass-test.1.sm_70.ptx:2838) @!%p553 bra BB0_397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b08 (cutlass-test.1.sm_70.ptx:2847) add.s64 %rd95, %rd94, %rd81;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x4ae8 (cutlass-test.1.sm_70.ptx:2839) bra.uni BB0_396;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4af0 (cutlass-test.1.sm_70.ptx:2842) shl.b64 %rd415, %rd94, 2;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x4b38 (cutlass-test.1.sm_70.ptx:2853) @!%p556 bra BB0_399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b50 (cutlass-test.1.sm_70.ptx:2860) and.pred %p559, %p447, %p555;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4b40 (cutlass-test.1.sm_70.ptx:2854) bra.uni BB0_398;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b48 (cutlass-test.1.sm_70.ptx:2857) st.global.f32 [%rd96], %f261;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x4b58 (cutlass-test.1.sm_70.ptx:2861) @!%p559 bra BB0_401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b78 (cutlass-test.1.sm_70.ptx:2869) and.pred %p562, %p450, %p555;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4b60 (cutlass-test.1.sm_70.ptx:2862) bra.uni BB0_400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b68 (cutlass-test.1.sm_70.ptx:2865) add.s64 %rd419, %rd417, %rd4;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4b80 (cutlass-test.1.sm_70.ptx:2870) @!%p562 bra BB0_403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ba0 (cutlass-test.1.sm_70.ptx:2878) and.pred %p565, %p453, %p555;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x4b88 (cutlass-test.1.sm_70.ptx:2871) bra.uni BB0_402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b90 (cutlass-test.1.sm_70.ptx:2874) add.s64 %rd421, %rd417, %rd4;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x4ba8 (cutlass-test.1.sm_70.ptx:2879) @!%p565 bra BB0_405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bc8 (cutlass-test.1.sm_70.ptx:2887) add.s64 %rd97, %rd95, %rd84;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x4bb0 (cutlass-test.1.sm_70.ptx:2880) bra.uni BB0_404;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bb8 (cutlass-test.1.sm_70.ptx:2883) add.s64 %rd423, %rd417, %rd4;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x4c40 (cutlass-test.1.sm_70.ptx:2902) @!%p568 bra BB0_407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c78 (cutlass-test.1.sm_70.ptx:2913) and.pred %p571, %p447, %p566;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x4c48 (cutlass-test.1.sm_70.ptx:2903) bra.uni BB0_406;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c50 (cutlass-test.1.sm_70.ptx:2906) ld.shared.f32 %f1965, [%r810];
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4cb8 (cutlass-test.1.sm_70.ptx:2921) @!%p571 bra BB0_409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ce0 (cutlass-test.1.sm_70.ptx:2930) and.pred %p574, %p450, %p566;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4cc0 (cutlass-test.1.sm_70.ptx:2922) bra.uni BB0_408;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cc8 (cutlass-test.1.sm_70.ptx:2925) shl.b64 %rd426, %rd97, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4ce8 (cutlass-test.1.sm_70.ptx:2931) @!%p574 bra BB0_411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d10 (cutlass-test.1.sm_70.ptx:2940) and.pred %p577, %p453, %p566;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4cf0 (cutlass-test.1.sm_70.ptx:2932) bra.uni BB0_410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (cutlass-test.1.sm_70.ptx:2935) shl.b64 %rd428, %rd97, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4d18 (cutlass-test.1.sm_70.ptx:2941) @!%p577 bra BB0_413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d40 (cutlass-test.1.sm_70.ptx:2950) add.s64 %rd98, %rd97, %rd81;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4d20 (cutlass-test.1.sm_70.ptx:2942) bra.uni BB0_412;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d28 (cutlass-test.1.sm_70.ptx:2945) shl.b64 %rd430, %rd97, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4d70 (cutlass-test.1.sm_70.ptx:2956) @!%p580 bra BB0_415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d88 (cutlass-test.1.sm_70.ptx:2963) and.pred %p583, %p447, %p579;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4d78 (cutlass-test.1.sm_70.ptx:2957) bra.uni BB0_414;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d80 (cutlass-test.1.sm_70.ptx:2960) st.global.f32 [%rd99], %f275;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4d90 (cutlass-test.1.sm_70.ptx:2964) @!%p583 bra BB0_417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4db0 (cutlass-test.1.sm_70.ptx:2972) and.pred %p586, %p450, %p579;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4d98 (cutlass-test.1.sm_70.ptx:2965) bra.uni BB0_416;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4da0 (cutlass-test.1.sm_70.ptx:2968) add.s64 %rd434, %rd432, %rd4;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4db8 (cutlass-test.1.sm_70.ptx:2973) @!%p586 bra BB0_419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4dd8 (cutlass-test.1.sm_70.ptx:2981) and.pred %p589, %p453, %p579;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4dc0 (cutlass-test.1.sm_70.ptx:2974) bra.uni BB0_418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4dc8 (cutlass-test.1.sm_70.ptx:2977) add.s64 %rd436, %rd432, %rd4;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x4de0 (cutlass-test.1.sm_70.ptx:2982) @!%p589 bra BB0_421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e00 (cutlass-test.1.sm_70.ptx:2990) add.s64 %rd100, %rd98, %rd84;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x4de8 (cutlass-test.1.sm_70.ptx:2983) bra.uni BB0_420;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4df0 (cutlass-test.1.sm_70.ptx:2986) add.s64 %rd438, %rd432, %rd4;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x4e78 (cutlass-test.1.sm_70.ptx:3005) @!%p592 bra BB0_423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (cutlass-test.1.sm_70.ptx:3016) and.pred %p595, %p447, %p590;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x4e80 (cutlass-test.1.sm_70.ptx:3006) bra.uni BB0_422;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e88 (cutlass-test.1.sm_70.ptx:3009) ld.shared.f32 %f1967, [%r810];
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x4ef0 (cutlass-test.1.sm_70.ptx:3024) @!%p595 bra BB0_425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f18 (cutlass-test.1.sm_70.ptx:3033) and.pred %p598, %p450, %p590;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x4ef8 (cutlass-test.1.sm_70.ptx:3025) bra.uni BB0_424;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f00 (cutlass-test.1.sm_70.ptx:3028) shl.b64 %rd441, %rd100, 2;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x4f20 (cutlass-test.1.sm_70.ptx:3034) @!%p598 bra BB0_427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f48 (cutlass-test.1.sm_70.ptx:3043) and.pred %p601, %p453, %p590;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x4f28 (cutlass-test.1.sm_70.ptx:3035) bra.uni BB0_426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f30 (cutlass-test.1.sm_70.ptx:3038) shl.b64 %rd443, %rd100, 2;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x4f50 (cutlass-test.1.sm_70.ptx:3044) @!%p601 bra BB0_429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f78 (cutlass-test.1.sm_70.ptx:3053) add.s64 %rd101, %rd100, %rd81;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x4f58 (cutlass-test.1.sm_70.ptx:3045) bra.uni BB0_428;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f60 (cutlass-test.1.sm_70.ptx:3048) shl.b64 %rd445, %rd100, 2;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x4fa8 (cutlass-test.1.sm_70.ptx:3059) @!%p604 bra BB0_431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fc0 (cutlass-test.1.sm_70.ptx:3066) and.pred %p607, %p447, %p603;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x4fb0 (cutlass-test.1.sm_70.ptx:3060) bra.uni BB0_430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb8 (cutlass-test.1.sm_70.ptx:3063) st.global.f32 [%rd102], %f289;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x4fc8 (cutlass-test.1.sm_70.ptx:3067) @!%p607 bra BB0_433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fe8 (cutlass-test.1.sm_70.ptx:3075) and.pred %p610, %p450, %p603;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x4fd0 (cutlass-test.1.sm_70.ptx:3068) bra.uni BB0_432;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fd8 (cutlass-test.1.sm_70.ptx:3071) add.s64 %rd449, %rd447, %rd4;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x4ff0 (cutlass-test.1.sm_70.ptx:3076) @!%p610 bra BB0_435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5010 (cutlass-test.1.sm_70.ptx:3084) and.pred %p613, %p453, %p603;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x4ff8 (cutlass-test.1.sm_70.ptx:3077) bra.uni BB0_434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5000 (cutlass-test.1.sm_70.ptx:3080) add.s64 %rd451, %rd447, %rd4;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x5018 (cutlass-test.1.sm_70.ptx:3085) @!%p613 bra BB0_437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5038 (cutlass-test.1.sm_70.ptx:3093) add.s64 %rd103, %rd101, %rd84;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5020 (cutlass-test.1.sm_70.ptx:3086) bra.uni BB0_436;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5028 (cutlass-test.1.sm_70.ptx:3089) add.s64 %rd453, %rd447, %rd4;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x50b0 (cutlass-test.1.sm_70.ptx:3108) @!%p616 bra BB0_439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50e8 (cutlass-test.1.sm_70.ptx:3119) and.pred %p619, %p447, %p614;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x50b8 (cutlass-test.1.sm_70.ptx:3109) bra.uni BB0_438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50c0 (cutlass-test.1.sm_70.ptx:3112) ld.shared.f32 %f1969, [%r810];
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x5128 (cutlass-test.1.sm_70.ptx:3127) @!%p619 bra BB0_441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5150 (cutlass-test.1.sm_70.ptx:3136) and.pred %p622, %p450, %p614;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5130 (cutlass-test.1.sm_70.ptx:3128) bra.uni BB0_440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5138 (cutlass-test.1.sm_70.ptx:3131) shl.b64 %rd456, %rd103, 2;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5158 (cutlass-test.1.sm_70.ptx:3137) @!%p622 bra BB0_443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5180 (cutlass-test.1.sm_70.ptx:3146) and.pred %p625, %p453, %p614;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5160 (cutlass-test.1.sm_70.ptx:3138) bra.uni BB0_442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5168 (cutlass-test.1.sm_70.ptx:3141) shl.b64 %rd458, %rd103, 2;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5188 (cutlass-test.1.sm_70.ptx:3147) @!%p625 bra BB0_445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51b0 (cutlass-test.1.sm_70.ptx:3156) add.s64 %rd104, %rd103, %rd81;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5190 (cutlass-test.1.sm_70.ptx:3148) bra.uni BB0_444;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5198 (cutlass-test.1.sm_70.ptx:3151) shl.b64 %rd460, %rd103, 2;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x51e0 (cutlass-test.1.sm_70.ptx:3162) @!%p628 bra BB0_447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51f8 (cutlass-test.1.sm_70.ptx:3169) and.pred %p631, %p447, %p627;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x51e8 (cutlass-test.1.sm_70.ptx:3163) bra.uni BB0_446;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51f0 (cutlass-test.1.sm_70.ptx:3166) st.global.f32 [%rd105], %f303;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5200 (cutlass-test.1.sm_70.ptx:3170) @!%p631 bra BB0_449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5220 (cutlass-test.1.sm_70.ptx:3178) and.pred %p634, %p450, %p627;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5208 (cutlass-test.1.sm_70.ptx:3171) bra.uni BB0_448;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5210 (cutlass-test.1.sm_70.ptx:3174) add.s64 %rd464, %rd462, %rd4;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x5228 (cutlass-test.1.sm_70.ptx:3179) @!%p634 bra BB0_451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5248 (cutlass-test.1.sm_70.ptx:3187) and.pred %p637, %p453, %p627;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x5230 (cutlass-test.1.sm_70.ptx:3180) bra.uni BB0_450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5238 (cutlass-test.1.sm_70.ptx:3183) add.s64 %rd466, %rd462, %rd4;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x5250 (cutlass-test.1.sm_70.ptx:3188) @!%p637 bra BB0_453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7550 (cutlass-test.1.sm_70.ptx:4916) ret;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x5258 (cutlass-test.1.sm_70.ptx:3189) bra.uni BB0_452;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5260 (cutlass-test.1.sm_70.ptx:3192) add.s64 %rd468, %rd462, %rd4;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x5270 (cutlass-test.1.sm_70.ptx:3194) bra.uni BB0_453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7550 (cutlass-test.1.sm_70.ptx:4916) ret;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x52a0 (cutlass-test.1.sm_70.ptx:3202) @%p55 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5318 (cutlass-test.1.sm_70.ptx:3240) mov.u32 %r1381, %tid.x;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x5348 (cutlass-test.1.sm_70.ptx:3246) @%p56 bra BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53c0 (cutlass-test.1.sm_70.ptx:3284) ld.param.u64 %rd469, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x53f8 (cutlass-test.1.sm_70.ptx:3291) @!%p59 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5410 (cutlass-test.1.sm_70.ptx:3298) setp.lt.s32%p61, %r642, %r847;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x5400 (cutlass-test.1.sm_70.ptx:3292) bra.uni BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5408 (cutlass-test.1.sm_70.ptx:3295) ld.global.u32 %r1753, [%rd18];
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x5420 (cutlass-test.1.sm_70.ptx:3300) @!%p62 bra BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5438 (cutlass-test.1.sm_70.ptx:3307) add.s32 %r1209, %r642, 32;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x5428 (cutlass-test.1.sm_70.ptx:3301) bra.uni BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5430 (cutlass-test.1.sm_70.ptx:3304) ld.global.u32 %r1754, [%rd18+128];
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x5450 (cutlass-test.1.sm_70.ptx:3310) @!%p65 bra BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5468 (cutlass-test.1.sm_70.ptx:3317) add.s32 %r1211, %r642, 64;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x5458 (cutlass-test.1.sm_70.ptx:3311) bra.uni BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5460 (cutlass-test.1.sm_70.ptx:3314) ld.global.u32 %r1755, [%rd18+256];
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x5480 (cutlass-test.1.sm_70.ptx:3320) @!%p68 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5498 (cutlass-test.1.sm_70.ptx:3327) cvt.s64.s32%rd19, %r835;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x5488 (cutlass-test.1.sm_70.ptx:3321) bra.uni BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5490 (cutlass-test.1.sm_70.ptx:3324) ld.global.u32 %r1756, [%rd18+384];
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x54d0 (cutlass-test.1.sm_70.ptx:3334) @!%p71 bra BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54e8 (cutlass-test.1.sm_70.ptx:3341) and.pred %p74, %p61, %p69;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x54d8 (cutlass-test.1.sm_70.ptx:3335) bra.uni BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54e0 (cutlass-test.1.sm_70.ptx:3338) ld.global.u32 %r1757, [%rd21];
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x54f0 (cutlass-test.1.sm_70.ptx:3342) @!%p74 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5508 (cutlass-test.1.sm_70.ptx:3349) and.pred %p77, %p63, %p69;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x54f8 (cutlass-test.1.sm_70.ptx:3343) bra.uni BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5500 (cutlass-test.1.sm_70.ptx:3346) ld.global.u32 %r1758, [%rd21+128];
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x5510 (cutlass-test.1.sm_70.ptx:3350) @!%p77 bra BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5528 (cutlass-test.1.sm_70.ptx:3357) and.pred %p80, %p66, %p69;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x5518 (cutlass-test.1.sm_70.ptx:3351) bra.uni BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5520 (cutlass-test.1.sm_70.ptx:3354) ld.global.u32 %r1759, [%rd21+256];
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x5530 (cutlass-test.1.sm_70.ptx:3358) @!%p80 bra BB0_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5548 (cutlass-test.1.sm_70.ptx:3365) mov.u32 %r1382, _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE$__cuda_local_var_31507_57_non_const_shared_storage;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x5538 (cutlass-test.1.sm_70.ptx:3359) bra.uni BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5540 (cutlass-test.1.sm_70.ptx:3362) ld.global.u32 %r1760, [%rd21+384];
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x56c0 (cutlass-test.1.sm_70.ptx:3412) @!%p83 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56d8 (cutlass-test.1.sm_70.ptx:3419) and.pred %p86, %p61, %p81;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x56c8 (cutlass-test.1.sm_70.ptx:3413) bra.uni BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56d0 (cutlass-test.1.sm_70.ptx:3416) st.global.f32 [%rd16], %f131;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x56e0 (cutlass-test.1.sm_70.ptx:3420) @!%p86 bra BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5708 (cutlass-test.1.sm_70.ptx:3429) and.pred %p89, %p63, %p81;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x56e8 (cutlass-test.1.sm_70.ptx:3421) bra.uni BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56f0 (cutlass-test.1.sm_70.ptx:3424) shl.b64 %rd168, %rd15, 2;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x5710 (cutlass-test.1.sm_70.ptx:3430) @!%p89 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5738 (cutlass-test.1.sm_70.ptx:3439) and.pred %p92, %p66, %p81;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x5718 (cutlass-test.1.sm_70.ptx:3431) bra.uni BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5720 (cutlass-test.1.sm_70.ptx:3434) shl.b64 %rd170, %rd15, 2;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x5740 (cutlass-test.1.sm_70.ptx:3440) @!%p92 bra BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5768 (cutlass-test.1.sm_70.ptx:3449) cvt.s64.s32%rd24, %r841;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x5748 (cutlass-test.1.sm_70.ptx:3441) bra.uni BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5750 (cutlass-test.1.sm_70.ptx:3444) shl.b64 %rd172, %rd15, 2;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x57a0 (cutlass-test.1.sm_70.ptx:3456) @!%p95 bra BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57b8 (cutlass-test.1.sm_70.ptx:3463) and.pred %p98, %p61, %p94;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x57a8 (cutlass-test.1.sm_70.ptx:3457) bra.uni BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57b0 (cutlass-test.1.sm_70.ptx:3460) st.global.f32 [%rd26], %f135;
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x57c0 (cutlass-test.1.sm_70.ptx:3464) @!%p98 bra BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57e0 (cutlass-test.1.sm_70.ptx:3472) and.pred %p101, %p63, %p94;
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x57c8 (cutlass-test.1.sm_70.ptx:3465) bra.uni BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57d0 (cutlass-test.1.sm_70.ptx:3468) add.s64 %rd176, %rd174, %rd4;
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x57e8 (cutlass-test.1.sm_70.ptx:3473) @!%p101 bra BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5808 (cutlass-test.1.sm_70.ptx:3481) and.pred %p104, %p66, %p94;
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x57f0 (cutlass-test.1.sm_70.ptx:3474) bra.uni BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57f8 (cutlass-test.1.sm_70.ptx:3477) add.s64 %rd178, %rd174, %rd4;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x5810 (cutlass-test.1.sm_70.ptx:3482) @!%p104 bra BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5830 (cutlass-test.1.sm_70.ptx:3490) shl.b64 %rd182, %rd23, 2;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x5818 (cutlass-test.1.sm_70.ptx:3483) bra.uni BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5820 (cutlass-test.1.sm_70.ptx:3486) add.s64 %rd180, %rd174, %rd4;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x5878 (cutlass-test.1.sm_70.ptx:3499) @!%p107 bra BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (cutlass-test.1.sm_70.ptx:3506) and.pred %p110, %p61, %p106;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x5880 (cutlass-test.1.sm_70.ptx:3500) bra.uni BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5888 (cutlass-test.1.sm_70.ptx:3503) ld.global.u32 %r1753, [%rd27];
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x5898 (cutlass-test.1.sm_70.ptx:3507) @!%p110 bra BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58b0 (cutlass-test.1.sm_70.ptx:3514) and.pred %p113, %p63, %p106;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x58a0 (cutlass-test.1.sm_70.ptx:3508) bra.uni BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58a8 (cutlass-test.1.sm_70.ptx:3511) ld.global.u32 %r1754, [%rd27+128];
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x58b8 (cutlass-test.1.sm_70.ptx:3515) @!%p113 bra BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (cutlass-test.1.sm_70.ptx:3522) and.pred %p116, %p66, %p106;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x58c0 (cutlass-test.1.sm_70.ptx:3516) bra.uni BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58c8 (cutlass-test.1.sm_70.ptx:3519) ld.global.u32 %r1755, [%rd27+256];
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x58d8 (cutlass-test.1.sm_70.ptx:3523) @!%p116 bra BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58f0 (cutlass-test.1.sm_70.ptx:3530) add.s64 %rd31, %rd23, %rd19;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x58e0 (cutlass-test.1.sm_70.ptx:3524) bra.uni BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (cutlass-test.1.sm_70.ptx:3527) ld.global.u32 %r1756, [%rd27+384];
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x5920 (cutlass-test.1.sm_70.ptx:3536) @!%p119 bra BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5938 (cutlass-test.1.sm_70.ptx:3543) and.pred %p122, %p61, %p117;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x5928 (cutlass-test.1.sm_70.ptx:3537) bra.uni BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5930 (cutlass-test.1.sm_70.ptx:3540) ld.global.u32 %r1757, [%rd32];
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x5940 (cutlass-test.1.sm_70.ptx:3544) @!%p122 bra BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5958 (cutlass-test.1.sm_70.ptx:3551) and.pred %p125, %p63, %p117;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x5948 (cutlass-test.1.sm_70.ptx:3545) bra.uni BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5950 (cutlass-test.1.sm_70.ptx:3548) ld.global.u32 %r1758, [%rd32+128];
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x5960 (cutlass-test.1.sm_70.ptx:3552) @!%p125 bra BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5978 (cutlass-test.1.sm_70.ptx:3559) and.pred %p128, %p66, %p117;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x5968 (cutlass-test.1.sm_70.ptx:3553) bra.uni BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5970 (cutlass-test.1.sm_70.ptx:3556) ld.global.u32 %r1759, [%rd32+256];
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x5980 (cutlass-test.1.sm_70.ptx:3560) @!%p128 bra BB0_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5998 (cutlass-test.1.sm_70.ptx:3567) add.s64 %rd33, %rd31, %rd22;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x5988 (cutlass-test.1.sm_70.ptx:3561) bra.uni BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5990 (cutlass-test.1.sm_70.ptx:3564) ld.global.u32 %r1760, [%rd32+384];
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x5ae0 (cutlass-test.1.sm_70.ptx:3608) @!%p131 bra BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5af8 (cutlass-test.1.sm_70.ptx:3615) and.pred %p134, %p61, %p129;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x5ae8 (cutlass-test.1.sm_70.ptx:3609) bra.uni BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5af0 (cutlass-test.1.sm_70.ptx:3612) st.global.f32 [%rd30], %f139;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x5b00 (cutlass-test.1.sm_70.ptx:3616) @!%p134 bra BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b20 (cutlass-test.1.sm_70.ptx:3624) and.pred %p137, %p63, %p129;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x5b08 (cutlass-test.1.sm_70.ptx:3617) bra.uni BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b10 (cutlass-test.1.sm_70.ptx:3620) add.s64 %rd187, %rd183, %rd4;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x5b28 (cutlass-test.1.sm_70.ptx:3625) @!%p137 bra BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b48 (cutlass-test.1.sm_70.ptx:3633) and.pred %p140, %p66, %p129;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x5b30 (cutlass-test.1.sm_70.ptx:3626) bra.uni BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b38 (cutlass-test.1.sm_70.ptx:3629) add.s64 %rd189, %rd183, %rd4;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x5b50 (cutlass-test.1.sm_70.ptx:3634) @!%p140 bra BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b70 (cutlass-test.1.sm_70.ptx:3642) add.s64 %rd34, %rd29, %rd24;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x5b58 (cutlass-test.1.sm_70.ptx:3635) bra.uni BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (cutlass-test.1.sm_70.ptx:3638) add.s64 %rd191, %rd183, %rd4;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x5ba0 (cutlass-test.1.sm_70.ptx:3648) @!%p143 bra BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (cutlass-test.1.sm_70.ptx:3655) and.pred %p146, %p61, %p142;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x5ba8 (cutlass-test.1.sm_70.ptx:3649) bra.uni BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb0 (cutlass-test.1.sm_70.ptx:3652) st.global.f32 [%rd35], %f143;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x5bc0 (cutlass-test.1.sm_70.ptx:3656) @!%p146 bra BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5be0 (cutlass-test.1.sm_70.ptx:3664) and.pred %p149, %p63, %p142;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x5bc8 (cutlass-test.1.sm_70.ptx:3657) bra.uni BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bd0 (cutlass-test.1.sm_70.ptx:3660) add.s64 %rd194, %rd192, %rd4;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x5be8 (cutlass-test.1.sm_70.ptx:3665) @!%p149 bra BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c08 (cutlass-test.1.sm_70.ptx:3673) and.pred %p152, %p66, %p142;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x5bf0 (cutlass-test.1.sm_70.ptx:3666) bra.uni BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bf8 (cutlass-test.1.sm_70.ptx:3669) add.s64 %rd196, %rd192, %rd4;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x5c10 (cutlass-test.1.sm_70.ptx:3674) @!%p152 bra BB0_121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c30 (cutlass-test.1.sm_70.ptx:3682) shl.b64 %rd200, %rd33, 2;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x5c18 (cutlass-test.1.sm_70.ptx:3675) bra.uni BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c20 (cutlass-test.1.sm_70.ptx:3678) add.s64 %rd198, %rd192, %rd4;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x5c70 (cutlass-test.1.sm_70.ptx:3690) @!%p155 bra BB0_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c88 (cutlass-test.1.sm_70.ptx:3697) and.pred %p158, %p61, %p154;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x5c78 (cutlass-test.1.sm_70.ptx:3691) bra.uni BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c80 (cutlass-test.1.sm_70.ptx:3694) ld.global.u32 %r1753, [%rd36];
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x5c90 (cutlass-test.1.sm_70.ptx:3698) @!%p158 bra BB0_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ca8 (cutlass-test.1.sm_70.ptx:3705) and.pred %p161, %p63, %p154;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x5c98 (cutlass-test.1.sm_70.ptx:3699) bra.uni BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ca0 (cutlass-test.1.sm_70.ptx:3702) ld.global.u32 %r1754, [%rd36+128];
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x5cb0 (cutlass-test.1.sm_70.ptx:3706) @!%p161 bra BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cc8 (cutlass-test.1.sm_70.ptx:3713) and.pred %p164, %p66, %p154;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x5cb8 (cutlass-test.1.sm_70.ptx:3707) bra.uni BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cc0 (cutlass-test.1.sm_70.ptx:3710) ld.global.u32 %r1755, [%rd36+256];
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x5cd0 (cutlass-test.1.sm_70.ptx:3714) @!%p164 bra BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ce8 (cutlass-test.1.sm_70.ptx:3721) add.s64 %rd39, %rd33, %rd19;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x5cd8 (cutlass-test.1.sm_70.ptx:3715) bra.uni BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ce0 (cutlass-test.1.sm_70.ptx:3718) ld.global.u32 %r1756, [%rd36+384];
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x5d18 (cutlass-test.1.sm_70.ptx:3727) @!%p167 bra BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d30 (cutlass-test.1.sm_70.ptx:3734) and.pred %p170, %p61, %p165;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x5d20 (cutlass-test.1.sm_70.ptx:3728) bra.uni BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d28 (cutlass-test.1.sm_70.ptx:3731) ld.global.u32 %r1757, [%rd40];
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x5d38 (cutlass-test.1.sm_70.ptx:3735) @!%p170 bra BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d50 (cutlass-test.1.sm_70.ptx:3742) and.pred %p173, %p63, %p165;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x5d40 (cutlass-test.1.sm_70.ptx:3736) bra.uni BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d48 (cutlass-test.1.sm_70.ptx:3739) ld.global.u32 %r1758, [%rd40+128];
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x5d58 (cutlass-test.1.sm_70.ptx:3743) @!%p173 bra BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d70 (cutlass-test.1.sm_70.ptx:3750) and.pred %p176, %p66, %p165;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x5d60 (cutlass-test.1.sm_70.ptx:3744) bra.uni BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d68 (cutlass-test.1.sm_70.ptx:3747) ld.global.u32 %r1759, [%rd40+256];
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x5d78 (cutlass-test.1.sm_70.ptx:3751) @!%p176 bra BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d90 (cutlass-test.1.sm_70.ptx:3758) add.s64 %rd41, %rd39, %rd22;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x5d80 (cutlass-test.1.sm_70.ptx:3752) bra.uni BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d88 (cutlass-test.1.sm_70.ptx:3755) ld.global.u32 %r1760, [%rd40+384];
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x5ed8 (cutlass-test.1.sm_70.ptx:3799) @!%p179 bra BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ef0 (cutlass-test.1.sm_70.ptx:3806) and.pred %p182, %p61, %p177;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x5ee0 (cutlass-test.1.sm_70.ptx:3800) bra.uni BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ee8 (cutlass-test.1.sm_70.ptx:3803) st.global.f32 [%rd38], %f147;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x5ef8 (cutlass-test.1.sm_70.ptx:3807) @!%p182 bra BB0_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f18 (cutlass-test.1.sm_70.ptx:3815) and.pred %p185, %p63, %p177;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x5f00 (cutlass-test.1.sm_70.ptx:3808) bra.uni BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f08 (cutlass-test.1.sm_70.ptx:3811) add.s64 %rd205, %rd201, %rd4;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x5f20 (cutlass-test.1.sm_70.ptx:3816) @!%p185 bra BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f40 (cutlass-test.1.sm_70.ptx:3824) and.pred %p188, %p66, %p177;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x5f28 (cutlass-test.1.sm_70.ptx:3817) bra.uni BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f30 (cutlass-test.1.sm_70.ptx:3820) add.s64 %rd207, %rd201, %rd4;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x5f48 (cutlass-test.1.sm_70.ptx:3825) @!%p188 bra BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f68 (cutlass-test.1.sm_70.ptx:3833) add.s64 %rd42, %rd37, %rd24;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x5f50 (cutlass-test.1.sm_70.ptx:3826) bra.uni BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f58 (cutlass-test.1.sm_70.ptx:3829) add.s64 %rd209, %rd201, %rd4;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x5f98 (cutlass-test.1.sm_70.ptx:3839) @!%p191 bra BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fb0 (cutlass-test.1.sm_70.ptx:3846) and.pred %p194, %p61, %p190;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x5fa0 (cutlass-test.1.sm_70.ptx:3840) bra.uni BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fa8 (cutlass-test.1.sm_70.ptx:3843) st.global.f32 [%rd43], %f151;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x5fb8 (cutlass-test.1.sm_70.ptx:3847) @!%p194 bra BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fd8 (cutlass-test.1.sm_70.ptx:3855) and.pred %p197, %p63, %p190;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x5fc0 (cutlass-test.1.sm_70.ptx:3848) bra.uni BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fc8 (cutlass-test.1.sm_70.ptx:3851) add.s64 %rd212, %rd210, %rd4;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x5fe0 (cutlass-test.1.sm_70.ptx:3856) @!%p197 bra BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6000 (cutlass-test.1.sm_70.ptx:3864) and.pred %p200, %p66, %p190;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x5fe8 (cutlass-test.1.sm_70.ptx:3857) bra.uni BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ff0 (cutlass-test.1.sm_70.ptx:3860) add.s64 %rd214, %rd210, %rd4;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x6008 (cutlass-test.1.sm_70.ptx:3865) @!%p200 bra BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6028 (cutlass-test.1.sm_70.ptx:3873) shl.b64 %rd218, %rd41, 2;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x6010 (cutlass-test.1.sm_70.ptx:3866) bra.uni BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6018 (cutlass-test.1.sm_70.ptx:3869) add.s64 %rd216, %rd210, %rd4;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x6068 (cutlass-test.1.sm_70.ptx:3881) @!%p203 bra BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6080 (cutlass-test.1.sm_70.ptx:3888) and.pred %p206, %p61, %p202;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x6070 (cutlass-test.1.sm_70.ptx:3882) bra.uni BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6078 (cutlass-test.1.sm_70.ptx:3885) ld.global.u32 %r1753, [%rd44];
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x6088 (cutlass-test.1.sm_70.ptx:3889) @!%p206 bra BB0_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60a0 (cutlass-test.1.sm_70.ptx:3896) and.pred %p209, %p63, %p202;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x6090 (cutlass-test.1.sm_70.ptx:3890) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6098 (cutlass-test.1.sm_70.ptx:3893) ld.global.u32 %r1754, [%rd44+128];
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x60a8 (cutlass-test.1.sm_70.ptx:3897) @!%p209 bra BB0_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60c0 (cutlass-test.1.sm_70.ptx:3904) and.pred %p212, %p66, %p202;
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x60b0 (cutlass-test.1.sm_70.ptx:3898) bra.uni BB0_158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60b8 (cutlass-test.1.sm_70.ptx:3901) ld.global.u32 %r1755, [%rd44+256];
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x60c8 (cutlass-test.1.sm_70.ptx:3905) @!%p212 bra BB0_161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e0 (cutlass-test.1.sm_70.ptx:3912) add.s64 %rd221, %rd41, %rd19;
GPGPU-Sim PTX: 275 (potential) branch divergence @  PC=0x60d0 (cutlass-test.1.sm_70.ptx:3906) bra.uni BB0_160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60d8 (cutlass-test.1.sm_70.ptx:3909) ld.global.u32 %r1756, [%rd44+384];
GPGPU-Sim PTX: 276 (potential) branch divergence @  PC=0x6110 (cutlass-test.1.sm_70.ptx:3918) @!%p215 bra BB0_163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (cutlass-test.1.sm_70.ptx:3925) and.pred %p218, %p61, %p213;
GPGPU-Sim PTX: 277 (potential) branch divergence @  PC=0x6118 (cutlass-test.1.sm_70.ptx:3919) bra.uni BB0_162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6120 (cutlass-test.1.sm_70.ptx:3922) ld.global.u32 %r1757, [%rd47];
GPGPU-Sim PTX: 278 (potential) branch divergence @  PC=0x6130 (cutlass-test.1.sm_70.ptx:3926) @!%p218 bra BB0_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6148 (cutlass-test.1.sm_70.ptx:3933) and.pred %p221, %p63, %p213;
GPGPU-Sim PTX: 279 (potential) branch divergence @  PC=0x6138 (cutlass-test.1.sm_70.ptx:3927) bra.uni BB0_164;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6140 (cutlass-test.1.sm_70.ptx:3930) ld.global.u32 %r1758, [%rd47+128];
GPGPU-Sim PTX: 280 (potential) branch divergence @  PC=0x6150 (cutlass-test.1.sm_70.ptx:3934) @!%p221 bra BB0_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6168 (cutlass-test.1.sm_70.ptx:3941) and.pred %p224, %p66, %p213;
GPGPU-Sim PTX: 281 (potential) branch divergence @  PC=0x6158 (cutlass-test.1.sm_70.ptx:3935) bra.uni BB0_166;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6160 (cutlass-test.1.sm_70.ptx:3938) ld.global.u32 %r1759, [%rd47+256];
GPGPU-Sim PTX: 282 (potential) branch divergence @  PC=0x6170 (cutlass-test.1.sm_70.ptx:3942) @!%p224 bra BB0_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6188 (cutlass-test.1.sm_70.ptx:3949) bar.sync 0;
GPGPU-Sim PTX: 283 (potential) branch divergence @  PC=0x6178 (cutlass-test.1.sm_70.ptx:3943) bra.uni BB0_168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6180 (cutlass-test.1.sm_70.ptx:3946) ld.global.u32 %r1760, [%rd47+384];
GPGPU-Sim PTX: 284 (potential) branch divergence @  PC=0x62c0 (cutlass-test.1.sm_70.ptx:3988) @!%p227 bra BB0_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62d8 (cutlass-test.1.sm_70.ptx:3995) and.pred %p230, %p61, %p225;
GPGPU-Sim PTX: 285 (potential) branch divergence @  PC=0x62c8 (cutlass-test.1.sm_70.ptx:3989) bra.uni BB0_170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62d0 (cutlass-test.1.sm_70.ptx:3992) st.global.f32 [%rd46], %f155;
GPGPU-Sim PTX: 286 (potential) branch divergence @  PC=0x62e0 (cutlass-test.1.sm_70.ptx:3996) @!%p230 bra BB0_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6300 (cutlass-test.1.sm_70.ptx:4004) and.pred %p233, %p63, %p225;
GPGPU-Sim PTX: 287 (potential) branch divergence @  PC=0x62e8 (cutlass-test.1.sm_70.ptx:3997) bra.uni BB0_172;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62f0 (cutlass-test.1.sm_70.ptx:4000) add.s64 %rd224, %rd219, %rd4;
GPGPU-Sim PTX: 288 (potential) branch divergence @  PC=0x6308 (cutlass-test.1.sm_70.ptx:4005) @!%p233 bra BB0_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6328 (cutlass-test.1.sm_70.ptx:4013) and.pred %p236, %p66, %p225;
GPGPU-Sim PTX: 289 (potential) branch divergence @  PC=0x6310 (cutlass-test.1.sm_70.ptx:4006) bra.uni BB0_174;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6318 (cutlass-test.1.sm_70.ptx:4009) add.s64 %rd226, %rd219, %rd4;
GPGPU-Sim PTX: 290 (potential) branch divergence @  PC=0x6330 (cutlass-test.1.sm_70.ptx:4014) @!%p236 bra BB0_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6350 (cutlass-test.1.sm_70.ptx:4022) add.s64 %rd48, %rd45, %rd24;
GPGPU-Sim PTX: 291 (potential) branch divergence @  PC=0x6338 (cutlass-test.1.sm_70.ptx:4015) bra.uni BB0_176;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6340 (cutlass-test.1.sm_70.ptx:4018) add.s64 %rd228, %rd219, %rd4;
GPGPU-Sim PTX: 292 (potential) branch divergence @  PC=0x6380 (cutlass-test.1.sm_70.ptx:4028) @!%p239 bra BB0_179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6398 (cutlass-test.1.sm_70.ptx:4035) and.pred %p242, %p61, %p238;
GPGPU-Sim PTX: 293 (potential) branch divergence @  PC=0x6388 (cutlass-test.1.sm_70.ptx:4029) bra.uni BB0_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6390 (cutlass-test.1.sm_70.ptx:4032) st.global.f32 [%rd49], %f159;
GPGPU-Sim PTX: 294 (potential) branch divergence @  PC=0x63a0 (cutlass-test.1.sm_70.ptx:4036) @!%p242 bra BB0_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63c0 (cutlass-test.1.sm_70.ptx:4044) and.pred %p245, %p63, %p238;
GPGPU-Sim PTX: 295 (potential) branch divergence @  PC=0x63a8 (cutlass-test.1.sm_70.ptx:4037) bra.uni BB0_180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63b0 (cutlass-test.1.sm_70.ptx:4040) add.s64 %rd231, %rd229, %rd4;
GPGPU-Sim PTX: 296 (potential) branch divergence @  PC=0x63c8 (cutlass-test.1.sm_70.ptx:4045) @!%p245 bra BB0_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63e8 (cutlass-test.1.sm_70.ptx:4053) and.pred %p248, %p66, %p238;
GPGPU-Sim PTX: 297 (potential) branch divergence @  PC=0x63d0 (cutlass-test.1.sm_70.ptx:4046) bra.uni BB0_182;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63d8 (cutlass-test.1.sm_70.ptx:4049) add.s64 %rd233, %rd229, %rd4;
GPGPU-Sim PTX: 298 (potential) branch divergence @  PC=0x63f0 (cutlass-test.1.sm_70.ptx:4054) @!%p248 bra BB0_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6410 (cutlass-test.1.sm_70.ptx:4062) ld.param.u32 %r1383, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE_param_0+272];
GPGPU-Sim PTX: 299 (potential) branch divergence @  PC=0x63f8 (cutlass-test.1.sm_70.ptx:4055) bra.uni BB0_184;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6400 (cutlass-test.1.sm_70.ptx:4058) add.s64 %rd235, %rd229, %rd4;
GPGPU-Sim PTX: 300 (potential) branch divergence @  PC=0x6498 (cutlass-test.1.sm_70.ptx:4079) @%p55 bra BB0_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6510 (cutlass-test.1.sm_70.ptx:4117) @%p56 bra BB0_189;
GPGPU-Sim PTX: 301 (potential) branch divergence @  PC=0x6510 (cutlass-test.1.sm_70.ptx:4117) @%p56 bra BB0_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6588 (cutlass-test.1.sm_70.ptx:4155) shl.b64 %rd252, %rd50, 2;
GPGPU-Sim PTX: 302 (potential) branch divergence @  PC=0x65a8 (cutlass-test.1.sm_70.ptx:4159) @!%p253 bra BB0_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65c0 (cutlass-test.1.sm_70.ptx:4166) and.pred %p256, %p61, %p252;
GPGPU-Sim PTX: 303 (potential) branch divergence @  PC=0x65b0 (cutlass-test.1.sm_70.ptx:4160) bra.uni BB0_190;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65b8 (cutlass-test.1.sm_70.ptx:4163) ld.global.u32 %r1753, [%rd53];
GPGPU-Sim PTX: 304 (potential) branch divergence @  PC=0x65c8 (cutlass-test.1.sm_70.ptx:4167) @!%p256 bra BB0_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65e0 (cutlass-test.1.sm_70.ptx:4174) and.pred %p259, %p63, %p252;
GPGPU-Sim PTX: 305 (potential) branch divergence @  PC=0x65d0 (cutlass-test.1.sm_70.ptx:4168) bra.uni BB0_192;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65d8 (cutlass-test.1.sm_70.ptx:4171) ld.global.u32 %r1754, [%rd53+128];
GPGPU-Sim PTX: 306 (potential) branch divergence @  PC=0x65e8 (cutlass-test.1.sm_70.ptx:4175) @!%p259 bra BB0_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6600 (cutlass-test.1.sm_70.ptx:4182) and.pred %p262, %p66, %p252;
GPGPU-Sim PTX: 307 (potential) branch divergence @  PC=0x65f0 (cutlass-test.1.sm_70.ptx:4176) bra.uni BB0_194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65f8 (cutlass-test.1.sm_70.ptx:4179) ld.global.u32 %r1755, [%rd53+256];
GPGPU-Sim PTX: 308 (potential) branch divergence @  PC=0x6608 (cutlass-test.1.sm_70.ptx:4183) @!%p262 bra BB0_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6620 (cutlass-test.1.sm_70.ptx:4190) add.s64 %rd54, %rd50, %rd19;
GPGPU-Sim PTX: 309 (potential) branch divergence @  PC=0x6610 (cutlass-test.1.sm_70.ptx:4184) bra.uni BB0_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6618 (cutlass-test.1.sm_70.ptx:4187) ld.global.u32 %r1756, [%rd53+384];
GPGPU-Sim PTX: 310 (potential) branch divergence @  PC=0x6650 (cutlass-test.1.sm_70.ptx:4196) @!%p265 bra BB0_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6668 (cutlass-test.1.sm_70.ptx:4203) and.pred %p268, %p61, %p263;
GPGPU-Sim PTX: 311 (potential) branch divergence @  PC=0x6658 (cutlass-test.1.sm_70.ptx:4197) bra.uni BB0_198;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6660 (cutlass-test.1.sm_70.ptx:4200) ld.global.u32 %r1757, [%rd55];
GPGPU-Sim PTX: 312 (potential) branch divergence @  PC=0x6670 (cutlass-test.1.sm_70.ptx:4204) @!%p268 bra BB0_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6688 (cutlass-test.1.sm_70.ptx:4211) and.pred %p271, %p63, %p263;
GPGPU-Sim PTX: 313 (potential) branch divergence @  PC=0x6678 (cutlass-test.1.sm_70.ptx:4205) bra.uni BB0_200;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6680 (cutlass-test.1.sm_70.ptx:4208) ld.global.u32 %r1758, [%rd55+128];
GPGPU-Sim PTX: 314 (potential) branch divergence @  PC=0x6690 (cutlass-test.1.sm_70.ptx:4212) @!%p271 bra BB0_203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66a8 (cutlass-test.1.sm_70.ptx:4219) and.pred %p274, %p66, %p263;
GPGPU-Sim PTX: 315 (potential) branch divergence @  PC=0x6698 (cutlass-test.1.sm_70.ptx:4213) bra.uni BB0_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66a0 (cutlass-test.1.sm_70.ptx:4216) ld.global.u32 %r1759, [%rd55+256];
GPGPU-Sim PTX: 316 (potential) branch divergence @  PC=0x66b0 (cutlass-test.1.sm_70.ptx:4220) @!%p274 bra BB0_205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66c8 (cutlass-test.1.sm_70.ptx:4227) add.s64 %rd56, %rd54, %rd22;
GPGPU-Sim PTX: 317 (potential) branch divergence @  PC=0x66b8 (cutlass-test.1.sm_70.ptx:4221) bra.uni BB0_204;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66c0 (cutlass-test.1.sm_70.ptx:4224) ld.global.u32 %r1760, [%rd55+384];
GPGPU-Sim PTX: 318 (potential) branch divergence @  PC=0x6810 (cutlass-test.1.sm_70.ptx:4268) @!%p277 bra BB0_207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6828 (cutlass-test.1.sm_70.ptx:4275) and.pred %p280, %p61, %p275;
GPGPU-Sim PTX: 319 (potential) branch divergence @  PC=0x6818 (cutlass-test.1.sm_70.ptx:4269) bra.uni BB0_206;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6820 (cutlass-test.1.sm_70.ptx:4272) st.global.f32 [%rd52], %f163;
GPGPU-Sim PTX: 320 (potential) branch divergence @  PC=0x6830 (cutlass-test.1.sm_70.ptx:4276) @!%p280 bra BB0_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6858 (cutlass-test.1.sm_70.ptx:4285) and.pred %p283, %p63, %p275;
GPGPU-Sim PTX: 321 (potential) branch divergence @  PC=0x6838 (cutlass-test.1.sm_70.ptx:4277) bra.uni BB0_208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6840 (cutlass-test.1.sm_70.ptx:4280) shl.b64 %rd255, %rd51, 2;
GPGPU-Sim PTX: 322 (potential) branch divergence @  PC=0x6860 (cutlass-test.1.sm_70.ptx:4286) @!%p283 bra BB0_211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6888 (cutlass-test.1.sm_70.ptx:4295) and.pred %p286, %p66, %p275;
GPGPU-Sim PTX: 323 (potential) branch divergence @  PC=0x6868 (cutlass-test.1.sm_70.ptx:4287) bra.uni BB0_210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6870 (cutlass-test.1.sm_70.ptx:4290) shl.b64 %rd257, %rd51, 2;
GPGPU-Sim PTX: 324 (potential) branch divergence @  PC=0x6890 (cutlass-test.1.sm_70.ptx:4296) @!%p286 bra BB0_213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68b8 (cutlass-test.1.sm_70.ptx:4305) add.s64 %rd57, %rd51, %rd24;
GPGPU-Sim PTX: 325 (potential) branch divergence @  PC=0x6898 (cutlass-test.1.sm_70.ptx:4297) bra.uni BB0_212;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68a0 (cutlass-test.1.sm_70.ptx:4300) shl.b64 %rd259, %rd51, 2;
GPGPU-Sim PTX: 326 (potential) branch divergence @  PC=0x68e8 (cutlass-test.1.sm_70.ptx:4311) @!%p289 bra BB0_215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6900 (cutlass-test.1.sm_70.ptx:4318) and.pred %p292, %p61, %p288;
GPGPU-Sim PTX: 327 (potential) branch divergence @  PC=0x68f0 (cutlass-test.1.sm_70.ptx:4312) bra.uni BB0_214;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68f8 (cutlass-test.1.sm_70.ptx:4315) st.global.f32 [%rd58], %f167;
GPGPU-Sim PTX: 328 (potential) branch divergence @  PC=0x6908 (cutlass-test.1.sm_70.ptx:4319) @!%p292 bra BB0_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6928 (cutlass-test.1.sm_70.ptx:4327) and.pred %p295, %p63, %p288;
GPGPU-Sim PTX: 329 (potential) branch divergence @  PC=0x6910 (cutlass-test.1.sm_70.ptx:4320) bra.uni BB0_216;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6918 (cutlass-test.1.sm_70.ptx:4323) add.s64 %rd263, %rd261, %rd4;
GPGPU-Sim PTX: 330 (potential) branch divergence @  PC=0x6930 (cutlass-test.1.sm_70.ptx:4328) @!%p295 bra BB0_219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6950 (cutlass-test.1.sm_70.ptx:4336) and.pred %p298, %p66, %p288;
GPGPU-Sim PTX: 331 (potential) branch divergence @  PC=0x6938 (cutlass-test.1.sm_70.ptx:4329) bra.uni BB0_218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6940 (cutlass-test.1.sm_70.ptx:4332) add.s64 %rd265, %rd261, %rd4;
GPGPU-Sim PTX: 332 (potential) branch divergence @  PC=0x6958 (cutlass-test.1.sm_70.ptx:4337) @!%p298 bra BB0_221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6978 (cutlass-test.1.sm_70.ptx:4345) shl.b64 %rd269, %rd56, 2;
GPGPU-Sim PTX: 333 (potential) branch divergence @  PC=0x6960 (cutlass-test.1.sm_70.ptx:4338) bra.uni BB0_220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6968 (cutlass-test.1.sm_70.ptx:4341) add.s64 %rd267, %rd261, %rd4;
GPGPU-Sim PTX: 334 (potential) branch divergence @  PC=0x69b8 (cutlass-test.1.sm_70.ptx:4353) @!%p301 bra BB0_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69d0 (cutlass-test.1.sm_70.ptx:4360) and.pred %p304, %p61, %p300;
GPGPU-Sim PTX: 335 (potential) branch divergence @  PC=0x69c0 (cutlass-test.1.sm_70.ptx:4354) bra.uni BB0_222;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (cutlass-test.1.sm_70.ptx:4357) ld.global.u32 %r1753, [%rd59];
GPGPU-Sim PTX: 336 (potential) branch divergence @  PC=0x69d8 (cutlass-test.1.sm_70.ptx:4361) @!%p304 bra BB0_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69f0 (cutlass-test.1.sm_70.ptx:4368) and.pred %p307, %p63, %p300;
GPGPU-Sim PTX: 337 (potential) branch divergence @  PC=0x69e0 (cutlass-test.1.sm_70.ptx:4362) bra.uni BB0_224;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69e8 (cutlass-test.1.sm_70.ptx:4365) ld.global.u32 %r1754, [%rd59+128];
GPGPU-Sim PTX: 338 (potential) branch divergence @  PC=0x69f8 (cutlass-test.1.sm_70.ptx:4369) @!%p307 bra BB0_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a10 (cutlass-test.1.sm_70.ptx:4376) and.pred %p310, %p66, %p300;
GPGPU-Sim PTX: 339 (potential) branch divergence @  PC=0x6a00 (cutlass-test.1.sm_70.ptx:4370) bra.uni BB0_226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a08 (cutlass-test.1.sm_70.ptx:4373) ld.global.u32 %r1755, [%rd59+256];
GPGPU-Sim PTX: 340 (potential) branch divergence @  PC=0x6a18 (cutlass-test.1.sm_70.ptx:4377) @!%p310 bra BB0_229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a30 (cutlass-test.1.sm_70.ptx:4384) add.s64 %rd62, %rd56, %rd19;
GPGPU-Sim PTX: 341 (potential) branch divergence @  PC=0x6a20 (cutlass-test.1.sm_70.ptx:4378) bra.uni BB0_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a28 (cutlass-test.1.sm_70.ptx:4381) ld.global.u32 %r1756, [%rd59+384];
GPGPU-Sim PTX: 342 (potential) branch divergence @  PC=0x6a60 (cutlass-test.1.sm_70.ptx:4390) @!%p313 bra BB0_231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a78 (cutlass-test.1.sm_70.ptx:4397) and.pred %p316, %p61, %p311;
GPGPU-Sim PTX: 343 (potential) branch divergence @  PC=0x6a68 (cutlass-test.1.sm_70.ptx:4391) bra.uni BB0_230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a70 (cutlass-test.1.sm_70.ptx:4394) ld.global.u32 %r1757, [%rd63];
GPGPU-Sim PTX: 344 (potential) branch divergence @  PC=0x6a80 (cutlass-test.1.sm_70.ptx:4398) @!%p316 bra BB0_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a98 (cutlass-test.1.sm_70.ptx:4405) and.pred %p319, %p63, %p311;
GPGPU-Sim PTX: 345 (potential) branch divergence @  PC=0x6a88 (cutlass-test.1.sm_70.ptx:4399) bra.uni BB0_232;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a90 (cutlass-test.1.sm_70.ptx:4402) ld.global.u32 %r1758, [%rd63+128];
GPGPU-Sim PTX: 346 (potential) branch divergence @  PC=0x6aa0 (cutlass-test.1.sm_70.ptx:4406) @!%p319 bra BB0_235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ab8 (cutlass-test.1.sm_70.ptx:4413) and.pred %p322, %p66, %p311;
GPGPU-Sim PTX: 347 (potential) branch divergence @  PC=0x6aa8 (cutlass-test.1.sm_70.ptx:4407) bra.uni BB0_234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ab0 (cutlass-test.1.sm_70.ptx:4410) ld.global.u32 %r1759, [%rd63+256];
GPGPU-Sim PTX: 348 (potential) branch divergence @  PC=0x6ac0 (cutlass-test.1.sm_70.ptx:4414) @!%p322 bra BB0_237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ad8 (cutlass-test.1.sm_70.ptx:4421) add.s64 %rd64, %rd62, %rd22;
GPGPU-Sim PTX: 349 (potential) branch divergence @  PC=0x6ac8 (cutlass-test.1.sm_70.ptx:4415) bra.uni BB0_236;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ad0 (cutlass-test.1.sm_70.ptx:4418) ld.global.u32 %r1760, [%rd63+384];
GPGPU-Sim PTX: 350 (potential) branch divergence @  PC=0x6c20 (cutlass-test.1.sm_70.ptx:4462) @!%p325 bra BB0_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c38 (cutlass-test.1.sm_70.ptx:4469) and.pred %p328, %p61, %p323;
GPGPU-Sim PTX: 351 (potential) branch divergence @  PC=0x6c28 (cutlass-test.1.sm_70.ptx:4463) bra.uni BB0_238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c30 (cutlass-test.1.sm_70.ptx:4466) st.global.f32 [%rd61], %f171;
GPGPU-Sim PTX: 352 (potential) branch divergence @  PC=0x6c40 (cutlass-test.1.sm_70.ptx:4470) @!%p328 bra BB0_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c60 (cutlass-test.1.sm_70.ptx:4478) and.pred %p331, %p63, %p323;
GPGPU-Sim PTX: 353 (potential) branch divergence @  PC=0x6c48 (cutlass-test.1.sm_70.ptx:4471) bra.uni BB0_240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c50 (cutlass-test.1.sm_70.ptx:4474) add.s64 %rd274, %rd270, %rd4;
GPGPU-Sim PTX: 354 (potential) branch divergence @  PC=0x6c68 (cutlass-test.1.sm_70.ptx:4479) @!%p331 bra BB0_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c88 (cutlass-test.1.sm_70.ptx:4487) and.pred %p334, %p66, %p323;
GPGPU-Sim PTX: 355 (potential) branch divergence @  PC=0x6c70 (cutlass-test.1.sm_70.ptx:4480) bra.uni BB0_242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c78 (cutlass-test.1.sm_70.ptx:4483) add.s64 %rd276, %rd270, %rd4;
GPGPU-Sim PTX: 356 (potential) branch divergence @  PC=0x6c90 (cutlass-test.1.sm_70.ptx:4488) @!%p334 bra BB0_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cb0 (cutlass-test.1.sm_70.ptx:4496) add.s64 %rd65, %rd60, %rd24;
GPGPU-Sim PTX: 357 (potential) branch divergence @  PC=0x6c98 (cutlass-test.1.sm_70.ptx:4489) bra.uni BB0_244;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ca0 (cutlass-test.1.sm_70.ptx:4492) add.s64 %rd278, %rd270, %rd4;
GPGPU-Sim PTX: 358 (potential) branch divergence @  PC=0x6ce0 (cutlass-test.1.sm_70.ptx:4502) @!%p337 bra BB0_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cf8 (cutlass-test.1.sm_70.ptx:4509) and.pred %p340, %p61, %p336;
GPGPU-Sim PTX: 359 (potential) branch divergence @  PC=0x6ce8 (cutlass-test.1.sm_70.ptx:4503) bra.uni BB0_246;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cf0 (cutlass-test.1.sm_70.ptx:4506) st.global.f32 [%rd66], %f175;
GPGPU-Sim PTX: 360 (potential) branch divergence @  PC=0x6d00 (cutlass-test.1.sm_70.ptx:4510) @!%p340 bra BB0_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d20 (cutlass-test.1.sm_70.ptx:4518) and.pred %p343, %p63, %p336;
GPGPU-Sim PTX: 361 (potential) branch divergence @  PC=0x6d08 (cutlass-test.1.sm_70.ptx:4511) bra.uni BB0_248;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d10 (cutlass-test.1.sm_70.ptx:4514) add.s64 %rd281, %rd279, %rd4;
GPGPU-Sim PTX: 362 (potential) branch divergence @  PC=0x6d28 (cutlass-test.1.sm_70.ptx:4519) @!%p343 bra BB0_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d48 (cutlass-test.1.sm_70.ptx:4527) and.pred %p346, %p66, %p336;
GPGPU-Sim PTX: 363 (potential) branch divergence @  PC=0x6d30 (cutlass-test.1.sm_70.ptx:4520) bra.uni BB0_250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (cutlass-test.1.sm_70.ptx:4523) add.s64 %rd283, %rd279, %rd4;
GPGPU-Sim PTX: 364 (potential) branch divergence @  PC=0x6d50 (cutlass-test.1.sm_70.ptx:4528) @!%p346 bra BB0_253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d70 (cutlass-test.1.sm_70.ptx:4536) shl.b64 %rd287, %rd64, 2;
GPGPU-Sim PTX: 365 (potential) branch divergence @  PC=0x6d58 (cutlass-test.1.sm_70.ptx:4529) bra.uni BB0_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d60 (cutlass-test.1.sm_70.ptx:4532) add.s64 %rd285, %rd279, %rd4;
GPGPU-Sim PTX: 366 (potential) branch divergence @  PC=0x6db0 (cutlass-test.1.sm_70.ptx:4544) @!%p349 bra BB0_255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6dc8 (cutlass-test.1.sm_70.ptx:4551) and.pred %p352, %p61, %p348;
GPGPU-Sim PTX: 367 (potential) branch divergence @  PC=0x6db8 (cutlass-test.1.sm_70.ptx:4545) bra.uni BB0_254;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6dc0 (cutlass-test.1.sm_70.ptx:4548) ld.global.u32 %r1753, [%rd67];
GPGPU-Sim PTX: 368 (potential) branch divergence @  PC=0x6dd0 (cutlass-test.1.sm_70.ptx:4552) @!%p352 bra BB0_257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6de8 (cutlass-test.1.sm_70.ptx:4559) and.pred %p355, %p63, %p348;
GPGPU-Sim PTX: 369 (potential) branch divergence @  PC=0x6dd8 (cutlass-test.1.sm_70.ptx:4553) bra.uni BB0_256;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6de0 (cutlass-test.1.sm_70.ptx:4556) ld.global.u32 %r1754, [%rd67+128];
GPGPU-Sim PTX: 370 (potential) branch divergence @  PC=0x6df0 (cutlass-test.1.sm_70.ptx:4560) @!%p355 bra BB0_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e08 (cutlass-test.1.sm_70.ptx:4567) and.pred %p358, %p66, %p348;
GPGPU-Sim PTX: 371 (potential) branch divergence @  PC=0x6df8 (cutlass-test.1.sm_70.ptx:4561) bra.uni BB0_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e00 (cutlass-test.1.sm_70.ptx:4564) ld.global.u32 %r1755, [%rd67+256];
GPGPU-Sim PTX: 372 (potential) branch divergence @  PC=0x6e10 (cutlass-test.1.sm_70.ptx:4568) @!%p358 bra BB0_261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e28 (cutlass-test.1.sm_70.ptx:4575) add.s64 %rd70, %rd64, %rd19;
GPGPU-Sim PTX: 373 (potential) branch divergence @  PC=0x6e18 (cutlass-test.1.sm_70.ptx:4569) bra.uni BB0_260;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e20 (cutlass-test.1.sm_70.ptx:4572) ld.global.u32 %r1756, [%rd67+384];
GPGPU-Sim PTX: 374 (potential) branch divergence @  PC=0x6e58 (cutlass-test.1.sm_70.ptx:4581) @!%p361 bra BB0_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e70 (cutlass-test.1.sm_70.ptx:4588) and.pred %p364, %p61, %p359;
GPGPU-Sim PTX: 375 (potential) branch divergence @  PC=0x6e60 (cutlass-test.1.sm_70.ptx:4582) bra.uni BB0_262;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e68 (cutlass-test.1.sm_70.ptx:4585) ld.global.u32 %r1757, [%rd71];
GPGPU-Sim PTX: 376 (potential) branch divergence @  PC=0x6e78 (cutlass-test.1.sm_70.ptx:4589) @!%p364 bra BB0_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e90 (cutlass-test.1.sm_70.ptx:4596) and.pred %p367, %p63, %p359;
GPGPU-Sim PTX: 377 (potential) branch divergence @  PC=0x6e80 (cutlass-test.1.sm_70.ptx:4590) bra.uni BB0_264;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e88 (cutlass-test.1.sm_70.ptx:4593) ld.global.u32 %r1758, [%rd71+128];
GPGPU-Sim PTX: 378 (potential) branch divergence @  PC=0x6e98 (cutlass-test.1.sm_70.ptx:4597) @!%p367 bra BB0_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6eb0 (cutlass-test.1.sm_70.ptx:4604) and.pred %p370, %p66, %p359;
GPGPU-Sim PTX: 379 (potential) branch divergence @  PC=0x6ea0 (cutlass-test.1.sm_70.ptx:4598) bra.uni BB0_266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (cutlass-test.1.sm_70.ptx:4601) ld.global.u32 %r1759, [%rd71+256];
GPGPU-Sim PTX: 380 (potential) branch divergence @  PC=0x6eb8 (cutlass-test.1.sm_70.ptx:4605) @!%p370 bra BB0_269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ed0 (cutlass-test.1.sm_70.ptx:4612) add.s64 %rd72, %rd70, %rd22;
GPGPU-Sim PTX: 381 (potential) branch divergence @  PC=0x6ec0 (cutlass-test.1.sm_70.ptx:4606) bra.uni BB0_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ec8 (cutlass-test.1.sm_70.ptx:4609) ld.global.u32 %r1760, [%rd71+384];
GPGPU-Sim PTX: 382 (potential) branch divergence @  PC=0x7018 (cutlass-test.1.sm_70.ptx:4653) @!%p373 bra BB0_271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7030 (cutlass-test.1.sm_70.ptx:4660) and.pred %p376, %p61, %p371;
GPGPU-Sim PTX: 383 (potential) branch divergence @  PC=0x7020 (cutlass-test.1.sm_70.ptx:4654) bra.uni BB0_270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7028 (cutlass-test.1.sm_70.ptx:4657) st.global.f32 [%rd69], %f179;
GPGPU-Sim PTX: 384 (potential) branch divergence @  PC=0x7038 (cutlass-test.1.sm_70.ptx:4661) @!%p376 bra BB0_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7058 (cutlass-test.1.sm_70.ptx:4669) and.pred %p379, %p63, %p371;
GPGPU-Sim PTX: 385 (potential) branch divergence @  PC=0x7040 (cutlass-test.1.sm_70.ptx:4662) bra.uni BB0_272;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7048 (cutlass-test.1.sm_70.ptx:4665) add.s64 %rd292, %rd288, %rd4;
GPGPU-Sim PTX: 386 (potential) branch divergence @  PC=0x7060 (cutlass-test.1.sm_70.ptx:4670) @!%p379 bra BB0_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7080 (cutlass-test.1.sm_70.ptx:4678) and.pred %p382, %p66, %p371;
GPGPU-Sim PTX: 387 (potential) branch divergence @  PC=0x7068 (cutlass-test.1.sm_70.ptx:4671) bra.uni BB0_274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7070 (cutlass-test.1.sm_70.ptx:4674) add.s64 %rd294, %rd288, %rd4;
GPGPU-Sim PTX: 388 (potential) branch divergence @  PC=0x7088 (cutlass-test.1.sm_70.ptx:4679) @!%p382 bra BB0_277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a8 (cutlass-test.1.sm_70.ptx:4687) add.s64 %rd73, %rd68, %rd24;
GPGPU-Sim PTX: 389 (potential) branch divergence @  PC=0x7090 (cutlass-test.1.sm_70.ptx:4680) bra.uni BB0_276;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7098 (cutlass-test.1.sm_70.ptx:4683) add.s64 %rd296, %rd288, %rd4;
GPGPU-Sim PTX: 390 (potential) branch divergence @  PC=0x70d8 (cutlass-test.1.sm_70.ptx:4693) @!%p385 bra BB0_279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70f0 (cutlass-test.1.sm_70.ptx:4700) and.pred %p388, %p61, %p384;
GPGPU-Sim PTX: 391 (potential) branch divergence @  PC=0x70e0 (cutlass-test.1.sm_70.ptx:4694) bra.uni BB0_278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70e8 (cutlass-test.1.sm_70.ptx:4697) st.global.f32 [%rd74], %f183;
GPGPU-Sim PTX: 392 (potential) branch divergence @  PC=0x70f8 (cutlass-test.1.sm_70.ptx:4701) @!%p388 bra BB0_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7118 (cutlass-test.1.sm_70.ptx:4709) and.pred %p391, %p63, %p384;
GPGPU-Sim PTX: 393 (potential) branch divergence @  PC=0x7100 (cutlass-test.1.sm_70.ptx:4702) bra.uni BB0_280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7108 (cutlass-test.1.sm_70.ptx:4705) add.s64 %rd299, %rd297, %rd4;
GPGPU-Sim PTX: 394 (potential) branch divergence @  PC=0x7120 (cutlass-test.1.sm_70.ptx:4710) @!%p391 bra BB0_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7140 (cutlass-test.1.sm_70.ptx:4718) and.pred %p394, %p66, %p384;
GPGPU-Sim PTX: 395 (potential) branch divergence @  PC=0x7128 (cutlass-test.1.sm_70.ptx:4711) bra.uni BB0_282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7130 (cutlass-test.1.sm_70.ptx:4714) add.s64 %rd301, %rd297, %rd4;
GPGPU-Sim PTX: 396 (potential) branch divergence @  PC=0x7148 (cutlass-test.1.sm_70.ptx:4719) @!%p394 bra BB0_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7168 (cutlass-test.1.sm_70.ptx:4727) shl.b64 %rd305, %rd72, 2;
GPGPU-Sim PTX: 397 (potential) branch divergence @  PC=0x7150 (cutlass-test.1.sm_70.ptx:4720) bra.uni BB0_284;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7158 (cutlass-test.1.sm_70.ptx:4723) add.s64 %rd303, %rd297, %rd4;
GPGPU-Sim PTX: 398 (potential) branch divergence @  PC=0x71a8 (cutlass-test.1.sm_70.ptx:4735) @!%p397 bra BB0_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71c0 (cutlass-test.1.sm_70.ptx:4742) and.pred %p400, %p61, %p396;
GPGPU-Sim PTX: 399 (potential) branch divergence @  PC=0x71b0 (cutlass-test.1.sm_70.ptx:4736) bra.uni BB0_286;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71b8 (cutlass-test.1.sm_70.ptx:4739) ld.global.u32 %r1753, [%rd75];
GPGPU-Sim PTX: 400 (potential) branch divergence @  PC=0x71c8 (cutlass-test.1.sm_70.ptx:4743) @!%p400 bra BB0_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71e0 (cutlass-test.1.sm_70.ptx:4750) and.pred %p403, %p63, %p396;
GPGPU-Sim PTX: 401 (potential) branch divergence @  PC=0x71d0 (cutlass-test.1.sm_70.ptx:4744) bra.uni BB0_288;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71d8 (cutlass-test.1.sm_70.ptx:4747) ld.global.u32 %r1754, [%rd75+128];
GPGPU-Sim PTX: 402 (potential) branch divergence @  PC=0x71e8 (cutlass-test.1.sm_70.ptx:4751) @!%p403 bra BB0_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7200 (cutlass-test.1.sm_70.ptx:4758) and.pred %p406, %p66, %p396;
GPGPU-Sim PTX: 403 (potential) branch divergence @  PC=0x71f0 (cutlass-test.1.sm_70.ptx:4752) bra.uni BB0_290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71f8 (cutlass-test.1.sm_70.ptx:4755) ld.global.u32 %r1755, [%rd75+256];
GPGPU-Sim PTX: 404 (potential) branch divergence @  PC=0x7208 (cutlass-test.1.sm_70.ptx:4759) @!%p406 bra BB0_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7220 (cutlass-test.1.sm_70.ptx:4766) add.s64 %rd308, %rd72, %rd19;
GPGPU-Sim PTX: 405 (potential) branch divergence @  PC=0x7210 (cutlass-test.1.sm_70.ptx:4760) bra.uni BB0_292;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7218 (cutlass-test.1.sm_70.ptx:4763) ld.global.u32 %r1756, [%rd75+384];
GPGPU-Sim PTX: 406 (potential) branch divergence @  PC=0x7250 (cutlass-test.1.sm_70.ptx:4772) @!%p409 bra BB0_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7268 (cutlass-test.1.sm_70.ptx:4779) and.pred %p412, %p61, %p407;
GPGPU-Sim PTX: 407 (potential) branch divergence @  PC=0x7258 (cutlass-test.1.sm_70.ptx:4773) bra.uni BB0_294;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7260 (cutlass-test.1.sm_70.ptx:4776) ld.global.u32 %r1757, [%rd78];
GPGPU-Sim PTX: 408 (potential) branch divergence @  PC=0x7270 (cutlass-test.1.sm_70.ptx:4780) @!%p412 bra BB0_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7288 (cutlass-test.1.sm_70.ptx:4787) and.pred %p415, %p63, %p407;
GPGPU-Sim PTX: 409 (potential) branch divergence @  PC=0x7278 (cutlass-test.1.sm_70.ptx:4781) bra.uni BB0_296;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7280 (cutlass-test.1.sm_70.ptx:4784) ld.global.u32 %r1758, [%rd78+128];
GPGPU-Sim PTX: 410 (potential) branch divergence @  PC=0x7290 (cutlass-test.1.sm_70.ptx:4788) @!%p415 bra BB0_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72a8 (cutlass-test.1.sm_70.ptx:4795) and.pred %p418, %p66, %p407;
GPGPU-Sim PTX: 411 (potential) branch divergence @  PC=0x7298 (cutlass-test.1.sm_70.ptx:4789) bra.uni BB0_298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72a0 (cutlass-test.1.sm_70.ptx:4792) ld.global.u32 %r1759, [%rd78+256];
GPGPU-Sim PTX: 412 (potential) branch divergence @  PC=0x72b0 (cutlass-test.1.sm_70.ptx:4796) @!%p418 bra BB0_301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72c8 (cutlass-test.1.sm_70.ptx:4803) bar.sync 0;
GPGPU-Sim PTX: 413 (potential) branch divergence @  PC=0x72b8 (cutlass-test.1.sm_70.ptx:4797) bra.uni BB0_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72c0 (cutlass-test.1.sm_70.ptx:4800) ld.global.u32 %r1760, [%rd78+384];
GPGPU-Sim PTX: 414 (potential) branch divergence @  PC=0x7400 (cutlass-test.1.sm_70.ptx:4842) @!%p421 bra BB0_303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (cutlass-test.1.sm_70.ptx:4849) and.pred %p424, %p61, %p419;
GPGPU-Sim PTX: 415 (potential) branch divergence @  PC=0x7408 (cutlass-test.1.sm_70.ptx:4843) bra.uni BB0_302;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7410 (cutlass-test.1.sm_70.ptx:4846) st.global.f32 [%rd77], %f187;
GPGPU-Sim PTX: 416 (potential) branch divergence @  PC=0x7420 (cutlass-test.1.sm_70.ptx:4850) @!%p424 bra BB0_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7440 (cutlass-test.1.sm_70.ptx:4858) and.pred %p427, %p63, %p419;
GPGPU-Sim PTX: 417 (potential) branch divergence @  PC=0x7428 (cutlass-test.1.sm_70.ptx:4851) bra.uni BB0_304;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7430 (cutlass-test.1.sm_70.ptx:4854) add.s64 %rd311, %rd306, %rd4;
GPGPU-Sim PTX: 418 (potential) branch divergence @  PC=0x7448 (cutlass-test.1.sm_70.ptx:4859) @!%p427 bra BB0_307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7468 (cutlass-test.1.sm_70.ptx:4867) and.pred %p430, %p66, %p419;
GPGPU-Sim PTX: 419 (potential) branch divergence @  PC=0x7450 (cutlass-test.1.sm_70.ptx:4860) bra.uni BB0_306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7458 (cutlass-test.1.sm_70.ptx:4863) add.s64 %rd313, %rd306, %rd4;
GPGPU-Sim PTX: 420 (potential) branch divergence @  PC=0x7470 (cutlass-test.1.sm_70.ptx:4868) @!%p430 bra BB0_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7490 (cutlass-test.1.sm_70.ptx:4876) add.s64 %rd79, %rd76, %rd24;
GPGPU-Sim PTX: 421 (potential) branch divergence @  PC=0x7478 (cutlass-test.1.sm_70.ptx:4869) bra.uni BB0_308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7480 (cutlass-test.1.sm_70.ptx:4872) add.s64 %rd315, %rd306, %rd4;
GPGPU-Sim PTX: 422 (potential) branch divergence @  PC=0x74c0 (cutlass-test.1.sm_70.ptx:4882) @!%p433 bra BB0_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x74d8 (cutlass-test.1.sm_70.ptx:4889) and.pred %p436, %p61, %p432;
GPGPU-Sim PTX: 423 (potential) branch divergence @  PC=0x74c8 (cutlass-test.1.sm_70.ptx:4883) bra.uni BB0_310;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x74d0 (cutlass-test.1.sm_70.ptx:4886) st.global.f32 [%rd80], %f191;
GPGPU-Sim PTX: 424 (potential) branch divergence @  PC=0x74e0 (cutlass-test.1.sm_70.ptx:4890) @!%p436 bra BB0_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7500 (cutlass-test.1.sm_70.ptx:4898) and.pred %p439, %p63, %p432;
GPGPU-Sim PTX: 425 (potential) branch divergence @  PC=0x74e8 (cutlass-test.1.sm_70.ptx:4891) bra.uni BB0_312;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x74f0 (cutlass-test.1.sm_70.ptx:4894) add.s64 %rd318, %rd316, %rd4;
GPGPU-Sim PTX: 426 (potential) branch divergence @  PC=0x7508 (cutlass-test.1.sm_70.ptx:4899) @!%p439 bra BB0_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7528 (cutlass-test.1.sm_70.ptx:4907) and.pred %p442, %p66, %p432;
GPGPU-Sim PTX: 427 (potential) branch divergence @  PC=0x7510 (cutlass-test.1.sm_70.ptx:4900) bra.uni BB0_314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7518 (cutlass-test.1.sm_70.ptx:4903) add.s64 %rd320, %rd316, %rd4;
GPGPU-Sim PTX: 428 (potential) branch divergence @  PC=0x7530 (cutlass-test.1.sm_70.ptx:4908) @!%p442 bra BB0_453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7550 (cutlass-test.1.sm_70.ptx:4916) ret;
GPGPU-Sim PTX: 429 (potential) branch divergence @  PC=0x7538 (cutlass-test.1.sm_70.ptx:4909) bra.uni BB0_316;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7540 (cutlass-test.1.sm_70.ptx:4912) add.s64 %rd322, %rd316, %rd4;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (8,4,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 0, limited by: regs
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
GPGPU-Sim uArch: ERROR ** Kernel requires more resources than shader has.
GPGPU-Sim uArch: gpgpu_ignore_resources_limitation is set, ignore the ERROR!
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11SgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi128ELi128ELi1EEENS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11SgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 40165
gpu_sim_insn = 12836864
gpu_ipc =     319.6032
gpu_tot_sim_cycle = 40165
gpu_tot_sim_insn = 12836864
gpu_tot_ipc =     319.6032
gpu_tot_issued_cta = 32
gpu_occupancy = 24.9813% 
gpu_tot_occupancy = 24.9813% 
max_total_param_size = 0
gpu_stall_dramfull = 168
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9296
partiton_level_parallism_total  =       1.9296
partiton_level_parallism_util =       5.1192
partiton_level_parallism_util_total  =       5.1192
L2_BW  =      99.8528 GB/Sec
L2_BW_total  =      99.8528 GB/Sec
gpu_total_sim_rate=329150

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 212480
	L1I_total_cache_misses = 28672
	L1I_total_cache_miss_rate = 0.1349
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4608
	L1C_total_cache_misses = 1392
	L1C_total_cache_miss_rate = 0.3021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 17808
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1392
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 17808
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 183808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 212480

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_ENRTY_FAIL] = 17808
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1702, 1703, 1703, 1703, 1705, 1703, 1706, 1703, 
gpgpu_n_tot_thrd_icount = 13459456
gpgpu_n_tot_w_icount = 420608
gpgpu_n_stall_shd_mem = 85392
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 65536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 192
gpgpu_n_load_insn  = 65536
gpgpu_n_store_insn = 524288
gpgpu_n_shmem_insn = 983040
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 147456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 17808
gpgpu_stall_shd_mem[c_mem][resource_stall] = 17808
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 55296
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:77334	W0_Idle:1889264	W0_Scoreboard:191443	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:420608
single_issue_nums: WS0:194620	WS1:194458	
dual_issue_nums: WS0:7842	WS1:7923	
traffic_breakdown_coretomem[CONST_ACC_R] = 1536 {8:192,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2621440 {40:65536,}
traffic_breakdown_coretomem[INST_ACC_R] = 28672 {8:3584,}
traffic_breakdown_memtocore[CONST_ACC_R] = 15360 {40:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 524288 {8:65536,}
traffic_breakdown_memtocore[INST_ACC_R] = 573440 {40:14336,}
maxmflatency = 488 
max_icnt2mem_latency = 356 
maxmrqlatency = 21 
max_icnt2sh_latency = 100 
averagemflatency = 203 
avg_icnt2mem_latency = 74 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:294 	87 	0 	66 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	60161 	13951 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5173 	8927 	11485 	17725 	21417 	11884 	893 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51074 	20186 	2051 	730 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      7000      1206         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1650      2114         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2497      2956         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3362      3726         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4143      4580         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      4927      5279         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5653      6020         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6304      6628         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6963     13298         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     13646     13985         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     14321     14656         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     15045      7267         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 460/26 = 17.692308
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        22         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        22         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        12        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 460
min_bank_accesses = 0!
chip skew: 46/28 = 1.64
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6454      6704    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       7275      8093    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5925      6490    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7462      8427    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6147      6467    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7414      8143    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       5897      6268    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       7508      8168    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       6056      8405    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       7216     10012    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       7797     11120    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      12225     10219    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        432       372       269       334       404       357       295       354       423       363       449       359       415       363       453       361
dram[1]:        383       478       359       410       362       385       364       431       362       392       386       392       381       378       376       370
dram[2]:        312       333       283       295       281       315       278       320       257       315       282       328       253       324       272       337
dram[3]:        418       486       396       383       394       399       399       402       370       417       416       427       378       417       371       385
dram[4]:        394       386       381       351       370       346       367       363       407       373       387       362       412       396       387       337
dram[5]:        466       488       363       387       340       428       362       397       341       379       382       400       350       372       376       386
dram[6]:        307       336       307       315       348       295       344       315       378       309       376       341       385       341       274       326
dram[7]:        477       483       452       468       418       443       444       480       468       453       456       471       482       420       469       466
dram[8]:        348       362       243       343       326       361       265       345       349       363       313       346       351       362       312       370
dram[9]:        428       481       433       380       408       391       428       385       416       393       432       395       413       393       382       378
dram[10]:        412       331       256       295       371       315       248       306       395       330       392       302       402       320       352       311
dram[11]:        400       487       351       379       344       417       363       418       358       428       366       431       359       429       370       408
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=70861 n_nop=70807 n_act=5 n_pre=3 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001298
n_activity=508 dram_eff=0.1811
bk0: 24a 70732i bk1: 22a 70767i bk2: 0a 70857i bk3: 0a 70858i bk4: 0a 70859i bk5: 0a 70860i bk6: 0a 70860i bk7: 0a 70860i bk8: 0a 70861i bk9: 0a 70861i bk10: 0a 70862i bk11: 0a 70862i bk12: 0a 70862i bk13: 0a 70863i bk14: 0a 70863i bk15: 0a 70863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001298 
total_CMD = 70861 
util_bw = 92 
Wasted_Col = 146 
Wasted_Row = 48 
Idle = 70575 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70861 
n_nop = 70807 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 46 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000649 
Either_Row_CoL_Bus_Util = 0.000762 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00472757
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=70861 n_nop=70809 n_act=4 n_pre=2 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001298
n_activity=466 dram_eff=0.1974
bk0: 24a 70768i bk1: 22a 70768i bk2: 0a 70858i bk3: 0a 70858i bk4: 0a 70859i bk5: 0a 70861i bk6: 0a 70861i bk7: 0a 70861i bk8: 0a 70861i bk9: 0a 70861i bk10: 0a 70861i bk11: 0a 70861i bk12: 0a 70861i bk13: 0a 70861i bk14: 0a 70862i bk15: 0a 70864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001298 
total_CMD = 70861 
util_bw = 92 
Wasted_Col = 130 
Wasted_Row = 32 
Idle = 70607 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70861 
n_nop = 70809 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 46 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.000649 
Either_Row_CoL_Bus_Util = 0.000734 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0038385
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=70861 n_nop=70819 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=312 dram_eff=0.2564
bk0: 20a 70804i bk1: 20a 70801i bk2: 0a 70860i bk3: 0a 70860i bk4: 0a 70860i bk5: 0a 70861i bk6: 0a 70861i bk7: 0a 70861i bk8: 0a 70861i bk9: 0a 70861i bk10: 0a 70861i bk11: 0a 70861i bk12: 0a 70861i bk13: 0a 70861i bk14: 0a 70861i bk15: 0a 70862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001129 
total_CMD = 70861 
util_bw = 80 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 70689 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70861 
n_nop = 70819 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000564 
Either_Row_CoL_Bus_Util = 0.000593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00207448
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=70861 n_nop=70819 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=312 dram_eff=0.2564
bk0: 20a 70805i bk1: 20a 70804i bk2: 0a 70860i bk3: 0a 70860i bk4: 0a 70860i bk5: 0a 70861i bk6: 0a 70861i bk7: 0a 70861i bk8: 0a 70861i bk9: 0a 70861i bk10: 0a 70861i bk11: 0a 70861i bk12: 0a 70861i bk13: 0a 70861i bk14: 0a 70861i bk15: 0a 70862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001129 
total_CMD = 70861 
util_bw = 80 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 70689 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70861 
n_nop = 70819 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000564 
Either_Row_CoL_Bus_Util = 0.000593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0020886
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=70861 n_nop=70819 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=312 dram_eff=0.2564
bk0: 20a 70804i bk1: 20a 70803i bk2: 0a 70860i bk3: 0a 70860i bk4: 0a 70860i bk5: 0a 70861i bk6: 0a 70861i bk7: 0a 70861i bk8: 0a 70861i bk9: 0a 70861i bk10: 0a 70861i bk11: 0a 70861i bk12: 0a 70861i bk13: 0a 70861i bk14: 0a 70861i bk15: 0a 70862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001129 
total_CMD = 70861 
util_bw = 80 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 70689 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70861 
n_nop = 70819 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000564 
Either_Row_CoL_Bus_Util = 0.000593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0020886
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=70861 n_nop=70819 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=312 dram_eff=0.2564
bk0: 20a 70805i bk1: 20a 70802i bk2: 0a 70860i bk3: 0a 70860i bk4: 0a 70860i bk5: 0a 70861i bk6: 0a 70861i bk7: 0a 70861i bk8: 0a 70861i bk9: 0a 70861i bk10: 0a 70861i bk11: 0a 70861i bk12: 0a 70861i bk13: 0a 70861i bk14: 0a 70861i bk15: 0a 70862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001129 
total_CMD = 70861 
util_bw = 80 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 70689 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70861 
n_nop = 70819 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000564 
Either_Row_CoL_Bus_Util = 0.000593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0020886
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=70861 n_nop=70819 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=312 dram_eff=0.2564
bk0: 20a 70805i bk1: 20a 70804i bk2: 0a 70860i bk3: 0a 70860i bk4: 0a 70860i bk5: 0a 70861i bk6: 0a 70861i bk7: 0a 70861i bk8: 0a 70861i bk9: 0a 70861i bk10: 0a 70861i bk11: 0a 70861i bk12: 0a 70861i bk13: 0a 70861i bk14: 0a 70861i bk15: 0a 70862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001129 
total_CMD = 70861 
util_bw = 80 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 70689 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70861 
n_nop = 70819 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000564 
Either_Row_CoL_Bus_Util = 0.000593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00203215
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=70861 n_nop=70819 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001129
n_activity=312 dram_eff=0.2564
bk0: 20a 70805i bk1: 20a 70803i bk2: 0a 70860i bk3: 0a 70860i bk4: 0a 70860i bk5: 0a 70861i bk6: 0a 70861i bk7: 0a 70861i bk8: 0a 70861i bk9: 0a 70861i bk10: 0a 70861i bk11: 0a 70861i bk12: 0a 70861i bk13: 0a 70861i bk14: 0a 70861i bk15: 0a 70862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001129 
total_CMD = 70861 
util_bw = 80 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 70689 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70861 
n_nop = 70819 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000564 
Either_Row_CoL_Bus_Util = 0.000593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00201804
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=70861 n_nop=70823 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001016
n_activity=286 dram_eff=0.2517
bk0: 20a 70805i bk1: 16a 70812i bk2: 0a 70860i bk3: 0a 70860i bk4: 0a 70860i bk5: 0a 70860i bk6: 0a 70860i bk7: 0a 70860i bk8: 0a 70860i bk9: 0a 70861i bk10: 0a 70861i bk11: 0a 70862i bk12: 0a 70862i bk13: 0a 70862i bk14: 0a 70862i bk15: 0a 70862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001016 
total_CMD = 70861 
util_bw = 72 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 70703 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70861 
n_nop = 70823 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00201804
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=70861 n_nop=70823 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001016
n_activity=286 dram_eff=0.2517
bk0: 20a 70803i bk1: 16a 70812i bk2: 0a 70860i bk3: 0a 70860i bk4: 0a 70860i bk5: 0a 70861i bk6: 0a 70861i bk7: 0a 70861i bk8: 0a 70861i bk9: 0a 70861i bk10: 0a 70861i bk11: 0a 70861i bk12: 0a 70861i bk13: 0a 70861i bk14: 0a 70861i bk15: 0a 70862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001016 
total_CMD = 70861 
util_bw = 72 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 70703 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70861 
n_nop = 70823 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00204626
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=70861 n_nop=70831 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007903
n_activity=234 dram_eff=0.2393
bk0: 16a 70813i bk1: 12a 70820i bk2: 0a 70860i bk3: 0a 70860i bk4: 0a 70860i bk5: 0a 70861i bk6: 0a 70861i bk7: 0a 70861i bk8: 0a 70861i bk9: 0a 70861i bk10: 0a 70861i bk11: 0a 70861i bk12: 0a 70861i bk13: 0a 70861i bk14: 0a 70861i bk15: 0a 70862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000790 
total_CMD = 70861 
util_bw = 56 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 70731 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70861 
n_nop = 70831 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00182047
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=70861 n_nop=70831 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007903
n_activity=234 dram_eff=0.2393
bk0: 12a 70819i bk1: 16a 70811i bk2: 0a 70859i bk3: 0a 70860i bk4: 0a 70860i bk5: 0a 70860i bk6: 0a 70861i bk7: 0a 70861i bk8: 0a 70861i bk9: 0a 70861i bk10: 0a 70861i bk11: 0a 70861i bk12: 0a 70862i bk13: 0a 70862i bk14: 0a 70862i bk15: 0a 70862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000790 
total_CMD = 70861 
util_bw = 56 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 70731 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70861 
n_nop = 70831 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018628

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3836, Miss = 2756, Miss_rate = 0.718, Pending_hits = 492, Reservation_fails = 0
L2_cache_bank[1]: Access = 3772, Miss = 2754, Miss_rate = 0.730, Pending_hits = 407, Reservation_fails = 0
L2_cache_bank[2]: Access = 3836, Miss = 2756, Miss_rate = 0.718, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[3]: Access = 3772, Miss = 2754, Miss_rate = 0.730, Pending_hits = 437, Reservation_fails = 0
L2_cache_bank[4]: Access = 3708, Miss = 2752, Miss_rate = 0.742, Pending_hits = 413, Reservation_fails = 0
L2_cache_bank[5]: Access = 3708, Miss = 2752, Miss_rate = 0.742, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[6]: Access = 3708, Miss = 2752, Miss_rate = 0.742, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[7]: Access = 3708, Miss = 2752, Miss_rate = 0.742, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[8]: Access = 3704, Miss = 2748, Miss_rate = 0.742, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[9]: Access = 3704, Miss = 2748, Miss_rate = 0.742, Pending_hits = 377, Reservation_fails = 0
L2_cache_bank[10]: Access = 3704, Miss = 2748, Miss_rate = 0.742, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[11]: Access = 3704, Miss = 2748, Miss_rate = 0.742, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[12]: Access = 3704, Miss = 2748, Miss_rate = 0.742, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[13]: Access = 3704, Miss = 2748, Miss_rate = 0.742, Pending_hits = 370, Reservation_fails = 0
L2_cache_bank[14]: Access = 3704, Miss = 2748, Miss_rate = 0.742, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[15]: Access = 3704, Miss = 2748, Miss_rate = 0.742, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[16]: Access = 3724, Miss = 2752, Miss_rate = 0.739, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[17]: Access = 3596, Miss = 2748, Miss_rate = 0.764, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[18]: Access = 3724, Miss = 2752, Miss_rate = 0.739, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[19]: Access = 3596, Miss = 2748, Miss_rate = 0.764, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[20]: Access = 3596, Miss = 2748, Miss_rate = 0.764, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[21]: Access = 3468, Miss = 2744, Miss_rate = 0.791, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[22]: Access = 3468, Miss = 2744, Miss_rate = 0.791, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[23]: Access = 3596, Miss = 2748, Miss_rate = 0.764, Pending_hits = 239, Reservation_fails = 0
L2_total_cache_accesses = 88448
L2_total_cache_misses = 65996
L2_total_cache_miss_rate = 0.7462
L2_total_cache_pending_hits = 7415
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 372
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 8
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 49152
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6845
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7043
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 112
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 336
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=88448
icnt_total_pkts_simt_to_mem=77504
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 35.7358
	minimum = 5
	maximum = 354
Network latency average = 33.0951
	minimum = 5
	maximum = 340
Slowest packet = 2728
Flit latency average = 33.0951
	minimum = 5
	maximum = 340
Slowest flit = 7138
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0794569
	minimum = 0.0603013 (at node 4)
	maximum = 0.120603 (at node 0)
Accepted packet rate average = 0.0794569
	minimum = 0.0688161 (at node 4)
	maximum = 0.137632 (at node 0)
Injected flit rate average = 0.0794569
	minimum = 0.0603013 (at node 4)
	maximum = 0.120603 (at node 0)
Accepted flit rate average= 0.0794569
	minimum = 0.0688161 (at node 4)
	maximum = 0.137632 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.7358 (1 samples)
	minimum = 5 (1 samples)
	maximum = 354 (1 samples)
Network latency average = 33.0951 (1 samples)
	minimum = 5 (1 samples)
	maximum = 340 (1 samples)
Flit latency average = 33.0951 (1 samples)
	minimum = 5 (1 samples)
	maximum = 340 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0794569 (1 samples)
	minimum = 0.0603013 (1 samples)
	maximum = 0.120603 (1 samples)
Accepted packet rate average = 0.0794569 (1 samples)
	minimum = 0.0688161 (1 samples)
	maximum = 0.137632 (1 samples)
Injected flit rate average = 0.0794569 (1 samples)
	minimum = 0.0603013 (1 samples)
	maximum = 0.120603 (1 samples)
Accepted flit rate average = 0.0794569 (1 samples)
	minimum = 0.0688161 (1 samples)
	maximum = 0.137632 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 39 sec (39 sec)
gpgpu_simulation_rate = 329150 (inst/sec)
gpgpu_simulation_rate = 1029 (cycle/sec)
gpgpu_silicon_slowdown = 1377065x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
