Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Thu May 25 21:17:28 2023
| Host             : LAPTOP-PUJFFC9O running 64-bit major release  (build 9200)
| Command          : report_power -file DUC_DAC_power_routed.rpt -pb DUC_DAC_power_summary_routed.pb -rpx DUC_DAC_power_routed.rpx
| Design           : DUC_DAC
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.349        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.239        |
| Device Static (W)        | 0.110        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 81.0         |
| Junction Temperature (C) | 29.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        5 |       --- |             --- |
| Slice Logic              |     0.018 |    22582 |       --- |             --- |
|   LUT as Logic           |     0.014 |     5395 |     53200 |           10.14 |
|   Register               |     0.002 |    12450 |    106400 |           11.70 |
|   CARRY4                 |     0.001 |      484 |     13300 |            3.64 |
|   LUT as Shift Register  |    <0.001 |      378 |     17400 |            2.17 |
|   LUT as Distributed RAM |    <0.001 |      992 |     17400 |            5.70 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   F7/F8 Muxes            |    <0.001 |       14 |     53200 |            0.03 |
|   Others                 |     0.000 |      496 |       --- |             --- |
| Signals                  |     0.032 |    18394 |       --- |             --- |
| Block RAM                |     0.001 |       13 |       140 |            9.29 |
| MMCM                     |     0.104 |        1 |         4 |           25.00 |
| DSPs                     |     0.023 |       72 |       220 |           32.73 |
| I/O                      |     0.061 |       32 |       200 |           16.00 |
| Static Power             |     0.110 |          |           |                 |
| Total                    |     0.349 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.083 |       0.074 |      0.009 |
| Vccaux    |       1.800 |     0.071 |       0.060 |      0.011 |
| Vcco33    |       3.300 |     0.018 |       0.017 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+--------------------------------------+-----------------+
| Clock              | Domain                               | Constraint (ns) |
+--------------------+--------------------------------------+-----------------+
| clk_in             | clk_in                               |            10.0 |
| clk_out1_clk_wiz_0 | clk_wiz_inst/inst/clk_out1_clk_wiz_0 |           122.1 |
| clkfbout_clk_wiz_0 | clk_wiz_inst/inst/clkfbout_clk_wiz_0 |            80.0 |
+--------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------+-----------+
| Name                                        | Power (W) |
+---------------------------------------------+-----------+
| DUC_DAC                                     |     0.239 |
|   HDL_DUC1                                  |     0.046 |
|     u_CIC_Compensation_Interpolator         |     0.006 |
|       u_filterInstantiation                 |     0.003 |
|       u_filterInstantiation_1               |     0.003 |
|     u_CIC_Interpolator_inst                 |     0.004 |
|       u_cSection                            |     0.002 |
|     u_Halfband_Interpolator                 |     0.005 |
|       u_filterInstantiation_1               |     0.004 |
|     u_Lowpass_Interpolator                  |     0.025 |
|       u_filterInstantiation                 |     0.013 |
|       u_filterInstantiation_1               |     0.012 |
|     u_Mixer                                 |     0.003 |
|     u_NCO                                   |     0.003 |
|       u_Wave_inst                           |     0.003 |
|   OFDM_Transmitter1                         |     0.026 |
|     u_OFDM_Transmitter_tc                   |     0.002 |
|     u_whdlOFDMTx_Model                      |     0.024 |
|       u_Discrete_FIR_Filter                 |     0.009 |
|       u_Frame_Formation_and_OFDM_Modulation |     0.006 |
|       u_Frame_Generator                     |     0.008 |
|   clk_wiz_inst                              |     0.104 |
|     inst                                    |     0.104 |
+---------------------------------------------+-----------+


