
Weather_Station_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080dc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  080082b0  080082b0  000092b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008684  08008684  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008684  08008684  00009684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800868c  0800868c  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800868c  0800868c  0000968c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008690  08008690  00009690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008694  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000358  200001d4  08008868  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000052c  08008868  0000a52c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001852e  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032e9  00000000  00000000  00022732  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001578  00000000  00000000  00025a20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001090  00000000  00000000  00026f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028647  00000000  00000000  00028028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018d4e  00000000  00000000  0005066f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f555f  00000000  00000000  000693bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015e91c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006990  00000000  00000000  0015e960  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001652f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008294 	.word	0x08008294

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08008294 	.word	0x08008294

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <HAL_TIM_PeriodElapsedCallback>:
#include "tim.h"

extern volatile uint8_t Flag_Tim6;
extern volatile uint8_t Flag_Tim2;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6) {
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a05      	ldr	r2, [pc, #20]	@ (8000f38 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d102      	bne.n	8000f2c <HAL_TIM_PeriodElapsedCallback+0x18>
        Flag_Tim6 = 1;
 8000f26:	4b05      	ldr	r3, [pc, #20]	@ (8000f3c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000f28:	2201      	movs	r2, #1
 8000f2a:	701a      	strb	r2, [r3, #0]
    }
}
 8000f2c:	bf00      	nop
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr
 8000f38:	40001000 	.word	0x40001000
 8000f3c:	20000274 	.word	0x20000274

08000f40 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2 && htim -> Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f50:	d106      	bne.n	8000f60 <HAL_TIM_IC_CaptureCallback+0x20>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	7f1b      	ldrb	r3, [r3, #28]
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d102      	bne.n	8000f60 <HAL_TIM_IC_CaptureCallback+0x20>
        Flag_Tim2 = 1;
 8000f5a:	4b04      	ldr	r3, [pc, #16]	@ (8000f6c <HAL_TIM_IC_CaptureCallback+0x2c>)
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	701a      	strb	r2, [r3, #0]
    }
}
 8000f60:	bf00      	nop
 8000f62:	370c      	adds	r7, #12
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	20000275 	.word	0x20000275

08000f70 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b090      	sub	sp, #64	@ 0x40
 8000f74:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f76:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	601a      	str	r2, [r3, #0]
 8000f7e:	605a      	str	r2, [r3, #4]
 8000f80:	609a      	str	r2, [r3, #8]
 8000f82:	60da      	str	r2, [r3, #12]
 8000f84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f86:	4b8b      	ldr	r3, [pc, #556]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8a:	4a8a      	ldr	r2, [pc, #552]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8000f8c:	f043 0310 	orr.w	r3, r3, #16
 8000f90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f92:	4b88      	ldr	r3, [pc, #544]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f96:	f003 0310 	and.w	r3, r3, #16
 8000f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f9e:	4b85      	ldr	r3, [pc, #532]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa2:	4a84      	ldr	r2, [pc, #528]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8000fa4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000faa:	4b82      	ldr	r3, [pc, #520]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000fb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb6:	4b7f      	ldr	r3, [pc, #508]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	4a7e      	ldr	r2, [pc, #504]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8000fbc:	f043 0302 	orr.w	r3, r3, #2
 8000fc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc2:	4b7c      	ldr	r3, [pc, #496]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc6:	f003 0302 	and.w	r3, r3, #2
 8000fca:	623b      	str	r3, [r7, #32]
 8000fcc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fce:	4b79      	ldr	r3, [pc, #484]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	4a78      	ldr	r2, [pc, #480]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8000fd4:	f043 0308 	orr.w	r3, r3, #8
 8000fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fda:	4b76      	ldr	r3, [pc, #472]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	f003 0308 	and.w	r3, r3, #8
 8000fe2:	61fb      	str	r3, [r7, #28]
 8000fe4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe6:	4b73      	ldr	r3, [pc, #460]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	4a72      	ldr	r2, [pc, #456]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8000fec:	f043 0304 	orr.w	r3, r3, #4
 8000ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff2:	4b70      	ldr	r3, [pc, #448]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	f003 0304 	and.w	r3, r3, #4
 8000ffa:	61bb      	str	r3, [r7, #24]
 8000ffc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffe:	4b6d      	ldr	r3, [pc, #436]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	4a6c      	ldr	r2, [pc, #432]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8001004:	f043 0301 	orr.w	r3, r3, #1
 8001008:	6313      	str	r3, [r2, #48]	@ 0x30
 800100a:	4b6a      	ldr	r3, [pc, #424]	@ (80011b4 <MX_GPIO_Init+0x244>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	f003 0301 	and.w	r3, r3, #1
 8001012:	617b      	str	r3, [r7, #20]
 8001014:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001016:	4b67      	ldr	r3, [pc, #412]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	4a66      	ldr	r2, [pc, #408]	@ (80011b4 <MX_GPIO_Init+0x244>)
 800101c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001020:	6313      	str	r3, [r2, #48]	@ 0x30
 8001022:	4b64      	ldr	r3, [pc, #400]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001026:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800102e:	4b61      	ldr	r3, [pc, #388]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	4a60      	ldr	r2, [pc, #384]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8001034:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001038:	6313      	str	r3, [r2, #48]	@ 0x30
 800103a:	4b5e      	ldr	r3, [pc, #376]	@ (80011b4 <MX_GPIO_Init+0x244>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001042:	60fb      	str	r3, [r7, #12]
 8001044:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001046:	4b5b      	ldr	r3, [pc, #364]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	4a5a      	ldr	r2, [pc, #360]	@ (80011b4 <MX_GPIO_Init+0x244>)
 800104c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001050:	6313      	str	r3, [r2, #48]	@ 0x30
 8001052:	4b58      	ldr	r3, [pc, #352]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001056:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800105a:	60bb      	str	r3, [r7, #8]
 800105c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800105e:	4b55      	ldr	r3, [pc, #340]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001062:	4a54      	ldr	r2, [pc, #336]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8001064:	f043 0320 	orr.w	r3, r3, #32
 8001068:	6313      	str	r3, [r2, #48]	@ 0x30
 800106a:	4b52      	ldr	r3, [pc, #328]	@ (80011b4 <MX_GPIO_Init+0x244>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106e:	f003 0320 	and.w	r3, r3, #32
 8001072:	607b      	str	r3, [r7, #4]
 8001074:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001076:	4b4f      	ldr	r3, [pc, #316]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107a:	4a4e      	ldr	r2, [pc, #312]	@ (80011b4 <MX_GPIO_Init+0x244>)
 800107c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001080:	6313      	str	r3, [r2, #48]	@ 0x30
 8001082:	4b4c      	ldr	r3, [pc, #304]	@ (80011b4 <MX_GPIO_Init+0x244>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001086:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800108a:	603b      	str	r3, [r7, #0]
 800108c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PE4 PE3 PE2 PE1
                           PE0 PE5 PE6 PE8
                           PE9 PE11 PE14 PE7
                           PE10 PE12 PE15 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1
 800108e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001092:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7
                          |GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001094:	2303      	movs	r3, #3
 8001096:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800109c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010a0:	4619      	mov	r1, r3
 80010a2:	4845      	ldr	r0, [pc, #276]	@ (80011b8 <MX_GPIO_Init+0x248>)
 80010a4:	f001 f878 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG14 PG13 PG15 PG11
                           PG12 PG10 PG9 PG8
                           PG7 PG6 PG1 PG3
                           PG2 PG0 PG5 PG4 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_11
 80010a8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_12|GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8
                          |GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_1|GPIO_PIN_3
                          |GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010ae:	2303      	movs	r3, #3
 80010b0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b2:	2300      	movs	r3, #0
 80010b4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010b6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010ba:	4619      	mov	r1, r3
 80010bc:	483f      	ldr	r0, [pc, #252]	@ (80011bc <MX_GPIO_Init+0x24c>)
 80010be:	f001 f86b 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB4 PB3 PB6
                           PB13 PB12 PB2 PB10
                           PB1 PB0 PB11 PB14
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_6
 80010c2:	f64f 437f 	movw	r3, #64639	@ 0xfc7f
 80010c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_2|GPIO_PIN_10
                          |GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_11|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010c8:	2303      	movs	r3, #3
 80010ca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010cc:	2300      	movs	r3, #0
 80010ce:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010d4:	4619      	mov	r1, r3
 80010d6:	483a      	ldr	r0, [pc, #232]	@ (80011c0 <MX_GPIO_Init+0x250>)
 80010d8:	f001 f85e 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD7 PD6 PD0 PD5
                           PD3 PD1 PD4 PD2
                           PD15 PD10 PD14 PD9
                           PD8 PD12 PD13 PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_5
 80010dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_2
                          |GPIO_PIN_15|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_9
                          |GPIO_PIN_8|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010e2:	2303      	movs	r3, #3
 80010e4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010ea:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010ee:	4619      	mov	r1, r3
 80010f0:	4834      	ldr	r0, [pc, #208]	@ (80011c4 <MX_GPIO_Init+0x254>)
 80010f2:	f001 f851 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC12 PC11 PC10 PC13
                           PC14 PC15 PC9 PC8
                           PC7 PC6 PC3 PC0
                           PC1 PC2 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_13
 80010f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_9|GPIO_PIN_8
                          |GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_3|GPIO_PIN_0
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010fc:	2303      	movs	r3, #3
 80010fe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	2300      	movs	r3, #0
 8001102:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001104:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001108:	4619      	mov	r1, r3
 800110a:	482f      	ldr	r0, [pc, #188]	@ (80011c8 <MX_GPIO_Init+0x258>)
 800110c:	f001 f844 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA15 PA12 PA11 PA10
                           PA8 PA1 PA0 PA4
                           PA2 PA6 PA5 PA3
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10
 8001110:	f649 53ff 	movw	r3, #40447	@ 0x9dff
 8001114:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_4
                          |GPIO_PIN_2|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_3
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001116:	2303      	movs	r3, #3
 8001118:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001122:	4619      	mov	r1, r3
 8001124:	4829      	ldr	r0, [pc, #164]	@ (80011cc <MX_GPIO_Init+0x25c>)
 8001126:	f001 f837 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ13 PJ12 PJ14 PJ15
                           PJ11 PJ8 PJ10 PJ7
                           PJ9 PJ6 PJ4 PJ5
                           PJ3 PJ2 PJ0 PJ1 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 800112a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800112e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_7
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001130:	2303      	movs	r3, #3
 8001132:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001134:	2300      	movs	r3, #0
 8001136:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001138:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800113c:	4619      	mov	r1, r3
 800113e:	4824      	ldr	r0, [pc, #144]	@ (80011d0 <MX_GPIO_Init+0x260>)
 8001140:	f001 f82a 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI8 PI4 PI3 PI2
                           PI5 PI7 PI10 PI6
                           PI1 PI12 PI9 PI0
                           PI11 PI13 PI15 PI14 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2
 8001144:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001148:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_6
                          |GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_9|GPIO_PIN_0
                          |GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800114a:	2303      	movs	r3, #3
 800114c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001152:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001156:	4619      	mov	r1, r3
 8001158:	481e      	ldr	r0, [pc, #120]	@ (80011d4 <MX_GPIO_Init+0x264>)
 800115a:	f001 f81d 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK7 PK6 PK5 PK4
                           PK3 PK1 PK2 PK0 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4
 800115e:	23ff      	movs	r3, #255	@ 0xff
 8001160:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001162:	2303      	movs	r3, #3
 8001164:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	2300      	movs	r3, #0
 8001168:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800116a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800116e:	4619      	mov	r1, r3
 8001170:	4819      	ldr	r0, [pc, #100]	@ (80011d8 <MX_GPIO_Init+0x268>)
 8001172:	f001 f811 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF7 PF6 PF5
                           PF10 PF9 PF8 PF12
                           PF15 PF13 PF14 PF11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001176:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800117a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8|GPIO_PIN_12
                          |GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800117c:	2303      	movs	r3, #3
 800117e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001180:	2300      	movs	r3, #0
 8001182:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001184:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001188:	4619      	mov	r1, r3
 800118a:	4814      	ldr	r0, [pc, #80]	@ (80011dc <MX_GPIO_Init+0x26c>)
 800118c:	f001 f804 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH15 PH13 PH14 PH4
                           PH5 PH3 PH2 PH12
                           PH7 PH9 PH11 PH6
                           PH8 PH10 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_4
 8001190:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8001194:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_12
                          |GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_6
                          |GPIO_PIN_8|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001196:	2303      	movs	r3, #3
 8001198:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800119e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011a2:	4619      	mov	r1, r3
 80011a4:	480e      	ldr	r0, [pc, #56]	@ (80011e0 <MX_GPIO_Init+0x270>)
 80011a6:	f000 fff7 	bl	8002198 <HAL_GPIO_Init>

}
 80011aa:	bf00      	nop
 80011ac:	3740      	adds	r7, #64	@ 0x40
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40023800 	.word	0x40023800
 80011b8:	40021000 	.word	0x40021000
 80011bc:	40021800 	.word	0x40021800
 80011c0:	40020400 	.word	0x40020400
 80011c4:	40020c00 	.word	0x40020c00
 80011c8:	40020800 	.word	0x40020800
 80011cc:	40020000 	.word	0x40020000
 80011d0:	40022400 	.word	0x40022400
 80011d4:	40022000 	.word	0x40022000
 80011d8:	40022800 	.word	0x40022800
 80011dc:	40021400 	.word	0x40021400
 80011e0:	40021c00 	.word	0x40021c00

080011e4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001258 <MX_I2C1_Init+0x74>)
 80011ea:	4a1c      	ldr	r2, [pc, #112]	@ (800125c <MX_I2C1_Init+0x78>)
 80011ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 80011ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001258 <MX_I2C1_Init+0x74>)
 80011f0:	4a1b      	ldr	r2, [pc, #108]	@ (8001260 <MX_I2C1_Init+0x7c>)
 80011f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011f4:	4b18      	ldr	r3, [pc, #96]	@ (8001258 <MX_I2C1_Init+0x74>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011fa:	4b17      	ldr	r3, [pc, #92]	@ (8001258 <MX_I2C1_Init+0x74>)
 80011fc:	2201      	movs	r2, #1
 80011fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001200:	4b15      	ldr	r3, [pc, #84]	@ (8001258 <MX_I2C1_Init+0x74>)
 8001202:	2200      	movs	r2, #0
 8001204:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001206:	4b14      	ldr	r3, [pc, #80]	@ (8001258 <MX_I2C1_Init+0x74>)
 8001208:	2200      	movs	r2, #0
 800120a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800120c:	4b12      	ldr	r3, [pc, #72]	@ (8001258 <MX_I2C1_Init+0x74>)
 800120e:	2200      	movs	r2, #0
 8001210:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001212:	4b11      	ldr	r3, [pc, #68]	@ (8001258 <MX_I2C1_Init+0x74>)
 8001214:	2200      	movs	r2, #0
 8001216:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001218:	4b0f      	ldr	r3, [pc, #60]	@ (8001258 <MX_I2C1_Init+0x74>)
 800121a:	2200      	movs	r2, #0
 800121c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800121e:	480e      	ldr	r0, [pc, #56]	@ (8001258 <MX_I2C1_Init+0x74>)
 8001220:	f001 f966 	bl	80024f0 <HAL_I2C_Init>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800122a:	f000 fb8d 	bl	8001948 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800122e:	2100      	movs	r1, #0
 8001230:	4809      	ldr	r0, [pc, #36]	@ (8001258 <MX_I2C1_Init+0x74>)
 8001232:	f001 fee9 	bl	8003008 <HAL_I2CEx_ConfigAnalogFilter>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800123c:	f000 fb84 	bl	8001948 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001240:	2100      	movs	r1, #0
 8001242:	4805      	ldr	r0, [pc, #20]	@ (8001258 <MX_I2C1_Init+0x74>)
 8001244:	f001 ff2b 	bl	800309e <HAL_I2CEx_ConfigDigitalFilter>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800124e:	f000 fb7b 	bl	8001948 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	200001f0 	.word	0x200001f0
 800125c:	40005400 	.word	0x40005400
 8001260:	00c0eaff 	.word	0x00c0eaff

08001264 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b0aa      	sub	sp, #168	@ 0xa8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]
 800127a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800127c:	f107 0310 	add.w	r3, r7, #16
 8001280:	2284      	movs	r2, #132	@ 0x84
 8001282:	2100      	movs	r1, #0
 8001284:	4618      	mov	r0, r3
 8001286:	f005 f8dc 	bl	8006442 <memset>
  if(i2cHandle->Instance==I2C1)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a22      	ldr	r2, [pc, #136]	@ (8001318 <HAL_I2C_MspInit+0xb4>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d13c      	bne.n	800130e <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001294:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001298:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800129a:	2300      	movs	r3, #0
 800129c:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800129e:	f107 0310 	add.w	r3, r7, #16
 80012a2:	4618      	mov	r0, r3
 80012a4:	f002 fc44 	bl	8003b30 <HAL_RCCEx_PeriphCLKConfig>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80012ae:	f000 fb4b 	bl	8001948 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b2:	4b1a      	ldr	r3, [pc, #104]	@ (800131c <HAL_I2C_MspInit+0xb8>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b6:	4a19      	ldr	r2, [pc, #100]	@ (800131c <HAL_I2C_MspInit+0xb8>)
 80012b8:	f043 0302 	orr.w	r3, r3, #2
 80012bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012be:	4b17      	ldr	r3, [pc, #92]	@ (800131c <HAL_I2C_MspInit+0xb8>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c2:	f003 0302 	and.w	r3, r3, #2
 80012c6:	60fb      	str	r3, [r7, #12]
 80012c8:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80012ca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80012ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012d2:	2312      	movs	r3, #18
 80012d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012de:	2303      	movs	r3, #3
 80012e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012e4:	2304      	movs	r3, #4
 80012e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ea:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80012ee:	4619      	mov	r1, r3
 80012f0:	480b      	ldr	r0, [pc, #44]	@ (8001320 <HAL_I2C_MspInit+0xbc>)
 80012f2:	f000 ff51 	bl	8002198 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012f6:	4b09      	ldr	r3, [pc, #36]	@ (800131c <HAL_I2C_MspInit+0xb8>)
 80012f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fa:	4a08      	ldr	r2, [pc, #32]	@ (800131c <HAL_I2C_MspInit+0xb8>)
 80012fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001300:	6413      	str	r3, [r2, #64]	@ 0x40
 8001302:	4b06      	ldr	r3, [pc, #24]	@ (800131c <HAL_I2C_MspInit+0xb8>)
 8001304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001306:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800130a:	60bb      	str	r3, [r7, #8]
 800130c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800130e:	bf00      	nop
 8001310:	37a8      	adds	r7, #168	@ 0xa8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40005400 	.word	0x40005400
 800131c:	40023800 	.word	0x40023800
 8001320:	40020400 	.word	0x40020400

08001324 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001324:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001328:	b086      	sub	sp, #24
 800132a:	af04      	add	r7, sp, #16
    HAL_Init();
 800132c:	f000 fda5 	bl	8001e7a <HAL_Init>
    SystemClock_Config();
 8001330:	f000 f8ec 	bl	800150c <SystemClock_Config>

    MX_GPIO_Init();
 8001334:	f7ff fe1c 	bl	8000f70 <MX_GPIO_Init>
    MX_I2C1_Init();
 8001338:	f7ff ff54 	bl	80011e4 <MX_I2C1_Init>
    MX_USART1_UART_Init();
 800133c:	f000 fcc2 	bl	8001cc4 <MX_USART1_UART_Init>
    MX_TIM6_Init();
 8001340:	f000 fc48 	bl	8001bd4 <MX_TIM6_Init>

    /* ===== HTS221 init ===== */
    dev_ctx_hts.write_reg = platform_write_hts;
 8001344:	4b59      	ldr	r3, [pc, #356]	@ (80014ac <main+0x188>)
 8001346:	4a5a      	ldr	r2, [pc, #360]	@ (80014b0 <main+0x18c>)
 8001348:	601a      	str	r2, [r3, #0]
    dev_ctx_hts.read_reg  = platform_read_hts;
 800134a:	4b58      	ldr	r3, [pc, #352]	@ (80014ac <main+0x188>)
 800134c:	4a59      	ldr	r2, [pc, #356]	@ (80014b4 <main+0x190>)
 800134e:	605a      	str	r2, [r3, #4]
    dev_ctx_hts.handle    = &SENSOR_BUS;
 8001350:	4b56      	ldr	r3, [pc, #344]	@ (80014ac <main+0x188>)
 8001352:	4a59      	ldr	r2, [pc, #356]	@ (80014b8 <main+0x194>)
 8001354:	60da      	str	r2, [r3, #12]
    dev_ctx_hts.mdelay    = NULL;
 8001356:	4b55      	ldr	r3, [pc, #340]	@ (80014ac <main+0x188>)
 8001358:	2200      	movs	r2, #0
 800135a:	609a      	str	r2, [r3, #8]

    uint8_t whoamI_hts;
    hts221_device_id_get(&dev_ctx_hts, &whoamI_hts);
 800135c:	1dfb      	adds	r3, r7, #7
 800135e:	4619      	mov	r1, r3
 8001360:	4852      	ldr	r0, [pc, #328]	@ (80014ac <main+0x188>)
 8001362:	f004 f98c 	bl	800567e <hts221_device_id_get>
    if (whoamI_hts != HTS221_ID) while(1);
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	2bbc      	cmp	r3, #188	@ 0xbc
 800136a:	d001      	beq.n	8001370 <main+0x4c>
 800136c:	bf00      	nop
 800136e:	e7fd      	b.n	800136c <main+0x48>

    // Lire calibration
    hts221_hum_adc_point_0_get(&dev_ctx_hts, &lin_hum.x0);
 8001370:	4952      	ldr	r1, [pc, #328]	@ (80014bc <main+0x198>)
 8001372:	484e      	ldr	r0, [pc, #312]	@ (80014ac <main+0x188>)
 8001374:	f004 fa64 	bl	8005840 <hts221_hum_adc_point_0_get>
    hts221_hum_rh_point_0_get(&dev_ctx_hts, &lin_hum.y0);
 8001378:	4951      	ldr	r1, [pc, #324]	@ (80014c0 <main+0x19c>)
 800137a:	484c      	ldr	r0, [pc, #304]	@ (80014ac <main+0x188>)
 800137c:	f004 f9a1 	bl	80056c2 <hts221_hum_rh_point_0_get>
    hts221_hum_adc_point_1_get(&dev_ctx_hts, &lin_hum.x1);
 8001380:	4950      	ldr	r1, [pc, #320]	@ (80014c4 <main+0x1a0>)
 8001382:	484a      	ldr	r0, [pc, #296]	@ (80014ac <main+0x188>)
 8001384:	f004 fa81 	bl	800588a <hts221_hum_adc_point_1_get>
    hts221_hum_rh_point_1_get(&dev_ctx_hts, &lin_hum.y1);
 8001388:	494f      	ldr	r1, [pc, #316]	@ (80014c8 <main+0x1a4>)
 800138a:	4848      	ldr	r0, [pc, #288]	@ (80014ac <main+0x188>)
 800138c:	f004 f9ba 	bl	8005704 <hts221_hum_rh_point_1_get>

    hts221_temp_adc_point_0_get(&dev_ctx_hts, &lin_temp.x0);
 8001390:	494e      	ldr	r1, [pc, #312]	@ (80014cc <main+0x1a8>)
 8001392:	4846      	ldr	r0, [pc, #280]	@ (80014ac <main+0x188>)
 8001394:	f004 fa9e 	bl	80058d4 <hts221_temp_adc_point_0_get>
    hts221_temp_deg_point_0_get(&dev_ctx_hts, &lin_temp.y0);
 8001398:	494d      	ldr	r1, [pc, #308]	@ (80014d0 <main+0x1ac>)
 800139a:	4844      	ldr	r0, [pc, #272]	@ (80014ac <main+0x188>)
 800139c:	f004 f9d4 	bl	8005748 <hts221_temp_deg_point_0_get>
    hts221_temp_adc_point_1_get(&dev_ctx_hts, &lin_temp.x1);
 80013a0:	494c      	ldr	r1, [pc, #304]	@ (80014d4 <main+0x1b0>)
 80013a2:	4842      	ldr	r0, [pc, #264]	@ (80014ac <main+0x188>)
 80013a4:	f004 fabb 	bl	800591e <hts221_temp_adc_point_1_get>
    hts221_temp_deg_point_1_get(&dev_ctx_hts, &lin_temp.y1);
 80013a8:	494b      	ldr	r1, [pc, #300]	@ (80014d8 <main+0x1b4>)
 80013aa:	4840      	ldr	r0, [pc, #256]	@ (80014ac <main+0x188>)
 80013ac:	f004 fa0a 	bl	80057c4 <hts221_temp_deg_point_1_get>

    // Activer capteur - PAS DE CONFIGURATION ODR
    hts221_ctrl_reg1_t ctrl_reg1_hts;
    ctrl_reg1_hts.pd = PROPERTY_ENABLE;  // Power ON seulement
 80013b0:	793b      	ldrb	r3, [r7, #4]
 80013b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013b6:	713b      	strb	r3, [r7, #4]
    ctrl_reg1_hts.bdu = PROPERTY_ENABLE; // Block data update
 80013b8:	793b      	ldrb	r3, [r7, #4]
 80013ba:	f043 0304 	orr.w	r3, r3, #4
 80013be:	713b      	strb	r3, [r7, #4]
    hts221_write_reg(&dev_ctx_hts, HTS221_CTRL_REG1, (uint8_t*)&ctrl_reg1_hts, 1);
 80013c0:	1d3a      	adds	r2, r7, #4
 80013c2:	2301      	movs	r3, #1
 80013c4:	2120      	movs	r1, #32
 80013c6:	4839      	ldr	r0, [pc, #228]	@ (80014ac <main+0x188>)
 80013c8:	f004 f8f1 	bl	80055ae <hts221_write_reg>

    /* ===== LPS22HH init ===== */
    dev_ctx_lps.write_reg = platform_write_lps;
 80013cc:	4b43      	ldr	r3, [pc, #268]	@ (80014dc <main+0x1b8>)
 80013ce:	4a44      	ldr	r2, [pc, #272]	@ (80014e0 <main+0x1bc>)
 80013d0:	601a      	str	r2, [r3, #0]
    dev_ctx_lps.read_reg  = platform_read_lps;
 80013d2:	4b42      	ldr	r3, [pc, #264]	@ (80014dc <main+0x1b8>)
 80013d4:	4a43      	ldr	r2, [pc, #268]	@ (80014e4 <main+0x1c0>)
 80013d6:	605a      	str	r2, [r3, #4]
    dev_ctx_lps.handle    = &SENSOR_BUS;
 80013d8:	4b40      	ldr	r3, [pc, #256]	@ (80014dc <main+0x1b8>)
 80013da:	4a37      	ldr	r2, [pc, #220]	@ (80014b8 <main+0x194>)
 80013dc:	60da      	str	r2, [r3, #12]
    dev_ctx_lps.mdelay    = NULL;
 80013de:	4b3f      	ldr	r3, [pc, #252]	@ (80014dc <main+0x1b8>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	609a      	str	r2, [r3, #8]

    uint8_t whoamI_lps;
    lps22hh_device_id_get(&dev_ctx_lps, &whoamI_lps);
 80013e4:	1cfb      	adds	r3, r7, #3
 80013e6:	4619      	mov	r1, r3
 80013e8:	483c      	ldr	r0, [pc, #240]	@ (80014dc <main+0x1b8>)
 80013ea:	f004 f8b1 	bl	8005550 <lps22hh_device_id_get>
    if (whoamI_lps != LPS22HH_ID) while(1);
 80013ee:	78fb      	ldrb	r3, [r7, #3]
 80013f0:	2bb3      	cmp	r3, #179	@ 0xb3
 80013f2:	d001      	beq.n	80013f8 <main+0xd4>
 80013f4:	bf00      	nop
 80013f6:	e7fd      	b.n	80013f4 <main+0xd0>

    // Activer capteur - PAS DE CONFIGURATION ODR
    lps22hh_ctrl_reg1_t ctrl_reg1_lps;
    ctrl_reg1_lps.bdu = 1;  // Block data update seulement
 80013f8:	783b      	ldrb	r3, [r7, #0]
 80013fa:	f043 0302 	orr.w	r3, r3, #2
 80013fe:	703b      	strb	r3, [r7, #0]
    lps22hh_write_reg(&dev_ctx_lps, LPS22HH_CTRL_REG1, (uint8_t*)&ctrl_reg1_lps, 1);
 8001400:	463a      	mov	r2, r7
 8001402:	2301      	movs	r3, #1
 8001404:	2110      	movs	r1, #16
 8001406:	4835      	ldr	r0, [pc, #212]	@ (80014dc <main+0x1b8>)
 8001408:	f004 f83e 	bl	8005488 <lps22hh_write_reg>

    /* Start TIM6 interrupt */
    HAL_TIM_Base_Start_IT(&htim6);
 800140c:	4836      	ldr	r0, [pc, #216]	@ (80014e8 <main+0x1c4>)
 800140e:	f002 ffd7 	bl	80043c0 <HAL_TIM_Base_Start_IT>

    /* Infinite loop */
    while (1)
    {
        if (Flag_Tim6)
 8001412:	4b36      	ldr	r3, [pc, #216]	@ (80014ec <main+0x1c8>)
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	b2db      	uxtb	r3, r3
 8001418:	2b00      	cmp	r3, #0
 800141a:	d032      	beq.n	8001482 <main+0x15e>
        {
            LireCapteursTemp_Hum(&humidity, &temperature);
 800141c:	4934      	ldr	r1, [pc, #208]	@ (80014f0 <main+0x1cc>)
 800141e:	4835      	ldr	r0, [pc, #212]	@ (80014f4 <main+0x1d0>)
 8001420:	f000 f8e2 	bl	80015e8 <LireCapteursTemp_Hum>
            LireCapteurPression(&pressure);
 8001424:	4834      	ldr	r0, [pc, #208]	@ (80014f8 <main+0x1d4>)
 8001426:	f000 f943 	bl	80016b0 <LireCapteurPression>
            printf("Tem: %.2fC | Hum: %.2f%% | Press: %.2fhPa\r\n", temperature, humidity, pressure);
 800142a:	4b31      	ldr	r3, [pc, #196]	@ (80014f0 <main+0x1cc>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4618      	mov	r0, r3
 8001430:	f7ff f8aa 	bl	8000588 <__aeabi_f2d>
 8001434:	4680      	mov	r8, r0
 8001436:	4689      	mov	r9, r1
 8001438:	4b2e      	ldr	r3, [pc, #184]	@ (80014f4 <main+0x1d0>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff f8a3 	bl	8000588 <__aeabi_f2d>
 8001442:	4604      	mov	r4, r0
 8001444:	460d      	mov	r5, r1
 8001446:	4b2c      	ldr	r3, [pc, #176]	@ (80014f8 <main+0x1d4>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4618      	mov	r0, r3
 800144c:	f7ff f89c 	bl	8000588 <__aeabi_f2d>
 8001450:	4602      	mov	r2, r0
 8001452:	460b      	mov	r3, r1
 8001454:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001458:	e9cd 4500 	strd	r4, r5, [sp]
 800145c:	4642      	mov	r2, r8
 800145e:	464b      	mov	r3, r9
 8001460:	4826      	ldr	r0, [pc, #152]	@ (80014fc <main+0x1d8>)
 8001462:	f004 ff99 	bl	8006398 <iprintf>
            printf("Wind Speed: %.2fkm/h\r\n", vitesse_vent);
 8001466:	4b26      	ldr	r3, [pc, #152]	@ (8001500 <main+0x1dc>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff f88c 	bl	8000588 <__aeabi_f2d>
 8001470:	4602      	mov	r2, r0
 8001472:	460b      	mov	r3, r1
 8001474:	4823      	ldr	r0, [pc, #140]	@ (8001504 <main+0x1e0>)
 8001476:	f004 ff8f 	bl	8006398 <iprintf>
            Flag_Tim6 = 0;
 800147a:	4b1c      	ldr	r3, [pc, #112]	@ (80014ec <main+0x1c8>)
 800147c:	2200      	movs	r2, #0
 800147e:	701a      	strb	r2, [r3, #0]
 8001480:	e7c7      	b.n	8001412 <main+0xee>
        } else if (Flag_Tim2){
 8001482:	4b21      	ldr	r3, [pc, #132]	@ (8001508 <main+0x1e4>)
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	b2db      	uxtb	r3, r3
 8001488:	2b00      	cmp	r3, #0
 800148a:	d006      	beq.n	800149a <main+0x176>
        	Lecture_anenometer(&vitesse_vent);
 800148c:	481c      	ldr	r0, [pc, #112]	@ (8001500 <main+0x1dc>)
 800148e:	f003 ff8d 	bl	80053ac <Lecture_anenometer>
        	Flag_Tim2 = 0;
 8001492:	4b1d      	ldr	r3, [pc, #116]	@ (8001508 <main+0x1e4>)
 8001494:	2200      	movs	r2, #0
 8001496:	701a      	strb	r2, [r3, #0]
 8001498:	e7bb      	b.n	8001412 <main+0xee>
        } else {
        	HAL_SuspendTick();
 800149a:	f000 fd4b 	bl	8001f34 <HAL_SuspendTick>
        	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800149e:	2101      	movs	r1, #1
 80014a0:	2000      	movs	r0, #0
 80014a2:	f001 fe49 	bl	8003138 <HAL_PWR_EnterSLEEPMode>
        	HAL_ResumeTick();
 80014a6:	f000 fd55 	bl	8001f54 <HAL_ResumeTick>
        if (Flag_Tim6)
 80014aa:	e7b2      	b.n	8001412 <main+0xee>
 80014ac:	20000244 	.word	0x20000244
 80014b0:	080017d9 	.word	0x080017d9
 80014b4:	08001835 	.word	0x08001835
 80014b8:	200001f0 	.word	0x200001f0
 80014bc:	20000288 	.word	0x20000288
 80014c0:	2000028c 	.word	0x2000028c
 80014c4:	20000290 	.word	0x20000290
 80014c8:	20000294 	.word	0x20000294
 80014cc:	20000298 	.word	0x20000298
 80014d0:	2000029c 	.word	0x2000029c
 80014d4:	200002a0 	.word	0x200002a0
 80014d8:	200002a4 	.word	0x200002a4
 80014dc:	20000258 	.word	0x20000258
 80014e0:	08001891 	.word	0x08001891
 80014e4:	080018ed 	.word	0x080018ed
 80014e8:	200002f8 	.word	0x200002f8
 80014ec:	20000274 	.word	0x20000274
 80014f0:	2000027c 	.word	0x2000027c
 80014f4:	20000278 	.word	0x20000278
 80014f8:	20000280 	.word	0x20000280
 80014fc:	080082b0 	.word	0x080082b0
 8001500:	20000284 	.word	0x20000284
 8001504:	080082e0 	.word	0x080082e0
 8001508:	20000275 	.word	0x20000275

0800150c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b094      	sub	sp, #80	@ 0x50
 8001510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001512:	f107 0320 	add.w	r3, r7, #32
 8001516:	2230      	movs	r2, #48	@ 0x30
 8001518:	2100      	movs	r1, #0
 800151a:	4618      	mov	r0, r3
 800151c:	f004 ff91 	bl	8006442 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001520:	f107 030c 	add.w	r3, r7, #12
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	60da      	str	r2, [r3, #12]
 800152e:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001530:	4b2b      	ldr	r3, [pc, #172]	@ (80015e0 <SystemClock_Config+0xd4>)
 8001532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001534:	4a2a      	ldr	r2, [pc, #168]	@ (80015e0 <SystemClock_Config+0xd4>)
 8001536:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800153a:	6413      	str	r3, [r2, #64]	@ 0x40
 800153c:	4b28      	ldr	r3, [pc, #160]	@ (80015e0 <SystemClock_Config+0xd4>)
 800153e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001540:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001544:	60bb      	str	r3, [r7, #8]
 8001546:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001548:	4b26      	ldr	r3, [pc, #152]	@ (80015e4 <SystemClock_Config+0xd8>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a25      	ldr	r2, [pc, #148]	@ (80015e4 <SystemClock_Config+0xd8>)
 800154e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001552:	6013      	str	r3, [r2, #0]
 8001554:	4b23      	ldr	r3, [pc, #140]	@ (80015e4 <SystemClock_Config+0xd8>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800155c:	607b      	str	r3, [r7, #4]
 800155e:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001560:	2301      	movs	r3, #1
 8001562:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001564:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001568:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800156a:	2302      	movs	r3, #2
 800156c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800156e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001572:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001574:	2319      	movs	r3, #25
 8001576:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 8001578:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 800157c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800157e:	2302      	movs	r3, #2
 8001580:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001582:	2302      	movs	r3, #2
 8001584:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001586:	f107 0320 	add.w	r3, r7, #32
 800158a:	4618      	mov	r0, r3
 800158c:	f001 fe46 	bl	800321c <HAL_RCC_OscConfig>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001596:	f000 f9d7 	bl	8001948 <Error_Handler>
  }

  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800159a:	f001 fdef 	bl	800317c <HAL_PWREx_EnableOverDrive>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80015a4:	f000 f9d0 	bl	8001948 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015a8:	230f      	movs	r3, #15
 80015aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015ac:	2302      	movs	r3, #2
 80015ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015b0:	2300      	movs	r3, #0
 80015b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015b4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80015b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80015c0:	f107 030c 	add.w	r3, r7, #12
 80015c4:	2107      	movs	r1, #7
 80015c6:	4618      	mov	r0, r3
 80015c8:	f002 f8cc 	bl	8003764 <HAL_RCC_ClockConfig>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80015d2:	f000 f9b9 	bl	8001948 <Error_Handler>
  }
}
 80015d6:	bf00      	nop
 80015d8:	3750      	adds	r7, #80	@ 0x50
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	40023800 	.word	0x40023800
 80015e4:	40007000 	.word	0x40007000

080015e8 <LireCapteursTemp_Hum>:
/* USER CODE BEGIN 4 */


//====================LireCapteursTemp_Hum================//
void LireCapteursTemp_Hum(float *hum_hts, float *temp_hts)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
    hts221_status_reg_t status;

    // Lancer mesure one-shot
    uint8_t ctrl = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	72fb      	strb	r3, [r7, #11]
    hts221_read_reg(&dev_ctx_hts, HTS221_CTRL_REG2, &ctrl, 1);
 80015f6:	f107 020b 	add.w	r2, r7, #11
 80015fa:	2301      	movs	r3, #1
 80015fc:	2121      	movs	r1, #33	@ 0x21
 80015fe:	4827      	ldr	r0, [pc, #156]	@ (800169c <LireCapteursTemp_Hum+0xb4>)
 8001600:	f003 ffb7 	bl	8005572 <hts221_read_reg>
    ctrl |= 0x01; // One-shot
 8001604:	7afb      	ldrb	r3, [r7, #11]
 8001606:	f043 0301 	orr.w	r3, r3, #1
 800160a:	b2db      	uxtb	r3, r3
 800160c:	72fb      	strb	r3, [r7, #11]
    hts221_write_reg(&dev_ctx_hts, HTS221_CTRL_REG2, &ctrl, 1);
 800160e:	f107 020b 	add.w	r2, r7, #11
 8001612:	2301      	movs	r3, #1
 8001614:	2121      	movs	r1, #33	@ 0x21
 8001616:	4821      	ldr	r0, [pc, #132]	@ (800169c <LireCapteursTemp_Hum+0xb4>)
 8001618:	f003 ffc9 	bl	80055ae <hts221_write_reg>

    // Vrifier si donnes disponibles
    hts221_status_get(&dev_ctx_hts, &status);
 800161c:	f107 030c 	add.w	r3, r7, #12
 8001620:	4619      	mov	r1, r3
 8001622:	481e      	ldr	r0, [pc, #120]	@ (800169c <LireCapteursTemp_Hum+0xb4>)
 8001624:	f004 f83c 	bl	80056a0 <hts221_status_get>

    if (status.h_da)
 8001628:	7b3b      	ldrb	r3, [r7, #12]
 800162a:	f003 0302 	and.w	r3, r3, #2
 800162e:	b2db      	uxtb	r3, r3
 8001630:	2b00      	cmp	r3, #0
 8001632:	d010      	beq.n	8001656 <LireCapteursTemp_Hum+0x6e>
    {
        hts221_humidity_raw_get(&dev_ctx_hts, &data_raw_humidity_hts);
 8001634:	491a      	ldr	r1, [pc, #104]	@ (80016a0 <LireCapteursTemp_Hum+0xb8>)
 8001636:	4819      	ldr	r0, [pc, #100]	@ (800169c <LireCapteursTemp_Hum+0xb4>)
 8001638:	f003 ffd7 	bl	80055ea <hts221_humidity_raw_get>
        *hum_hts = linear_interpolation(&lin_hum, data_raw_humidity_hts);
 800163c:	4b18      	ldr	r3, [pc, #96]	@ (80016a0 <LireCapteursTemp_Hum+0xb8>)
 800163e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001642:	4619      	mov	r1, r3
 8001644:	4817      	ldr	r0, [pc, #92]	@ (80016a4 <LireCapteursTemp_Hum+0xbc>)
 8001646:	f000 f873 	bl	8001730 <linear_interpolation>
 800164a:	eef0 7a40 	vmov.f32	s15, s0
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	edc3 7a00 	vstr	s15, [r3]
 8001654:	e003      	b.n	800165e <LireCapteursTemp_Hum+0x76>
    }
    else
    {
        *hum_hts = 0.0f;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	f04f 0200 	mov.w	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
    }

    if (status.t_da)
 800165e:	7b3b      	ldrb	r3, [r7, #12]
 8001660:	f003 0301 	and.w	r3, r3, #1
 8001664:	b2db      	uxtb	r3, r3
 8001666:	2b00      	cmp	r3, #0
 8001668:	d010      	beq.n	800168c <LireCapteursTemp_Hum+0xa4>
    {
        hts221_temperature_raw_get(&dev_ctx_hts, &data_raw_temperature_hts);
 800166a:	490f      	ldr	r1, [pc, #60]	@ (80016a8 <LireCapteursTemp_Hum+0xc0>)
 800166c:	480b      	ldr	r0, [pc, #44]	@ (800169c <LireCapteursTemp_Hum+0xb4>)
 800166e:	f003 ffe1 	bl	8005634 <hts221_temperature_raw_get>
        *temp_hts = linear_interpolation(&lin_temp, data_raw_temperature_hts);
 8001672:	4b0d      	ldr	r3, [pc, #52]	@ (80016a8 <LireCapteursTemp_Hum+0xc0>)
 8001674:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001678:	4619      	mov	r1, r3
 800167a:	480c      	ldr	r0, [pc, #48]	@ (80016ac <LireCapteursTemp_Hum+0xc4>)
 800167c:	f000 f858 	bl	8001730 <linear_interpolation>
 8001680:	eef0 7a40 	vmov.f32	s15, s0
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	edc3 7a00 	vstr	s15, [r3]
    }
    else
    {
        *temp_hts = 0.0f;
    }
}
 800168a:	e003      	b.n	8001694 <LireCapteursTemp_Hum+0xac>
        *temp_hts = 0.0f;
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	f04f 0200 	mov.w	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
}
 8001694:	bf00      	nop
 8001696:	3710      	adds	r7, #16
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20000244 	.word	0x20000244
 80016a0:	2000026c 	.word	0x2000026c
 80016a4:	20000288 	.word	0x20000288
 80016a8:	2000026e 	.word	0x2000026e
 80016ac:	20000298 	.word	0x20000298

080016b0 <LireCapteurPression>:

//====================LireCapteurPression================//
void LireCapteurPression(float *press_lps)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
    lps22hh_status_t status;

    // Lancer une mesure one-shot
    uint8_t ctrl_reg1;
    lps22hh_read_reg(&dev_ctx_lps, LPS22HH_CTRL_REG1, &ctrl_reg1, 1);
 80016b8:	f107 020b 	add.w	r2, r7, #11
 80016bc:	2301      	movs	r3, #1
 80016be:	2110      	movs	r1, #16
 80016c0:	4819      	ldr	r0, [pc, #100]	@ (8001728 <LireCapteurPression+0x78>)
 80016c2:	f003 fec3 	bl	800544c <lps22hh_read_reg>
    ctrl_reg1 |= 0x01; // Set ONE_SHOT bit
 80016c6:	7afb      	ldrb	r3, [r7, #11]
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	72fb      	strb	r3, [r7, #11]
    lps22hh_write_reg(&dev_ctx_lps, LPS22HH_CTRL_REG1, &ctrl_reg1, 1);
 80016d0:	f107 020b 	add.w	r2, r7, #11
 80016d4:	2301      	movs	r3, #1
 80016d6:	2110      	movs	r1, #16
 80016d8:	4813      	ldr	r0, [pc, #76]	@ (8001728 <LireCapteurPression+0x78>)
 80016da:	f003 fed5 	bl	8005488 <lps22hh_write_reg>

    // Lire le status pour savoir si la mesure est prte
    lps22hh_read_reg(&dev_ctx_lps, LPS22HH_STATUS, (uint8_t *)&status, 1);
 80016de:	f107 020c 	add.w	r2, r7, #12
 80016e2:	2301      	movs	r3, #1
 80016e4:	2127      	movs	r1, #39	@ 0x27
 80016e6:	4810      	ldr	r0, [pc, #64]	@ (8001728 <LireCapteurPression+0x78>)
 80016e8:	f003 feb0 	bl	800544c <lps22hh_read_reg>

    if (status.p_da)
 80016ec:	7b3b      	ldrb	r3, [r7, #12]
 80016ee:	f003 0301 	and.w	r3, r3, #1
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d00e      	beq.n	8001716 <LireCapteurPression+0x66>
    {
        lps22hh_pressure_raw_get(&dev_ctx_lps, &data_raw_pressure_lps);
 80016f8:	490c      	ldr	r1, [pc, #48]	@ (800172c <LireCapteurPression+0x7c>)
 80016fa:	480b      	ldr	r0, [pc, #44]	@ (8001728 <LireCapteurPression+0x78>)
 80016fc:	f003 fefa 	bl	80054f4 <lps22hh_pressure_raw_get>
        *press_lps = lps22hh_from_lsb_to_hpa(data_raw_pressure_lps);
 8001700:	4b0a      	ldr	r3, [pc, #40]	@ (800172c <LireCapteurPression+0x7c>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4618      	mov	r0, r3
 8001706:	f003 fedd 	bl	80054c4 <lps22hh_from_lsb_to_hpa>
 800170a:	eef0 7a40 	vmov.f32	s15, s0
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	edc3 7a00 	vstr	s15, [r3]
    }
    else
    {
        *press_lps = 0.0f; // ou conserver la dernire valeur valide
    }
}
 8001714:	e003      	b.n	800171e <LireCapteurPression+0x6e>
        *press_lps = 0.0f; // ou conserver la dernire valeur valide
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f04f 0200 	mov.w	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
}
 800171e:	bf00      	nop
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000258 	.word	0x20000258
 800172c:	20000270 	.word	0x20000270

08001730 <linear_interpolation>:

/**
  * @brief Interpolation linaire pour la calibration
  */
float_t linear_interpolation(lin_t *lin, int16_t x)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	460b      	mov	r3, r1
 800173a:	807b      	strh	r3, [r7, #2]
  return ((lin->y1 - lin->y0) * x + ((lin->x1 * lin->y0) -
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	edd3 7a01 	vldr	s15, [r3, #4]
 8001748:	ee37 7a67 	vsub.f32	s14, s14, s15
 800174c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001750:	ee07 3a90 	vmov	s15, r3
 8001754:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001758:	ee27 7a27 	vmul.f32	s14, s14, s15
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	edd3 7a01 	vldr	s15, [r3, #4]
 8001768:	ee66 6aa7 	vmul.f32	s13, s13, s15
                                     (lin->x0 * lin->y1)))
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	ed93 6a00 	vldr	s12, [r3]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	edd3 7a03 	vldr	s15, [r3, #12]
 8001778:	ee66 7a27 	vmul.f32	s15, s12, s15
  return ((lin->y1 - lin->y0) * x + ((lin->x1 * lin->y0) -
 800177c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001780:	ee37 7a27 	vadd.f32	s14, s14, s15
         / (lin->x1 - lin->x0);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	edd3 6a02 	vldr	s13, [r3, #8]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	edd3 7a00 	vldr	s15, [r3]
 8001790:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001794:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001798:	eef0 7a66 	vmov.f32	s15, s13
}
 800179c:	eeb0 0a67 	vmov.f32	s0, s15
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
	...

080017ac <__io_putchar>:

/**
  * @brief Fonction printf redirige vers UART
  */
PUTCHAR_PROTOTYPE
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  uint8_t c = (uint8_t)ch;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Transmit(&huart1, &c, 1, HAL_MAX_DELAY);
 80017ba:	f107 010f 	add.w	r1, r7, #15
 80017be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80017c2:	2201      	movs	r2, #1
 80017c4:	4803      	ldr	r0, [pc, #12]	@ (80017d4 <__io_putchar+0x28>)
 80017c6:	f003 f939 	bl	8004a3c <HAL_UART_Transmit>
  return ch;
 80017ca:	687b      	ldr	r3, [r7, #4]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3710      	adds	r7, #16
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	20000344 	.word	0x20000344

080017d8 <platform_write_hts>:

/* Platform write/read functions for HTS221 (I2C) */
static int32_t platform_write_hts(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08a      	sub	sp, #40	@ 0x28
 80017dc:	af04      	add	r7, sp, #16
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	607a      	str	r2, [r7, #4]
 80017e2:	461a      	mov	r2, r3
 80017e4:	460b      	mov	r3, r1
 80017e6:	72fb      	strb	r3, [r7, #11]
 80017e8:	4613      	mov	r3, r2
 80017ea:	813b      	strh	r3, [r7, #8]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)handle;
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	613b      	str	r3, [r7, #16]
  uint8_t reg_addr = reg;
 80017f0:	7afb      	ldrb	r3, [r7, #11]
 80017f2:	75fb      	strb	r3, [r7, #23]
  if (len > 1) reg_addr |= 0x80;
 80017f4:	893b      	ldrh	r3, [r7, #8]
 80017f6:	2b01      	cmp	r3, #1
 80017f8:	d903      	bls.n	8001802 <platform_write_hts+0x2a>
 80017fa:	7dfb      	ldrb	r3, [r7, #23]
 80017fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001800:	75fb      	strb	r3, [r7, #23]
  return (HAL_I2C_Mem_Write(hi2c, HTS221_I2C_ADDRESS, reg_addr,
 8001802:	7dfb      	ldrb	r3, [r7, #23]
 8001804:	b29a      	uxth	r2, r3
 8001806:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800180a:	9302      	str	r3, [sp, #8]
 800180c:	893b      	ldrh	r3, [r7, #8]
 800180e:	9301      	str	r3, [sp, #4]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	9300      	str	r3, [sp, #0]
 8001814:	2301      	movs	r3, #1
 8001816:	21bf      	movs	r1, #191	@ 0xbf
 8001818:	6938      	ldr	r0, [r7, #16]
 800181a:	f000 ff05 	bl	8002628 <HAL_I2C_Mem_Write>
 800181e:	4603      	mov	r3, r0
                           I2C_MEMADD_SIZE_8BIT, (uint8_t*)bufp, len, 1000) == HAL_OK) ? 0 : -1;
 8001820:	2b00      	cmp	r3, #0
 8001822:	d101      	bne.n	8001828 <platform_write_hts+0x50>
 8001824:	2300      	movs	r3, #0
 8001826:	e001      	b.n	800182c <platform_write_hts+0x54>
 8001828:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800182c:	4618      	mov	r0, r3
 800182e:	3718      	adds	r7, #24
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}

08001834 <platform_read_hts>:

static int32_t platform_read_hts(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08a      	sub	sp, #40	@ 0x28
 8001838:	af04      	add	r7, sp, #16
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	607a      	str	r2, [r7, #4]
 800183e:	461a      	mov	r2, r3
 8001840:	460b      	mov	r3, r1
 8001842:	72fb      	strb	r3, [r7, #11]
 8001844:	4613      	mov	r3, r2
 8001846:	813b      	strh	r3, [r7, #8]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)handle;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	613b      	str	r3, [r7, #16]
  uint8_t reg_addr = reg;
 800184c:	7afb      	ldrb	r3, [r7, #11]
 800184e:	75fb      	strb	r3, [r7, #23]
  if (len > 1) reg_addr |= 0x80;
 8001850:	893b      	ldrh	r3, [r7, #8]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d903      	bls.n	800185e <platform_read_hts+0x2a>
 8001856:	7dfb      	ldrb	r3, [r7, #23]
 8001858:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800185c:	75fb      	strb	r3, [r7, #23]
  return (HAL_I2C_Mem_Read(hi2c, HTS221_I2C_ADDRESS, reg_addr,
 800185e:	7dfb      	ldrb	r3, [r7, #23]
 8001860:	b29a      	uxth	r2, r3
 8001862:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001866:	9302      	str	r3, [sp, #8]
 8001868:	893b      	ldrh	r3, [r7, #8]
 800186a:	9301      	str	r3, [sp, #4]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	2301      	movs	r3, #1
 8001872:	21bf      	movs	r1, #191	@ 0xbf
 8001874:	6938      	ldr	r0, [r7, #16]
 8001876:	f000 ffeb 	bl	8002850 <HAL_I2C_Mem_Read>
 800187a:	4603      	mov	r3, r0
                          I2C_MEMADD_SIZE_8BIT, bufp, len, 1000) == HAL_OK) ? 0 : -1;
 800187c:	2b00      	cmp	r3, #0
 800187e:	d101      	bne.n	8001884 <platform_read_hts+0x50>
 8001880:	2300      	movs	r3, #0
 8001882:	e001      	b.n	8001888 <platform_read_hts+0x54>
 8001884:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001888:	4618      	mov	r0, r3
 800188a:	3718      	adds	r7, #24
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}

08001890 <platform_write_lps>:

/* Platform write/read functions for LPS22HH (I2C) */
static int32_t platform_write_lps(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b08a      	sub	sp, #40	@ 0x28
 8001894:	af04      	add	r7, sp, #16
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	607a      	str	r2, [r7, #4]
 800189a:	461a      	mov	r2, r3
 800189c:	460b      	mov	r3, r1
 800189e:	72fb      	strb	r3, [r7, #11]
 80018a0:	4613      	mov	r3, r2
 80018a2:	813b      	strh	r3, [r7, #8]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)handle;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	613b      	str	r3, [r7, #16]
  uint8_t reg_addr = reg;
 80018a8:	7afb      	ldrb	r3, [r7, #11]
 80018aa:	75fb      	strb	r3, [r7, #23]
  if (len > 1) reg_addr |= 0x80;
 80018ac:	893b      	ldrh	r3, [r7, #8]
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d903      	bls.n	80018ba <platform_write_lps+0x2a>
 80018b2:	7dfb      	ldrb	r3, [r7, #23]
 80018b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80018b8:	75fb      	strb	r3, [r7, #23]
  return (HAL_I2C_Mem_Write(hi2c, LPS22HH_I2C_ADD_H, reg_addr,
 80018ba:	7dfb      	ldrb	r3, [r7, #23]
 80018bc:	b29a      	uxth	r2, r3
 80018be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018c2:	9302      	str	r3, [sp, #8]
 80018c4:	893b      	ldrh	r3, [r7, #8]
 80018c6:	9301      	str	r3, [sp, #4]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	9300      	str	r3, [sp, #0]
 80018cc:	2301      	movs	r3, #1
 80018ce:	21bb      	movs	r1, #187	@ 0xbb
 80018d0:	6938      	ldr	r0, [r7, #16]
 80018d2:	f000 fea9 	bl	8002628 <HAL_I2C_Mem_Write>
 80018d6:	4603      	mov	r3, r0
                           I2C_MEMADD_SIZE_8BIT, (uint8_t*)bufp, len, 1000) == HAL_OK) ? 0 : -1;
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d101      	bne.n	80018e0 <platform_write_lps+0x50>
 80018dc:	2300      	movs	r3, #0
 80018de:	e001      	b.n	80018e4 <platform_write_lps+0x54>
 80018e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3718      	adds	r7, #24
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <platform_read_lps>:

static int32_t platform_read_lps(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b08a      	sub	sp, #40	@ 0x28
 80018f0:	af04      	add	r7, sp, #16
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	607a      	str	r2, [r7, #4]
 80018f6:	461a      	mov	r2, r3
 80018f8:	460b      	mov	r3, r1
 80018fa:	72fb      	strb	r3, [r7, #11]
 80018fc:	4613      	mov	r3, r2
 80018fe:	813b      	strh	r3, [r7, #8]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)handle;
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	613b      	str	r3, [r7, #16]
  uint8_t reg_addr = reg;
 8001904:	7afb      	ldrb	r3, [r7, #11]
 8001906:	75fb      	strb	r3, [r7, #23]
  if (len > 1) reg_addr |= 0x80;
 8001908:	893b      	ldrh	r3, [r7, #8]
 800190a:	2b01      	cmp	r3, #1
 800190c:	d903      	bls.n	8001916 <platform_read_lps+0x2a>
 800190e:	7dfb      	ldrb	r3, [r7, #23]
 8001910:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001914:	75fb      	strb	r3, [r7, #23]
  return (HAL_I2C_Mem_Read(hi2c, LPS22HH_I2C_ADD_H, reg_addr,
 8001916:	7dfb      	ldrb	r3, [r7, #23]
 8001918:	b29a      	uxth	r2, r3
 800191a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800191e:	9302      	str	r3, [sp, #8]
 8001920:	893b      	ldrh	r3, [r7, #8]
 8001922:	9301      	str	r3, [sp, #4]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	9300      	str	r3, [sp, #0]
 8001928:	2301      	movs	r3, #1
 800192a:	21bb      	movs	r1, #187	@ 0xbb
 800192c:	6938      	ldr	r0, [r7, #16]
 800192e:	f000 ff8f 	bl	8002850 <HAL_I2C_Mem_Read>
 8001932:	4603      	mov	r3, r0
                          I2C_MEMADD_SIZE_8BIT, bufp, len, 1000) == HAL_OK) ? 0 : -1;
 8001934:	2b00      	cmp	r3, #0
 8001936:	d101      	bne.n	800193c <platform_read_lps+0x50>
 8001938:	2300      	movs	r3, #0
 800193a:	e001      	b.n	8001940 <platform_read_lps+0x54>
 800193c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001940:	4618      	mov	r0, r3
 8001942:	3718      	adds	r7, #24
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}

08001948 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800194c:	b672      	cpsid	i
}
 800194e:	bf00      	nop
  __disable_irq();
  while (1) {}
 8001950:	bf00      	nop
 8001952:	e7fd      	b.n	8001950 <Error_Handler+0x8>

08001954 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800195a:	4b0f      	ldr	r3, [pc, #60]	@ (8001998 <HAL_MspInit+0x44>)
 800195c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195e:	4a0e      	ldr	r2, [pc, #56]	@ (8001998 <HAL_MspInit+0x44>)
 8001960:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001964:	6413      	str	r3, [r2, #64]	@ 0x40
 8001966:	4b0c      	ldr	r3, [pc, #48]	@ (8001998 <HAL_MspInit+0x44>)
 8001968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800196e:	607b      	str	r3, [r7, #4]
 8001970:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001972:	4b09      	ldr	r3, [pc, #36]	@ (8001998 <HAL_MspInit+0x44>)
 8001974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001976:	4a08      	ldr	r2, [pc, #32]	@ (8001998 <HAL_MspInit+0x44>)
 8001978:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800197c:	6453      	str	r3, [r2, #68]	@ 0x44
 800197e:	4b06      	ldr	r3, [pc, #24]	@ (8001998 <HAL_MspInit+0x44>)
 8001980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001982:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001986:	603b      	str	r3, [r7, #0]
 8001988:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	40023800 	.word	0x40023800

0800199c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019a0:	bf00      	nop
 80019a2:	e7fd      	b.n	80019a0 <NMI_Handler+0x4>

080019a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019a8:	bf00      	nop
 80019aa:	e7fd      	b.n	80019a8 <HardFault_Handler+0x4>

080019ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019b0:	bf00      	nop
 80019b2:	e7fd      	b.n	80019b0 <MemManage_Handler+0x4>

080019b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019b8:	bf00      	nop
 80019ba:	e7fd      	b.n	80019b8 <BusFault_Handler+0x4>

080019bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <UsageFault_Handler+0x4>

080019c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019c8:	bf00      	nop
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019d2:	b480      	push	{r7}
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019d6:	bf00      	nop
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019e4:	bf00      	nop
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019f2:	f000 fa7f 	bl	8001ef4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
	...

080019fc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a00:	4802      	ldr	r0, [pc, #8]	@ (8001a0c <TIM2_IRQHandler+0x10>)
 8001a02:	f002 fd55 	bl	80044b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	200002ac 	.word	0x200002ac

08001a10 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001a14:	4802      	ldr	r0, [pc, #8]	@ (8001a20 <TIM6_DAC_IRQHandler+0x10>)
 8001a16:	f002 fd4b 	bl	80044b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	200002f8 	.word	0x200002f8

08001a24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  return 1;
 8001a28:	2301      	movs	r3, #1
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <_kill>:

int _kill(int pid, int sig)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a3e:	f004 fd53 	bl	80064e8 <__errno>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2216      	movs	r2, #22
 8001a46:	601a      	str	r2, [r3, #0]
  return -1;
 8001a48:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <_exit>:

void _exit (int status)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a5c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f7ff ffe7 	bl	8001a34 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a66:	bf00      	nop
 8001a68:	e7fd      	b.n	8001a66 <_exit+0x12>

08001a6a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b086      	sub	sp, #24
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	60f8      	str	r0, [r7, #12]
 8001a72:	60b9      	str	r1, [r7, #8]
 8001a74:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a76:	2300      	movs	r3, #0
 8001a78:	617b      	str	r3, [r7, #20]
 8001a7a:	e00a      	b.n	8001a92 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a7c:	f3af 8000 	nop.w
 8001a80:	4601      	mov	r1, r0
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	1c5a      	adds	r2, r3, #1
 8001a86:	60ba      	str	r2, [r7, #8]
 8001a88:	b2ca      	uxtb	r2, r1
 8001a8a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	3301      	adds	r3, #1
 8001a90:	617b      	str	r3, [r7, #20]
 8001a92:	697a      	ldr	r2, [r7, #20]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	dbf0      	blt.n	8001a7c <_read+0x12>
  }

  return len;
 8001a9a:	687b      	ldr	r3, [r7, #4]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3718      	adds	r7, #24
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b086      	sub	sp, #24
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	60f8      	str	r0, [r7, #12]
 8001aac:	60b9      	str	r1, [r7, #8]
 8001aae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	617b      	str	r3, [r7, #20]
 8001ab4:	e009      	b.n	8001aca <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	1c5a      	adds	r2, r3, #1
 8001aba:	60ba      	str	r2, [r7, #8]
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7ff fe74 	bl	80017ac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	617b      	str	r3, [r7, #20]
 8001aca:	697a      	ldr	r2, [r7, #20]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	dbf1      	blt.n	8001ab6 <_write+0x12>
  }
  return len;
 8001ad2:	687b      	ldr	r3, [r7, #4]
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3718      	adds	r7, #24
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}

08001adc <_close>:

int _close(int file)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ae4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b04:	605a      	str	r2, [r3, #4]
  return 0;
 8001b06:	2300      	movs	r3, #0
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	370c      	adds	r7, #12
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <_isatty>:

int _isatty(int file)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b1c:	2301      	movs	r3, #1
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	370c      	adds	r7, #12
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr

08001b2a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	b085      	sub	sp, #20
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	60f8      	str	r0, [r7, #12]
 8001b32:	60b9      	str	r1, [r7, #8]
 8001b34:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b36:	2300      	movs	r3, #0
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3714      	adds	r7, #20
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr

08001b44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b4c:	4a14      	ldr	r2, [pc, #80]	@ (8001ba0 <_sbrk+0x5c>)
 8001b4e:	4b15      	ldr	r3, [pc, #84]	@ (8001ba4 <_sbrk+0x60>)
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b58:	4b13      	ldr	r3, [pc, #76]	@ (8001ba8 <_sbrk+0x64>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d102      	bne.n	8001b66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b60:	4b11      	ldr	r3, [pc, #68]	@ (8001ba8 <_sbrk+0x64>)
 8001b62:	4a12      	ldr	r2, [pc, #72]	@ (8001bac <_sbrk+0x68>)
 8001b64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b66:	4b10      	ldr	r3, [pc, #64]	@ (8001ba8 <_sbrk+0x64>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d207      	bcs.n	8001b84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b74:	f004 fcb8 	bl	80064e8 <__errno>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	220c      	movs	r2, #12
 8001b7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b7e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b82:	e009      	b.n	8001b98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b84:	4b08      	ldr	r3, [pc, #32]	@ (8001ba8 <_sbrk+0x64>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b8a:	4b07      	ldr	r3, [pc, #28]	@ (8001ba8 <_sbrk+0x64>)
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4413      	add	r3, r2
 8001b92:	4a05      	ldr	r2, [pc, #20]	@ (8001ba8 <_sbrk+0x64>)
 8001b94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b96:	68fb      	ldr	r3, [r7, #12]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3718      	adds	r7, #24
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	20050000 	.word	0x20050000
 8001ba4:	00000400 	.word	0x00000400
 8001ba8:	200002a8 	.word	0x200002a8
 8001bac:	20000530 	.word	0x20000530

08001bb0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bb4:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <SystemInit+0x20>)
 8001bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bba:	4a05      	ldr	r2, [pc, #20]	@ (8001bd0 <SystemInit+0x20>)
 8001bbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bc4:	bf00      	nop
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	e000ed00 	.word	0xe000ed00

08001bd4 <MX_TIM6_Init>:
  /* USER CODE END TIM2_Init 2 */

}
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bda:	1d3b      	adds	r3, r7, #4
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001be4:	4b15      	ldr	r3, [pc, #84]	@ (8001c3c <MX_TIM6_Init+0x68>)
 8001be6:	4a16      	ldr	r2, [pc, #88]	@ (8001c40 <MX_TIM6_Init+0x6c>)
 8001be8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9999;
 8001bea:	4b14      	ldr	r3, [pc, #80]	@ (8001c3c <MX_TIM6_Init+0x68>)
 8001bec:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001bf0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf2:	4b12      	ldr	r3, [pc, #72]	@ (8001c3c <MX_TIM6_Init+0x68>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 49999;
 8001bf8:	4b10      	ldr	r3, [pc, #64]	@ (8001c3c <MX_TIM6_Init+0x68>)
 8001bfa:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8001bfe:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c00:	4b0e      	ldr	r3, [pc, #56]	@ (8001c3c <MX_TIM6_Init+0x68>)
 8001c02:	2280      	movs	r2, #128	@ 0x80
 8001c04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001c06:	480d      	ldr	r0, [pc, #52]	@ (8001c3c <MX_TIM6_Init+0x68>)
 8001c08:	f002 fb82 	bl	8004310 <HAL_TIM_Base_Init>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001c12:	f7ff fe99 	bl	8001948 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c16:	2300      	movs	r3, #0
 8001c18:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001c1e:	1d3b      	adds	r3, r7, #4
 8001c20:	4619      	mov	r1, r3
 8001c22:	4806      	ldr	r0, [pc, #24]	@ (8001c3c <MX_TIM6_Init+0x68>)
 8001c24:	f002 fe10 	bl	8004848 <HAL_TIMEx_MasterConfigSynchronization>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001c2e:	f7ff fe8b 	bl	8001948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001c32:	bf00      	nop
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	200002f8 	.word	0x200002f8
 8001c40:	40001000 	.word	0x40001000

08001c44 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c54:	d114      	bne.n	8001c80 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c56:	4b19      	ldr	r3, [pc, #100]	@ (8001cbc <HAL_TIM_Base_MspInit+0x78>)
 8001c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5a:	4a18      	ldr	r2, [pc, #96]	@ (8001cbc <HAL_TIM_Base_MspInit+0x78>)
 8001c5c:	f043 0301 	orr.w	r3, r3, #1
 8001c60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c62:	4b16      	ldr	r3, [pc, #88]	@ (8001cbc <HAL_TIM_Base_MspInit+0x78>)
 8001c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	60fb      	str	r3, [r7, #12]
 8001c6c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001c6e:	2200      	movs	r2, #0
 8001c70:	2100      	movs	r1, #0
 8001c72:	201c      	movs	r0, #28
 8001c74:	f000 fa59 	bl	800212a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c78:	201c      	movs	r0, #28
 8001c7a:	f000 fa72 	bl	8002162 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001c7e:	e018      	b.n	8001cb2 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM6)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a0e      	ldr	r2, [pc, #56]	@ (8001cc0 <HAL_TIM_Base_MspInit+0x7c>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d113      	bne.n	8001cb2 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8001cbc <HAL_TIM_Base_MspInit+0x78>)
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8e:	4a0b      	ldr	r2, [pc, #44]	@ (8001cbc <HAL_TIM_Base_MspInit+0x78>)
 8001c90:	f043 0310 	orr.w	r3, r3, #16
 8001c94:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c96:	4b09      	ldr	r3, [pc, #36]	@ (8001cbc <HAL_TIM_Base_MspInit+0x78>)
 8001c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9a:	f003 0310 	and.w	r3, r3, #16
 8001c9e:	60bb      	str	r3, [r7, #8]
 8001ca0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	2036      	movs	r0, #54	@ 0x36
 8001ca8:	f000 fa3f 	bl	800212a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001cac:	2036      	movs	r0, #54	@ 0x36
 8001cae:	f000 fa58 	bl	8002162 <HAL_NVIC_EnableIRQ>
}
 8001cb2:	bf00      	nop
 8001cb4:	3710      	adds	r7, #16
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	40023800 	.word	0x40023800
 8001cc0:	40001000 	.word	0x40001000

08001cc4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001cc8:	4b14      	ldr	r3, [pc, #80]	@ (8001d1c <MX_USART1_UART_Init+0x58>)
 8001cca:	4a15      	ldr	r2, [pc, #84]	@ (8001d20 <MX_USART1_UART_Init+0x5c>)
 8001ccc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001cce:	4b13      	ldr	r3, [pc, #76]	@ (8001d1c <MX_USART1_UART_Init+0x58>)
 8001cd0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cd4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001cd6:	4b11      	ldr	r3, [pc, #68]	@ (8001d1c <MX_USART1_UART_Init+0x58>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001cdc:	4b0f      	ldr	r3, [pc, #60]	@ (8001d1c <MX_USART1_UART_Init+0x58>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8001d1c <MX_USART1_UART_Init+0x58>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ce8:	4b0c      	ldr	r3, [pc, #48]	@ (8001d1c <MX_USART1_UART_Init+0x58>)
 8001cea:	220c      	movs	r2, #12
 8001cec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cee:	4b0b      	ldr	r3, [pc, #44]	@ (8001d1c <MX_USART1_UART_Init+0x58>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cf4:	4b09      	ldr	r3, [pc, #36]	@ (8001d1c <MX_USART1_UART_Init+0x58>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cfa:	4b08      	ldr	r3, [pc, #32]	@ (8001d1c <MX_USART1_UART_Init+0x58>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d00:	4b06      	ldr	r3, [pc, #24]	@ (8001d1c <MX_USART1_UART_Init+0x58>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d06:	4805      	ldr	r0, [pc, #20]	@ (8001d1c <MX_USART1_UART_Init+0x58>)
 8001d08:	f002 fe4a 	bl	80049a0 <HAL_UART_Init>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001d12:	f7ff fe19 	bl	8001948 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d16:	bf00      	nop
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	20000344 	.word	0x20000344
 8001d20:	40011000 	.word	0x40011000

08001d24 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b0ac      	sub	sp, #176	@ 0xb0
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d2c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	605a      	str	r2, [r3, #4]
 8001d36:	609a      	str	r2, [r3, #8]
 8001d38:	60da      	str	r2, [r3, #12]
 8001d3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d3c:	f107 0318 	add.w	r3, r7, #24
 8001d40:	2284      	movs	r2, #132	@ 0x84
 8001d42:	2100      	movs	r1, #0
 8001d44:	4618      	mov	r0, r3
 8001d46:	f004 fb7c 	bl	8006442 <memset>
  if(uartHandle->Instance==USART1)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a32      	ldr	r2, [pc, #200]	@ (8001e18 <HAL_UART_MspInit+0xf4>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d15c      	bne.n	8001e0e <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001d54:	2340      	movs	r3, #64	@ 0x40
 8001d56:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d5c:	f107 0318 	add.w	r3, r7, #24
 8001d60:	4618      	mov	r0, r3
 8001d62:	f001 fee5 	bl	8003b30 <HAL_RCCEx_PeriphCLKConfig>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d6c:	f7ff fdec 	bl	8001948 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d70:	4b2a      	ldr	r3, [pc, #168]	@ (8001e1c <HAL_UART_MspInit+0xf8>)
 8001d72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d74:	4a29      	ldr	r2, [pc, #164]	@ (8001e1c <HAL_UART_MspInit+0xf8>)
 8001d76:	f043 0310 	orr.w	r3, r3, #16
 8001d7a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d7c:	4b27      	ldr	r3, [pc, #156]	@ (8001e1c <HAL_UART_MspInit+0xf8>)
 8001d7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d80:	f003 0310 	and.w	r3, r3, #16
 8001d84:	617b      	str	r3, [r7, #20]
 8001d86:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d88:	4b24      	ldr	r3, [pc, #144]	@ (8001e1c <HAL_UART_MspInit+0xf8>)
 8001d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8c:	4a23      	ldr	r2, [pc, #140]	@ (8001e1c <HAL_UART_MspInit+0xf8>)
 8001d8e:	f043 0302 	orr.w	r3, r3, #2
 8001d92:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d94:	4b21      	ldr	r3, [pc, #132]	@ (8001e1c <HAL_UART_MspInit+0xf8>)
 8001d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d98:	f003 0302 	and.w	r3, r3, #2
 8001d9c:	613b      	str	r3, [r7, #16]
 8001d9e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da0:	4b1e      	ldr	r3, [pc, #120]	@ (8001e1c <HAL_UART_MspInit+0xf8>)
 8001da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da4:	4a1d      	ldr	r2, [pc, #116]	@ (8001e1c <HAL_UART_MspInit+0xf8>)
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dac:	4b1b      	ldr	r3, [pc, #108]	@ (8001e1c <HAL_UART_MspInit+0xf8>)
 8001dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db0:	f003 0301 	and.w	r3, r3, #1
 8001db4:	60fb      	str	r3, [r7, #12]
 8001db6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001db8:	2380      	movs	r3, #128	@ 0x80
 8001dba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001dd0:	2307      	movs	r3, #7
 8001dd2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dd6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4810      	ldr	r0, [pc, #64]	@ (8001e20 <HAL_UART_MspInit+0xfc>)
 8001dde:	f000 f9db 	bl	8002198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001de2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001de6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dea:	2302      	movs	r3, #2
 8001dec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df0:	2300      	movs	r3, #0
 8001df2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df6:	2303      	movs	r3, #3
 8001df8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001dfc:	2307      	movs	r3, #7
 8001dfe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e02:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e06:	4619      	mov	r1, r3
 8001e08:	4806      	ldr	r0, [pc, #24]	@ (8001e24 <HAL_UART_MspInit+0x100>)
 8001e0a:	f000 f9c5 	bl	8002198 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001e0e:	bf00      	nop
 8001e10:	37b0      	adds	r7, #176	@ 0xb0
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	40011000 	.word	0x40011000
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	40020400 	.word	0x40020400
 8001e24:	40020000 	.word	0x40020000

08001e28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e28:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e60 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e2c:	f7ff fec0 	bl	8001bb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e30:	480c      	ldr	r0, [pc, #48]	@ (8001e64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e32:	490d      	ldr	r1, [pc, #52]	@ (8001e68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e34:	4a0d      	ldr	r2, [pc, #52]	@ (8001e6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e38:	e002      	b.n	8001e40 <LoopCopyDataInit>

08001e3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e3e:	3304      	adds	r3, #4

08001e40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e44:	d3f9      	bcc.n	8001e3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e46:	4a0a      	ldr	r2, [pc, #40]	@ (8001e70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e48:	4c0a      	ldr	r4, [pc, #40]	@ (8001e74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e4c:	e001      	b.n	8001e52 <LoopFillZerobss>

08001e4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e50:	3204      	adds	r2, #4

08001e52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e54:	d3fb      	bcc.n	8001e4e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001e56:	f004 fb4d 	bl	80064f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e5a:	f7ff fa63 	bl	8001324 <main>
  bx  lr    
 8001e5e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001e60:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001e64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e68:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001e6c:	08008694 	.word	0x08008694
  ldr r2, =_sbss
 8001e70:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001e74:	2000052c 	.word	0x2000052c

08001e78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e78:	e7fe      	b.n	8001e78 <ADC_IRQHandler>

08001e7a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e7e:	2003      	movs	r0, #3
 8001e80:	f000 f948 	bl	8002114 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e84:	2000      	movs	r0, #0
 8001e86:	f000 f805 	bl	8001e94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e8a:	f7ff fd63 	bl	8001954 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e8e:	2300      	movs	r3, #0
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e9c:	4b12      	ldr	r3, [pc, #72]	@ (8001ee8 <HAL_InitTick+0x54>)
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	4b12      	ldr	r3, [pc, #72]	@ (8001eec <HAL_InitTick+0x58>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001eaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f000 f963 	bl	800217e <HAL_SYSTICK_Config>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e00e      	b.n	8001ee0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2b0f      	cmp	r3, #15
 8001ec6:	d80a      	bhi.n	8001ede <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ec8:	2200      	movs	r2, #0
 8001eca:	6879      	ldr	r1, [r7, #4]
 8001ecc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ed0:	f000 f92b 	bl	800212a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ed4:	4a06      	ldr	r2, [pc, #24]	@ (8001ef0 <HAL_InitTick+0x5c>)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001eda:	2300      	movs	r3, #0
 8001edc:	e000      	b.n	8001ee0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3708      	adds	r7, #8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	20000000 	.word	0x20000000
 8001eec:	20000008 	.word	0x20000008
 8001ef0:	20000004 	.word	0x20000004

08001ef4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ef8:	4b06      	ldr	r3, [pc, #24]	@ (8001f14 <HAL_IncTick+0x20>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	461a      	mov	r2, r3
 8001efe:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <HAL_IncTick+0x24>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4413      	add	r3, r2
 8001f04:	4a04      	ldr	r2, [pc, #16]	@ (8001f18 <HAL_IncTick+0x24>)
 8001f06:	6013      	str	r3, [r2, #0]
}
 8001f08:	bf00      	nop
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	20000008 	.word	0x20000008
 8001f18:	200003cc 	.word	0x200003cc

08001f1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f20:	4b03      	ldr	r3, [pc, #12]	@ (8001f30 <HAL_GetTick+0x14>)
 8001f22:	681b      	ldr	r3, [r3, #0]
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	200003cc 	.word	0x200003cc

08001f34 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8001f38:	4b05      	ldr	r3, [pc, #20]	@ (8001f50 <HAL_SuspendTick+0x1c>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a04      	ldr	r2, [pc, #16]	@ (8001f50 <HAL_SuspendTick+0x1c>)
 8001f3e:	f023 0302 	bic.w	r3, r3, #2
 8001f42:	6013      	str	r3, [r2, #0]
}
 8001f44:	bf00      	nop
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop
 8001f50:	e000e010 	.word	0xe000e010

08001f54 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8001f58:	4b05      	ldr	r3, [pc, #20]	@ (8001f70 <HAL_ResumeTick+0x1c>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a04      	ldr	r2, [pc, #16]	@ (8001f70 <HAL_ResumeTick+0x1c>)
 8001f5e:	f043 0302 	orr.w	r3, r3, #2
 8001f62:	6013      	str	r3, [r2, #0]
}
 8001f64:	bf00      	nop
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	e000e010 	.word	0xe000e010

08001f74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	f003 0307 	and.w	r3, r3, #7
 8001f82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f84:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb4 <__NVIC_SetPriorityGrouping+0x40>)
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f8a:	68ba      	ldr	r2, [r7, #8]
 8001f8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f90:	4013      	ands	r3, r2
 8001f92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001f9c:	4b06      	ldr	r3, [pc, #24]	@ (8001fb8 <__NVIC_SetPriorityGrouping+0x44>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fa2:	4a04      	ldr	r2, [pc, #16]	@ (8001fb4 <__NVIC_SetPriorityGrouping+0x40>)
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	60d3      	str	r3, [r2, #12]
}
 8001fa8:	bf00      	nop
 8001faa:	3714      	adds	r7, #20
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr
 8001fb4:	e000ed00 	.word	0xe000ed00
 8001fb8:	05fa0000 	.word	0x05fa0000

08001fbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fc0:	4b04      	ldr	r3, [pc, #16]	@ (8001fd4 <__NVIC_GetPriorityGrouping+0x18>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	0a1b      	lsrs	r3, r3, #8
 8001fc6:	f003 0307 	and.w	r3, r3, #7
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr
 8001fd4:	e000ed00 	.word	0xe000ed00

08001fd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	4603      	mov	r3, r0
 8001fe0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	db0b      	blt.n	8002002 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fea:	79fb      	ldrb	r3, [r7, #7]
 8001fec:	f003 021f 	and.w	r2, r3, #31
 8001ff0:	4907      	ldr	r1, [pc, #28]	@ (8002010 <__NVIC_EnableIRQ+0x38>)
 8001ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff6:	095b      	lsrs	r3, r3, #5
 8001ff8:	2001      	movs	r0, #1
 8001ffa:	fa00 f202 	lsl.w	r2, r0, r2
 8001ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002002:	bf00      	nop
 8002004:	370c      	adds	r7, #12
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	e000e100 	.word	0xe000e100

08002014 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	4603      	mov	r3, r0
 800201c:	6039      	str	r1, [r7, #0]
 800201e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002024:	2b00      	cmp	r3, #0
 8002026:	db0a      	blt.n	800203e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	b2da      	uxtb	r2, r3
 800202c:	490c      	ldr	r1, [pc, #48]	@ (8002060 <__NVIC_SetPriority+0x4c>)
 800202e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002032:	0112      	lsls	r2, r2, #4
 8002034:	b2d2      	uxtb	r2, r2
 8002036:	440b      	add	r3, r1
 8002038:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800203c:	e00a      	b.n	8002054 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	b2da      	uxtb	r2, r3
 8002042:	4908      	ldr	r1, [pc, #32]	@ (8002064 <__NVIC_SetPriority+0x50>)
 8002044:	79fb      	ldrb	r3, [r7, #7]
 8002046:	f003 030f 	and.w	r3, r3, #15
 800204a:	3b04      	subs	r3, #4
 800204c:	0112      	lsls	r2, r2, #4
 800204e:	b2d2      	uxtb	r2, r2
 8002050:	440b      	add	r3, r1
 8002052:	761a      	strb	r2, [r3, #24]
}
 8002054:	bf00      	nop
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr
 8002060:	e000e100 	.word	0xe000e100
 8002064:	e000ed00 	.word	0xe000ed00

08002068 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002068:	b480      	push	{r7}
 800206a:	b089      	sub	sp, #36	@ 0x24
 800206c:	af00      	add	r7, sp, #0
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	60b9      	str	r1, [r7, #8]
 8002072:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f003 0307 	and.w	r3, r3, #7
 800207a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	f1c3 0307 	rsb	r3, r3, #7
 8002082:	2b04      	cmp	r3, #4
 8002084:	bf28      	it	cs
 8002086:	2304      	movcs	r3, #4
 8002088:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	3304      	adds	r3, #4
 800208e:	2b06      	cmp	r3, #6
 8002090:	d902      	bls.n	8002098 <NVIC_EncodePriority+0x30>
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	3b03      	subs	r3, #3
 8002096:	e000      	b.n	800209a <NVIC_EncodePriority+0x32>
 8002098:	2300      	movs	r3, #0
 800209a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800209c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	43da      	mvns	r2, r3
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	401a      	ands	r2, r3
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020b0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	fa01 f303 	lsl.w	r3, r1, r3
 80020ba:	43d9      	mvns	r1, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020c0:	4313      	orrs	r3, r2
         );
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3724      	adds	r7, #36	@ 0x24
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
	...

080020d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	3b01      	subs	r3, #1
 80020dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020e0:	d301      	bcc.n	80020e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020e2:	2301      	movs	r3, #1
 80020e4:	e00f      	b.n	8002106 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002110 <SysTick_Config+0x40>)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	3b01      	subs	r3, #1
 80020ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020ee:	210f      	movs	r1, #15
 80020f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80020f4:	f7ff ff8e 	bl	8002014 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020f8:	4b05      	ldr	r3, [pc, #20]	@ (8002110 <SysTick_Config+0x40>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020fe:	4b04      	ldr	r3, [pc, #16]	@ (8002110 <SysTick_Config+0x40>)
 8002100:	2207      	movs	r2, #7
 8002102:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	e000e010 	.word	0xe000e010

08002114 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f7ff ff29 	bl	8001f74 <__NVIC_SetPriorityGrouping>
}
 8002122:	bf00      	nop
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800212a:	b580      	push	{r7, lr}
 800212c:	b086      	sub	sp, #24
 800212e:	af00      	add	r7, sp, #0
 8002130:	4603      	mov	r3, r0
 8002132:	60b9      	str	r1, [r7, #8]
 8002134:	607a      	str	r2, [r7, #4]
 8002136:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002138:	2300      	movs	r3, #0
 800213a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800213c:	f7ff ff3e 	bl	8001fbc <__NVIC_GetPriorityGrouping>
 8002140:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	68b9      	ldr	r1, [r7, #8]
 8002146:	6978      	ldr	r0, [r7, #20]
 8002148:	f7ff ff8e 	bl	8002068 <NVIC_EncodePriority>
 800214c:	4602      	mov	r2, r0
 800214e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002152:	4611      	mov	r1, r2
 8002154:	4618      	mov	r0, r3
 8002156:	f7ff ff5d 	bl	8002014 <__NVIC_SetPriority>
}
 800215a:	bf00      	nop
 800215c:	3718      	adds	r7, #24
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b082      	sub	sp, #8
 8002166:	af00      	add	r7, sp, #0
 8002168:	4603      	mov	r3, r0
 800216a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800216c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff ff31 	bl	8001fd8 <__NVIC_EnableIRQ>
}
 8002176:	bf00      	nop
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b082      	sub	sp, #8
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f7ff ffa2 	bl	80020d0 <SysTick_Config>
 800218c:	4603      	mov	r3, r0
}
 800218e:	4618      	mov	r0, r3
 8002190:	3708      	adds	r7, #8
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
	...

08002198 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002198:	b480      	push	{r7}
 800219a:	b089      	sub	sp, #36	@ 0x24
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80021a2:	2300      	movs	r3, #0
 80021a4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80021a6:	2300      	movs	r3, #0
 80021a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80021aa:	2300      	movs	r3, #0
 80021ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80021ae:	2300      	movs	r3, #0
 80021b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80021b2:	2300      	movs	r3, #0
 80021b4:	61fb      	str	r3, [r7, #28]
 80021b6:	e175      	b.n	80024a4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80021b8:	2201      	movs	r2, #1
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	fa02 f303 	lsl.w	r3, r2, r3
 80021c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	697a      	ldr	r2, [r7, #20]
 80021c8:	4013      	ands	r3, r2
 80021ca:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80021cc:	693a      	ldr	r2, [r7, #16]
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	f040 8164 	bne.w	800249e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f003 0303 	and.w	r3, r3, #3
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d005      	beq.n	80021ee <HAL_GPIO_Init+0x56>
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f003 0303 	and.w	r3, r3, #3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d130      	bne.n	8002250 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	2203      	movs	r2, #3
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	43db      	mvns	r3, r3
 8002200:	69ba      	ldr	r2, [r7, #24]
 8002202:	4013      	ands	r3, r2
 8002204:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	68da      	ldr	r2, [r3, #12]
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	69ba      	ldr	r2, [r7, #24]
 8002214:	4313      	orrs	r3, r2
 8002216:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	69ba      	ldr	r2, [r7, #24]
 800221c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002224:	2201      	movs	r2, #1
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	fa02 f303 	lsl.w	r3, r2, r3
 800222c:	43db      	mvns	r3, r3
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	4013      	ands	r3, r2
 8002232:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	091b      	lsrs	r3, r3, #4
 800223a:	f003 0201 	and.w	r2, r3, #1
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	69ba      	ldr	r2, [r7, #24]
 8002246:	4313      	orrs	r3, r2
 8002248:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f003 0303 	and.w	r3, r3, #3
 8002258:	2b03      	cmp	r3, #3
 800225a:	d017      	beq.n	800228c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	2203      	movs	r2, #3
 8002268:	fa02 f303 	lsl.w	r3, r2, r3
 800226c:	43db      	mvns	r3, r3
 800226e:	69ba      	ldr	r2, [r7, #24]
 8002270:	4013      	ands	r3, r2
 8002272:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	689a      	ldr	r2, [r3, #8]
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	4313      	orrs	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f003 0303 	and.w	r3, r3, #3
 8002294:	2b02      	cmp	r3, #2
 8002296:	d123      	bne.n	80022e0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	08da      	lsrs	r2, r3, #3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	3208      	adds	r2, #8
 80022a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	f003 0307 	and.w	r3, r3, #7
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	220f      	movs	r2, #15
 80022b0:	fa02 f303 	lsl.w	r3, r2, r3
 80022b4:	43db      	mvns	r3, r3
 80022b6:	69ba      	ldr	r2, [r7, #24]
 80022b8:	4013      	ands	r3, r2
 80022ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	691a      	ldr	r2, [r3, #16]
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	f003 0307 	and.w	r3, r3, #7
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	fa02 f303 	lsl.w	r3, r2, r3
 80022cc:	69ba      	ldr	r2, [r7, #24]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	08da      	lsrs	r2, r3, #3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	3208      	adds	r2, #8
 80022da:	69b9      	ldr	r1, [r7, #24]
 80022dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	2203      	movs	r2, #3
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	43db      	mvns	r3, r3
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	4013      	ands	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f003 0203 	and.w	r2, r3, #3
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4313      	orrs	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	69ba      	ldr	r2, [r7, #24]
 8002312:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800231c:	2b00      	cmp	r3, #0
 800231e:	f000 80be 	beq.w	800249e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002322:	4b66      	ldr	r3, [pc, #408]	@ (80024bc <HAL_GPIO_Init+0x324>)
 8002324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002326:	4a65      	ldr	r2, [pc, #404]	@ (80024bc <HAL_GPIO_Init+0x324>)
 8002328:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800232c:	6453      	str	r3, [r2, #68]	@ 0x44
 800232e:	4b63      	ldr	r3, [pc, #396]	@ (80024bc <HAL_GPIO_Init+0x324>)
 8002330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002332:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800233a:	4a61      	ldr	r2, [pc, #388]	@ (80024c0 <HAL_GPIO_Init+0x328>)
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	089b      	lsrs	r3, r3, #2
 8002340:	3302      	adds	r3, #2
 8002342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002346:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	f003 0303 	and.w	r3, r3, #3
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	220f      	movs	r2, #15
 8002352:	fa02 f303 	lsl.w	r3, r2, r3
 8002356:	43db      	mvns	r3, r3
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	4013      	ands	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a58      	ldr	r2, [pc, #352]	@ (80024c4 <HAL_GPIO_Init+0x32c>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d037      	beq.n	80023d6 <HAL_GPIO_Init+0x23e>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a57      	ldr	r2, [pc, #348]	@ (80024c8 <HAL_GPIO_Init+0x330>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d031      	beq.n	80023d2 <HAL_GPIO_Init+0x23a>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a56      	ldr	r2, [pc, #344]	@ (80024cc <HAL_GPIO_Init+0x334>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d02b      	beq.n	80023ce <HAL_GPIO_Init+0x236>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a55      	ldr	r2, [pc, #340]	@ (80024d0 <HAL_GPIO_Init+0x338>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d025      	beq.n	80023ca <HAL_GPIO_Init+0x232>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a54      	ldr	r2, [pc, #336]	@ (80024d4 <HAL_GPIO_Init+0x33c>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d01f      	beq.n	80023c6 <HAL_GPIO_Init+0x22e>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a53      	ldr	r2, [pc, #332]	@ (80024d8 <HAL_GPIO_Init+0x340>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d019      	beq.n	80023c2 <HAL_GPIO_Init+0x22a>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a52      	ldr	r2, [pc, #328]	@ (80024dc <HAL_GPIO_Init+0x344>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d013      	beq.n	80023be <HAL_GPIO_Init+0x226>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a51      	ldr	r2, [pc, #324]	@ (80024e0 <HAL_GPIO_Init+0x348>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d00d      	beq.n	80023ba <HAL_GPIO_Init+0x222>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a50      	ldr	r2, [pc, #320]	@ (80024e4 <HAL_GPIO_Init+0x34c>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d007      	beq.n	80023b6 <HAL_GPIO_Init+0x21e>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a4f      	ldr	r2, [pc, #316]	@ (80024e8 <HAL_GPIO_Init+0x350>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d101      	bne.n	80023b2 <HAL_GPIO_Init+0x21a>
 80023ae:	2309      	movs	r3, #9
 80023b0:	e012      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023b2:	230a      	movs	r3, #10
 80023b4:	e010      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023b6:	2308      	movs	r3, #8
 80023b8:	e00e      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023ba:	2307      	movs	r3, #7
 80023bc:	e00c      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023be:	2306      	movs	r3, #6
 80023c0:	e00a      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023c2:	2305      	movs	r3, #5
 80023c4:	e008      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023c6:	2304      	movs	r3, #4
 80023c8:	e006      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023ca:	2303      	movs	r3, #3
 80023cc:	e004      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023ce:	2302      	movs	r3, #2
 80023d0:	e002      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023d2:	2301      	movs	r3, #1
 80023d4:	e000      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023d6:	2300      	movs	r3, #0
 80023d8:	69fa      	ldr	r2, [r7, #28]
 80023da:	f002 0203 	and.w	r2, r2, #3
 80023de:	0092      	lsls	r2, r2, #2
 80023e0:	4093      	lsls	r3, r2
 80023e2:	69ba      	ldr	r2, [r7, #24]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80023e8:	4935      	ldr	r1, [pc, #212]	@ (80024c0 <HAL_GPIO_Init+0x328>)
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	089b      	lsrs	r3, r3, #2
 80023ee:	3302      	adds	r3, #2
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023f6:	4b3d      	ldr	r3, [pc, #244]	@ (80024ec <HAL_GPIO_Init+0x354>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	43db      	mvns	r3, r3
 8002400:	69ba      	ldr	r2, [r7, #24]
 8002402:	4013      	ands	r3, r2
 8002404:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d003      	beq.n	800241a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	4313      	orrs	r3, r2
 8002418:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800241a:	4a34      	ldr	r2, [pc, #208]	@ (80024ec <HAL_GPIO_Init+0x354>)
 800241c:	69bb      	ldr	r3, [r7, #24]
 800241e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002420:	4b32      	ldr	r3, [pc, #200]	@ (80024ec <HAL_GPIO_Init+0x354>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	43db      	mvns	r3, r3
 800242a:	69ba      	ldr	r2, [r7, #24]
 800242c:	4013      	ands	r3, r2
 800242e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d003      	beq.n	8002444 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	4313      	orrs	r3, r2
 8002442:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002444:	4a29      	ldr	r2, [pc, #164]	@ (80024ec <HAL_GPIO_Init+0x354>)
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800244a:	4b28      	ldr	r3, [pc, #160]	@ (80024ec <HAL_GPIO_Init+0x354>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	43db      	mvns	r3, r3
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	4013      	ands	r3, r2
 8002458:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d003      	beq.n	800246e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	4313      	orrs	r3, r2
 800246c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800246e:	4a1f      	ldr	r2, [pc, #124]	@ (80024ec <HAL_GPIO_Init+0x354>)
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002474:	4b1d      	ldr	r3, [pc, #116]	@ (80024ec <HAL_GPIO_Init+0x354>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	43db      	mvns	r3, r3
 800247e:	69ba      	ldr	r2, [r7, #24]
 8002480:	4013      	ands	r3, r2
 8002482:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d003      	beq.n	8002498 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	4313      	orrs	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002498:	4a14      	ldr	r2, [pc, #80]	@ (80024ec <HAL_GPIO_Init+0x354>)
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	3301      	adds	r3, #1
 80024a2:	61fb      	str	r3, [r7, #28]
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	2b0f      	cmp	r3, #15
 80024a8:	f67f ae86 	bls.w	80021b8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80024ac:	bf00      	nop
 80024ae:	bf00      	nop
 80024b0:	3724      	adds	r7, #36	@ 0x24
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	40023800 	.word	0x40023800
 80024c0:	40013800 	.word	0x40013800
 80024c4:	40020000 	.word	0x40020000
 80024c8:	40020400 	.word	0x40020400
 80024cc:	40020800 	.word	0x40020800
 80024d0:	40020c00 	.word	0x40020c00
 80024d4:	40021000 	.word	0x40021000
 80024d8:	40021400 	.word	0x40021400
 80024dc:	40021800 	.word	0x40021800
 80024e0:	40021c00 	.word	0x40021c00
 80024e4:	40022000 	.word	0x40022000
 80024e8:	40022400 	.word	0x40022400
 80024ec:	40013c00 	.word	0x40013c00

080024f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d101      	bne.n	8002502 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e08b      	b.n	800261a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002508:	b2db      	uxtb	r3, r3
 800250a:	2b00      	cmp	r3, #0
 800250c:	d106      	bne.n	800251c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2200      	movs	r2, #0
 8002512:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f7fe fea4 	bl	8001264 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2224      	movs	r2, #36	@ 0x24
 8002520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f022 0201 	bic.w	r2, r2, #1
 8002532:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685a      	ldr	r2, [r3, #4]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002540:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	689a      	ldr	r2, [r3, #8]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002550:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d107      	bne.n	800256a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	689a      	ldr	r2, [r3, #8]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002566:	609a      	str	r2, [r3, #8]
 8002568:	e006      	b.n	8002578 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	689a      	ldr	r2, [r3, #8]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002576:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	2b02      	cmp	r3, #2
 800257e:	d108      	bne.n	8002592 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800258e:	605a      	str	r2, [r3, #4]
 8002590:	e007      	b.n	80025a2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	685a      	ldr	r2, [r3, #4]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025a0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	6859      	ldr	r1, [r3, #4]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002624 <HAL_I2C_Init+0x134>)
 80025ae:	430b      	orrs	r3, r1
 80025b0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	68da      	ldr	r2, [r3, #12]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025c0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	691a      	ldr	r2, [r3, #16]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	695b      	ldr	r3, [r3, #20]
 80025ca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	699b      	ldr	r3, [r3, #24]
 80025d2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	430a      	orrs	r2, r1
 80025da:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	69d9      	ldr	r1, [r3, #28]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6a1a      	ldr	r2, [r3, #32]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	430a      	orrs	r2, r1
 80025ea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f042 0201 	orr.w	r2, r2, #1
 80025fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2200      	movs	r2, #0
 8002600:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2220      	movs	r2, #32
 8002606:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002618:	2300      	movs	r3, #0
}
 800261a:	4618      	mov	r0, r3
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	02008000 	.word	0x02008000

08002628 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b088      	sub	sp, #32
 800262c:	af02      	add	r7, sp, #8
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	4608      	mov	r0, r1
 8002632:	4611      	mov	r1, r2
 8002634:	461a      	mov	r2, r3
 8002636:	4603      	mov	r3, r0
 8002638:	817b      	strh	r3, [r7, #10]
 800263a:	460b      	mov	r3, r1
 800263c:	813b      	strh	r3, [r7, #8]
 800263e:	4613      	mov	r3, r2
 8002640:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002648:	b2db      	uxtb	r3, r3
 800264a:	2b20      	cmp	r3, #32
 800264c:	f040 80f9 	bne.w	8002842 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002650:	6a3b      	ldr	r3, [r7, #32]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d002      	beq.n	800265c <HAL_I2C_Mem_Write+0x34>
 8002656:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002658:	2b00      	cmp	r3, #0
 800265a:	d105      	bne.n	8002668 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002662:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e0ed      	b.n	8002844 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800266e:	2b01      	cmp	r3, #1
 8002670:	d101      	bne.n	8002676 <HAL_I2C_Mem_Write+0x4e>
 8002672:	2302      	movs	r3, #2
 8002674:	e0e6      	b.n	8002844 <HAL_I2C_Mem_Write+0x21c>
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2201      	movs	r2, #1
 800267a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800267e:	f7ff fc4d 	bl	8001f1c <HAL_GetTick>
 8002682:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	9300      	str	r3, [sp, #0]
 8002688:	2319      	movs	r3, #25
 800268a:	2201      	movs	r2, #1
 800268c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002690:	68f8      	ldr	r0, [r7, #12]
 8002692:	f000 fac3 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e0d1      	b.n	8002844 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2221      	movs	r2, #33	@ 0x21
 80026a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2240      	movs	r2, #64	@ 0x40
 80026ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2200      	movs	r2, #0
 80026b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	6a3a      	ldr	r2, [r7, #32]
 80026ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80026c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2200      	movs	r2, #0
 80026c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80026c8:	88f8      	ldrh	r0, [r7, #6]
 80026ca:	893a      	ldrh	r2, [r7, #8]
 80026cc:	8979      	ldrh	r1, [r7, #10]
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	9301      	str	r3, [sp, #4]
 80026d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026d4:	9300      	str	r3, [sp, #0]
 80026d6:	4603      	mov	r3, r0
 80026d8:	68f8      	ldr	r0, [r7, #12]
 80026da:	f000 f9d3 	bl	8002a84 <I2C_RequestMemoryWrite>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d005      	beq.n	80026f0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	e0a9      	b.n	8002844 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	2bff      	cmp	r3, #255	@ 0xff
 80026f8:	d90e      	bls.n	8002718 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	22ff      	movs	r2, #255	@ 0xff
 80026fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002704:	b2da      	uxtb	r2, r3
 8002706:	8979      	ldrh	r1, [r7, #10]
 8002708:	2300      	movs	r3, #0
 800270a:	9300      	str	r3, [sp, #0]
 800270c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002710:	68f8      	ldr	r0, [r7, #12]
 8002712:	f000 fc47 	bl	8002fa4 <I2C_TransferConfig>
 8002716:	e00f      	b.n	8002738 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800271c:	b29a      	uxth	r2, r3
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002726:	b2da      	uxtb	r2, r3
 8002728:	8979      	ldrh	r1, [r7, #10]
 800272a:	2300      	movs	r3, #0
 800272c:	9300      	str	r3, [sp, #0]
 800272e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002732:	68f8      	ldr	r0, [r7, #12]
 8002734:	f000 fc36 	bl	8002fa4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002738:	697a      	ldr	r2, [r7, #20]
 800273a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800273c:	68f8      	ldr	r0, [r7, #12]
 800273e:	f000 fac6 	bl	8002cce <I2C_WaitOnTXISFlagUntilTimeout>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e07b      	b.n	8002844 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002750:	781a      	ldrb	r2, [r3, #0]
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275c:	1c5a      	adds	r2, r3, #1
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002766:	b29b      	uxth	r3, r3
 8002768:	3b01      	subs	r3, #1
 800276a:	b29a      	uxth	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002774:	3b01      	subs	r3, #1
 8002776:	b29a      	uxth	r2, r3
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002780:	b29b      	uxth	r3, r3
 8002782:	2b00      	cmp	r3, #0
 8002784:	d034      	beq.n	80027f0 <HAL_I2C_Mem_Write+0x1c8>
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800278a:	2b00      	cmp	r3, #0
 800278c:	d130      	bne.n	80027f0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	9300      	str	r3, [sp, #0]
 8002792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002794:	2200      	movs	r2, #0
 8002796:	2180      	movs	r1, #128	@ 0x80
 8002798:	68f8      	ldr	r0, [r7, #12]
 800279a:	f000 fa3f 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e04d      	b.n	8002844 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027ac:	b29b      	uxth	r3, r3
 80027ae:	2bff      	cmp	r3, #255	@ 0xff
 80027b0:	d90e      	bls.n	80027d0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	22ff      	movs	r2, #255	@ 0xff
 80027b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027bc:	b2da      	uxtb	r2, r3
 80027be:	8979      	ldrh	r1, [r7, #10]
 80027c0:	2300      	movs	r3, #0
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027c8:	68f8      	ldr	r0, [r7, #12]
 80027ca:	f000 fbeb 	bl	8002fa4 <I2C_TransferConfig>
 80027ce:	e00f      	b.n	80027f0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027d4:	b29a      	uxth	r2, r3
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027de:	b2da      	uxtb	r2, r3
 80027e0:	8979      	ldrh	r1, [r7, #10]
 80027e2:	2300      	movs	r3, #0
 80027e4:	9300      	str	r3, [sp, #0]
 80027e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027ea:	68f8      	ldr	r0, [r7, #12]
 80027ec:	f000 fbda 	bl	8002fa4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d19e      	bne.n	8002738 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027fa:	697a      	ldr	r2, [r7, #20]
 80027fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027fe:	68f8      	ldr	r0, [r7, #12]
 8002800:	f000 faac 	bl	8002d5c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e01a      	b.n	8002844 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2220      	movs	r2, #32
 8002814:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6859      	ldr	r1, [r3, #4]
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	4b0a      	ldr	r3, [pc, #40]	@ (800284c <HAL_I2C_Mem_Write+0x224>)
 8002822:	400b      	ands	r3, r1
 8002824:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2220      	movs	r2, #32
 800282a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2200      	movs	r2, #0
 8002832:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2200      	movs	r2, #0
 800283a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800283e:	2300      	movs	r3, #0
 8002840:	e000      	b.n	8002844 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002842:	2302      	movs	r3, #2
  }
}
 8002844:	4618      	mov	r0, r3
 8002846:	3718      	adds	r7, #24
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	fe00e800 	.word	0xfe00e800

08002850 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b088      	sub	sp, #32
 8002854:	af02      	add	r7, sp, #8
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	4608      	mov	r0, r1
 800285a:	4611      	mov	r1, r2
 800285c:	461a      	mov	r2, r3
 800285e:	4603      	mov	r3, r0
 8002860:	817b      	strh	r3, [r7, #10]
 8002862:	460b      	mov	r3, r1
 8002864:	813b      	strh	r3, [r7, #8]
 8002866:	4613      	mov	r3, r2
 8002868:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002870:	b2db      	uxtb	r3, r3
 8002872:	2b20      	cmp	r3, #32
 8002874:	f040 80fd 	bne.w	8002a72 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002878:	6a3b      	ldr	r3, [r7, #32]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d002      	beq.n	8002884 <HAL_I2C_Mem_Read+0x34>
 800287e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002880:	2b00      	cmp	r3, #0
 8002882:	d105      	bne.n	8002890 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800288a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e0f1      	b.n	8002a74 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002896:	2b01      	cmp	r3, #1
 8002898:	d101      	bne.n	800289e <HAL_I2C_Mem_Read+0x4e>
 800289a:	2302      	movs	r3, #2
 800289c:	e0ea      	b.n	8002a74 <HAL_I2C_Mem_Read+0x224>
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2201      	movs	r2, #1
 80028a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80028a6:	f7ff fb39 	bl	8001f1c <HAL_GetTick>
 80028aa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	2319      	movs	r3, #25
 80028b2:	2201      	movs	r2, #1
 80028b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028b8:	68f8      	ldr	r0, [r7, #12]
 80028ba:	f000 f9af 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d001      	beq.n	80028c8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e0d5      	b.n	8002a74 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2222      	movs	r2, #34	@ 0x22
 80028cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2240      	movs	r2, #64	@ 0x40
 80028d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2200      	movs	r2, #0
 80028dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	6a3a      	ldr	r2, [r7, #32]
 80028e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80028e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80028f0:	88f8      	ldrh	r0, [r7, #6]
 80028f2:	893a      	ldrh	r2, [r7, #8]
 80028f4:	8979      	ldrh	r1, [r7, #10]
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	9301      	str	r3, [sp, #4]
 80028fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028fc:	9300      	str	r3, [sp, #0]
 80028fe:	4603      	mov	r3, r0
 8002900:	68f8      	ldr	r0, [r7, #12]
 8002902:	f000 f913 	bl	8002b2c <I2C_RequestMemoryRead>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d005      	beq.n	8002918 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2200      	movs	r2, #0
 8002910:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e0ad      	b.n	8002a74 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800291c:	b29b      	uxth	r3, r3
 800291e:	2bff      	cmp	r3, #255	@ 0xff
 8002920:	d90e      	bls.n	8002940 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2201      	movs	r2, #1
 8002926:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800292c:	b2da      	uxtb	r2, r3
 800292e:	8979      	ldrh	r1, [r7, #10]
 8002930:	4b52      	ldr	r3, [pc, #328]	@ (8002a7c <HAL_I2C_Mem_Read+0x22c>)
 8002932:	9300      	str	r3, [sp, #0]
 8002934:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f000 fb33 	bl	8002fa4 <I2C_TransferConfig>
 800293e:	e00f      	b.n	8002960 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002944:	b29a      	uxth	r2, r3
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800294e:	b2da      	uxtb	r2, r3
 8002950:	8979      	ldrh	r1, [r7, #10]
 8002952:	4b4a      	ldr	r3, [pc, #296]	@ (8002a7c <HAL_I2C_Mem_Read+0x22c>)
 8002954:	9300      	str	r3, [sp, #0]
 8002956:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800295a:	68f8      	ldr	r0, [r7, #12]
 800295c:	f000 fb22 	bl	8002fa4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	9300      	str	r3, [sp, #0]
 8002964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002966:	2200      	movs	r2, #0
 8002968:	2104      	movs	r1, #4
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f000 f956 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e07c      	b.n	8002a74 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002984:	b2d2      	uxtb	r2, r2
 8002986:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800298c:	1c5a      	adds	r2, r3, #1
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002996:	3b01      	subs	r3, #1
 8002998:	b29a      	uxth	r2, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	3b01      	subs	r3, #1
 80029a6:	b29a      	uxth	r2, r3
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d034      	beq.n	8002a20 <HAL_I2C_Mem_Read+0x1d0>
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d130      	bne.n	8002a20 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	9300      	str	r3, [sp, #0]
 80029c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029c4:	2200      	movs	r2, #0
 80029c6:	2180      	movs	r1, #128	@ 0x80
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f000 f927 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e04d      	b.n	8002a74 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029dc:	b29b      	uxth	r3, r3
 80029de:	2bff      	cmp	r3, #255	@ 0xff
 80029e0:	d90e      	bls.n	8002a00 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2201      	movs	r2, #1
 80029e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ec:	b2da      	uxtb	r2, r3
 80029ee:	8979      	ldrh	r1, [r7, #10]
 80029f0:	2300      	movs	r3, #0
 80029f2:	9300      	str	r3, [sp, #0]
 80029f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029f8:	68f8      	ldr	r0, [r7, #12]
 80029fa:	f000 fad3 	bl	8002fa4 <I2C_TransferConfig>
 80029fe:	e00f      	b.n	8002a20 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a04:	b29a      	uxth	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a0e:	b2da      	uxtb	r2, r3
 8002a10:	8979      	ldrh	r1, [r7, #10]
 8002a12:	2300      	movs	r3, #0
 8002a14:	9300      	str	r3, [sp, #0]
 8002a16:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a1a:	68f8      	ldr	r0, [r7, #12]
 8002a1c:	f000 fac2 	bl	8002fa4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d19a      	bne.n	8002960 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a2a:	697a      	ldr	r2, [r7, #20]
 8002a2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f000 f994 	bl	8002d5c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e01a      	b.n	8002a74 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2220      	movs	r2, #32
 8002a44:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	6859      	ldr	r1, [r3, #4]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	4b0b      	ldr	r3, [pc, #44]	@ (8002a80 <HAL_I2C_Mem_Read+0x230>)
 8002a52:	400b      	ands	r3, r1
 8002a54:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2220      	movs	r2, #32
 8002a5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2200      	movs	r2, #0
 8002a62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	e000      	b.n	8002a74 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002a72:	2302      	movs	r3, #2
  }
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3718      	adds	r7, #24
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	80002400 	.word	0x80002400
 8002a80:	fe00e800 	.word	0xfe00e800

08002a84 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af02      	add	r7, sp, #8
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	4608      	mov	r0, r1
 8002a8e:	4611      	mov	r1, r2
 8002a90:	461a      	mov	r2, r3
 8002a92:	4603      	mov	r3, r0
 8002a94:	817b      	strh	r3, [r7, #10]
 8002a96:	460b      	mov	r3, r1
 8002a98:	813b      	strh	r3, [r7, #8]
 8002a9a:	4613      	mov	r3, r2
 8002a9c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002a9e:	88fb      	ldrh	r3, [r7, #6]
 8002aa0:	b2da      	uxtb	r2, r3
 8002aa2:	8979      	ldrh	r1, [r7, #10]
 8002aa4:	4b20      	ldr	r3, [pc, #128]	@ (8002b28 <I2C_RequestMemoryWrite+0xa4>)
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002aac:	68f8      	ldr	r0, [r7, #12]
 8002aae:	f000 fa79 	bl	8002fa4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ab2:	69fa      	ldr	r2, [r7, #28]
 8002ab4:	69b9      	ldr	r1, [r7, #24]
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f000 f909 	bl	8002cce <I2C_WaitOnTXISFlagUntilTimeout>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e02c      	b.n	8002b20 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ac6:	88fb      	ldrh	r3, [r7, #6]
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d105      	bne.n	8002ad8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002acc:	893b      	ldrh	r3, [r7, #8]
 8002ace:	b2da      	uxtb	r2, r3
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ad6:	e015      	b.n	8002b04 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ad8:	893b      	ldrh	r3, [r7, #8]
 8002ada:	0a1b      	lsrs	r3, r3, #8
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	b2da      	uxtb	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ae6:	69fa      	ldr	r2, [r7, #28]
 8002ae8:	69b9      	ldr	r1, [r7, #24]
 8002aea:	68f8      	ldr	r0, [r7, #12]
 8002aec:	f000 f8ef 	bl	8002cce <I2C_WaitOnTXISFlagUntilTimeout>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d001      	beq.n	8002afa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e012      	b.n	8002b20 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002afa:	893b      	ldrh	r3, [r7, #8]
 8002afc:	b2da      	uxtb	r2, r3
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	69bb      	ldr	r3, [r7, #24]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	2180      	movs	r1, #128	@ 0x80
 8002b0e:	68f8      	ldr	r0, [r7, #12]
 8002b10:	f000 f884 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e000      	b.n	8002b20 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3710      	adds	r7, #16
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	80002000 	.word	0x80002000

08002b2c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b086      	sub	sp, #24
 8002b30:	af02      	add	r7, sp, #8
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	4608      	mov	r0, r1
 8002b36:	4611      	mov	r1, r2
 8002b38:	461a      	mov	r2, r3
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	817b      	strh	r3, [r7, #10]
 8002b3e:	460b      	mov	r3, r1
 8002b40:	813b      	strh	r3, [r7, #8]
 8002b42:	4613      	mov	r3, r2
 8002b44:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002b46:	88fb      	ldrh	r3, [r7, #6]
 8002b48:	b2da      	uxtb	r2, r3
 8002b4a:	8979      	ldrh	r1, [r7, #10]
 8002b4c:	4b20      	ldr	r3, [pc, #128]	@ (8002bd0 <I2C_RequestMemoryRead+0xa4>)
 8002b4e:	9300      	str	r3, [sp, #0]
 8002b50:	2300      	movs	r3, #0
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	f000 fa26 	bl	8002fa4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b58:	69fa      	ldr	r2, [r7, #28]
 8002b5a:	69b9      	ldr	r1, [r7, #24]
 8002b5c:	68f8      	ldr	r0, [r7, #12]
 8002b5e:	f000 f8b6 	bl	8002cce <I2C_WaitOnTXISFlagUntilTimeout>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e02c      	b.n	8002bc6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b6c:	88fb      	ldrh	r3, [r7, #6]
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d105      	bne.n	8002b7e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b72:	893b      	ldrh	r3, [r7, #8]
 8002b74:	b2da      	uxtb	r2, r3
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	629a      	str	r2, [r3, #40]	@ 0x28
 8002b7c:	e015      	b.n	8002baa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002b7e:	893b      	ldrh	r3, [r7, #8]
 8002b80:	0a1b      	lsrs	r3, r3, #8
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	b2da      	uxtb	r2, r3
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b8c:	69fa      	ldr	r2, [r7, #28]
 8002b8e:	69b9      	ldr	r1, [r7, #24]
 8002b90:	68f8      	ldr	r0, [r7, #12]
 8002b92:	f000 f89c 	bl	8002cce <I2C_WaitOnTXISFlagUntilTimeout>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d001      	beq.n	8002ba0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e012      	b.n	8002bc6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ba0:	893b      	ldrh	r3, [r7, #8]
 8002ba2:	b2da      	uxtb	r2, r3
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	9300      	str	r3, [sp, #0]
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	2140      	movs	r1, #64	@ 0x40
 8002bb4:	68f8      	ldr	r0, [r7, #12]
 8002bb6:	f000 f831 	bl	8002c1c <I2C_WaitOnFlagUntilTimeout>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d001      	beq.n	8002bc4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e000      	b.n	8002bc6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3710      	adds	r7, #16
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	80002000 	.word	0x80002000

08002bd4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	699b      	ldr	r3, [r3, #24]
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d103      	bne.n	8002bf2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	699b      	ldr	r3, [r3, #24]
 8002bf8:	f003 0301 	and.w	r3, r3, #1
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d007      	beq.n	8002c10 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	699a      	ldr	r2, [r3, #24]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f042 0201 	orr.w	r2, r2, #1
 8002c0e:	619a      	str	r2, [r3, #24]
  }
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr

08002c1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	603b      	str	r3, [r7, #0]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c2c:	e03b      	b.n	8002ca6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c2e:	69ba      	ldr	r2, [r7, #24]
 8002c30:	6839      	ldr	r1, [r7, #0]
 8002c32:	68f8      	ldr	r0, [r7, #12]
 8002c34:	f000 f8d6 	bl	8002de4 <I2C_IsErrorOccurred>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e041      	b.n	8002cc6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c48:	d02d      	beq.n	8002ca6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c4a:	f7ff f967 	bl	8001f1c <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	683a      	ldr	r2, [r7, #0]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d302      	bcc.n	8002c60 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d122      	bne.n	8002ca6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	699a      	ldr	r2, [r3, #24]
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	4013      	ands	r3, r2
 8002c6a:	68ba      	ldr	r2, [r7, #8]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	bf0c      	ite	eq
 8002c70:	2301      	moveq	r3, #1
 8002c72:	2300      	movne	r3, #0
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	461a      	mov	r2, r3
 8002c78:	79fb      	ldrb	r3, [r7, #7]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d113      	bne.n	8002ca6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c82:	f043 0220 	orr.w	r2, r3, #32
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2220      	movs	r2, #32
 8002c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e00f      	b.n	8002cc6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	699a      	ldr	r2, [r3, #24]
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	4013      	ands	r3, r2
 8002cb0:	68ba      	ldr	r2, [r7, #8]
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	bf0c      	ite	eq
 8002cb6:	2301      	moveq	r3, #1
 8002cb8:	2300      	movne	r3, #0
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	79fb      	ldrb	r3, [r7, #7]
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d0b4      	beq.n	8002c2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3710      	adds	r7, #16
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}

08002cce <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002cce:	b580      	push	{r7, lr}
 8002cd0:	b084      	sub	sp, #16
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	60f8      	str	r0, [r7, #12]
 8002cd6:	60b9      	str	r1, [r7, #8]
 8002cd8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002cda:	e033      	b.n	8002d44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	68b9      	ldr	r1, [r7, #8]
 8002ce0:	68f8      	ldr	r0, [r7, #12]
 8002ce2:	f000 f87f 	bl	8002de4 <I2C_IsErrorOccurred>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e031      	b.n	8002d54 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002cf6:	d025      	beq.n	8002d44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cf8:	f7ff f910 	bl	8001f1c <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	68ba      	ldr	r2, [r7, #8]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d302      	bcc.n	8002d0e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d11a      	bne.n	8002d44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	699b      	ldr	r3, [r3, #24]
 8002d14:	f003 0302 	and.w	r3, r3, #2
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d013      	beq.n	8002d44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d20:	f043 0220 	orr.w	r2, r3, #32
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2220      	movs	r2, #32
 8002d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e007      	b.n	8002d54 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	699b      	ldr	r3, [r3, #24]
 8002d4a:	f003 0302 	and.w	r3, r3, #2
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d1c4      	bne.n	8002cdc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d52:	2300      	movs	r3, #0
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3710      	adds	r7, #16
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d68:	e02f      	b.n	8002dca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	68b9      	ldr	r1, [r7, #8]
 8002d6e:	68f8      	ldr	r0, [r7, #12]
 8002d70:	f000 f838 	bl	8002de4 <I2C_IsErrorOccurred>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e02d      	b.n	8002dda <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d7e:	f7ff f8cd 	bl	8001f1c <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	68ba      	ldr	r2, [r7, #8]
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d302      	bcc.n	8002d94 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d11a      	bne.n	8002dca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	699b      	ldr	r3, [r3, #24]
 8002d9a:	f003 0320 	and.w	r3, r3, #32
 8002d9e:	2b20      	cmp	r3, #32
 8002da0:	d013      	beq.n	8002dca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002da6:	f043 0220 	orr.w	r2, r3, #32
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2220      	movs	r2, #32
 8002db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e007      	b.n	8002dda <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	699b      	ldr	r3, [r3, #24]
 8002dd0:	f003 0320 	and.w	r3, r3, #32
 8002dd4:	2b20      	cmp	r3, #32
 8002dd6:	d1c8      	bne.n	8002d6a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3710      	adds	r7, #16
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
	...

08002de4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b08a      	sub	sp, #40	@ 0x28
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	60f8      	str	r0, [r7, #12]
 8002dec:	60b9      	str	r1, [r7, #8]
 8002dee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002df0:	2300      	movs	r3, #0
 8002df2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	699b      	ldr	r3, [r3, #24]
 8002dfc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002e06:	69bb      	ldr	r3, [r7, #24]
 8002e08:	f003 0310 	and.w	r3, r3, #16
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d068      	beq.n	8002ee2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2210      	movs	r2, #16
 8002e16:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e18:	e049      	b.n	8002eae <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e20:	d045      	beq.n	8002eae <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e22:	f7ff f87b 	bl	8001f1c <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	68ba      	ldr	r2, [r7, #8]
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	d302      	bcc.n	8002e38 <I2C_IsErrorOccurred+0x54>
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d13a      	bne.n	8002eae <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e42:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002e4a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	699b      	ldr	r3, [r3, #24]
 8002e52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e5a:	d121      	bne.n	8002ea0 <I2C_IsErrorOccurred+0xbc>
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e62:	d01d      	beq.n	8002ea0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002e64:	7cfb      	ldrb	r3, [r7, #19]
 8002e66:	2b20      	cmp	r3, #32
 8002e68:	d01a      	beq.n	8002ea0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	685a      	ldr	r2, [r3, #4]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e78:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002e7a:	f7ff f84f 	bl	8001f1c <HAL_GetTick>
 8002e7e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e80:	e00e      	b.n	8002ea0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002e82:	f7ff f84b 	bl	8001f1c <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	2b19      	cmp	r3, #25
 8002e8e:	d907      	bls.n	8002ea0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002e90:	6a3b      	ldr	r3, [r7, #32]
 8002e92:	f043 0320 	orr.w	r3, r3, #32
 8002e96:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002e9e:	e006      	b.n	8002eae <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	699b      	ldr	r3, [r3, #24]
 8002ea6:	f003 0320 	and.w	r3, r3, #32
 8002eaa:	2b20      	cmp	r3, #32
 8002eac:	d1e9      	bne.n	8002e82 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	699b      	ldr	r3, [r3, #24]
 8002eb4:	f003 0320 	and.w	r3, r3, #32
 8002eb8:	2b20      	cmp	r3, #32
 8002eba:	d003      	beq.n	8002ec4 <I2C_IsErrorOccurred+0xe0>
 8002ebc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d0aa      	beq.n	8002e1a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002ec4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d103      	bne.n	8002ed4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2220      	movs	r2, #32
 8002ed2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002ed4:	6a3b      	ldr	r3, [r7, #32]
 8002ed6:	f043 0304 	orr.w	r3, r3, #4
 8002eda:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	699b      	ldr	r3, [r3, #24]
 8002ee8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d00b      	beq.n	8002f0c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002ef4:	6a3b      	ldr	r3, [r7, #32]
 8002ef6:	f043 0301 	orr.w	r3, r3, #1
 8002efa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002f0c:	69bb      	ldr	r3, [r7, #24]
 8002f0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d00b      	beq.n	8002f2e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002f16:	6a3b      	ldr	r3, [r7, #32]
 8002f18:	f043 0308 	orr.w	r3, r3, #8
 8002f1c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f26:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002f2e:	69bb      	ldr	r3, [r7, #24]
 8002f30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d00b      	beq.n	8002f50 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002f38:	6a3b      	ldr	r3, [r7, #32]
 8002f3a:	f043 0302 	orr.w	r3, r3, #2
 8002f3e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002f50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d01c      	beq.n	8002f92 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002f58:	68f8      	ldr	r0, [r7, #12]
 8002f5a:	f7ff fe3b 	bl	8002bd4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	6859      	ldr	r1, [r3, #4]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa0 <I2C_IsErrorOccurred+0x1bc>)
 8002f6a:	400b      	ands	r3, r1
 8002f6c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f72:	6a3b      	ldr	r3, [r7, #32]
 8002f74:	431a      	orrs	r2, r3
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2220      	movs	r2, #32
 8002f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002f92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3728      	adds	r7, #40	@ 0x28
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	fe00e800 	.word	0xfe00e800

08002fa4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b087      	sub	sp, #28
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	607b      	str	r3, [r7, #4]
 8002fae:	460b      	mov	r3, r1
 8002fb0:	817b      	strh	r3, [r7, #10]
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002fb6:	897b      	ldrh	r3, [r7, #10]
 8002fb8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002fbc:	7a7b      	ldrb	r3, [r7, #9]
 8002fbe:	041b      	lsls	r3, r3, #16
 8002fc0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002fc4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002fca:	6a3b      	ldr	r3, [r7, #32]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002fd2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	685a      	ldr	r2, [r3, #4]
 8002fda:	6a3b      	ldr	r3, [r7, #32]
 8002fdc:	0d5b      	lsrs	r3, r3, #21
 8002fde:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002fe2:	4b08      	ldr	r3, [pc, #32]	@ (8003004 <I2C_TransferConfig+0x60>)
 8002fe4:	430b      	orrs	r3, r1
 8002fe6:	43db      	mvns	r3, r3
 8002fe8:	ea02 0103 	and.w	r1, r2, r3
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	697a      	ldr	r2, [r7, #20]
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002ff6:	bf00      	nop
 8002ff8:	371c      	adds	r7, #28
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr
 8003002:	bf00      	nop
 8003004:	03ff63ff 	.word	0x03ff63ff

08003008 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003018:	b2db      	uxtb	r3, r3
 800301a:	2b20      	cmp	r3, #32
 800301c:	d138      	bne.n	8003090 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003024:	2b01      	cmp	r3, #1
 8003026:	d101      	bne.n	800302c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003028:	2302      	movs	r3, #2
 800302a:	e032      	b.n	8003092 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2201      	movs	r2, #1
 8003030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2224      	movs	r2, #36	@ 0x24
 8003038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f022 0201 	bic.w	r2, r2, #1
 800304a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800305a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	6819      	ldr	r1, [r3, #0]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	683a      	ldr	r2, [r7, #0]
 8003068:	430a      	orrs	r2, r1
 800306a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f042 0201 	orr.w	r2, r2, #1
 800307a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2220      	movs	r2, #32
 8003080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800308c:	2300      	movs	r3, #0
 800308e:	e000      	b.n	8003092 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003090:	2302      	movs	r3, #2
  }
}
 8003092:	4618      	mov	r0, r3
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr

0800309e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800309e:	b480      	push	{r7}
 80030a0:	b085      	sub	sp, #20
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	6078      	str	r0, [r7, #4]
 80030a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2b20      	cmp	r3, #32
 80030b2:	d139      	bne.n	8003128 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d101      	bne.n	80030c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80030be:	2302      	movs	r3, #2
 80030c0:	e033      	b.n	800312a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2201      	movs	r2, #1
 80030c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2224      	movs	r2, #36	@ 0x24
 80030ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f022 0201 	bic.w	r2, r2, #1
 80030e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80030f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	021b      	lsls	r3, r3, #8
 80030f6:	68fa      	ldr	r2, [r7, #12]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	68fa      	ldr	r2, [r7, #12]
 8003102:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f042 0201 	orr.w	r2, r2, #1
 8003112:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2220      	movs	r2, #32
 8003118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003124:	2300      	movs	r3, #0
 8003126:	e000      	b.n	800312a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003128:	2302      	movs	r3, #2
  }
}
 800312a:	4618      	mov	r0, r3
 800312c:	3714      	adds	r7, #20
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
	...

08003138 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	460b      	mov	r3, r1
 8003142:	70fb      	strb	r3, [r7, #3]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(Regulator);

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003144:	4b0c      	ldr	r3, [pc, #48]	@ (8003178 <HAL_PWR_EnterSLEEPMode+0x40>)
 8003146:	691b      	ldr	r3, [r3, #16]
 8003148:	4a0b      	ldr	r2, [pc, #44]	@ (8003178 <HAL_PWR_EnterSLEEPMode+0x40>)
 800314a:	f023 0304 	bic.w	r3, r3, #4
 800314e:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003150:	f3bf 8f4f 	dsb	sy
}
 8003154:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003156:	f3bf 8f6f 	isb	sy
}
 800315a:	bf00      	nop
  /* Ensure that all instructions done before entering SLEEP mode */
  __DSB();
  __ISB();

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800315c:	78fb      	ldrb	r3, [r7, #3]
 800315e:	2b01      	cmp	r3, #1
 8003160:	d101      	bne.n	8003166 <HAL_PWR_EnterSLEEPMode+0x2e>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8003162:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8003164:	e002      	b.n	800316c <HAL_PWR_EnterSLEEPMode+0x34>
    __SEV();
 8003166:	bf40      	sev
    __WFE();
 8003168:	bf20      	wfe
    __WFE();
 800316a:	bf20      	wfe
}
 800316c:	bf00      	nop
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr
 8003178:	e000ed00 	.word	0xe000ed00

0800317c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003182:	2300      	movs	r3, #0
 8003184:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003186:	4b23      	ldr	r3, [pc, #140]	@ (8003214 <HAL_PWREx_EnableOverDrive+0x98>)
 8003188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318a:	4a22      	ldr	r2, [pc, #136]	@ (8003214 <HAL_PWREx_EnableOverDrive+0x98>)
 800318c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003190:	6413      	str	r3, [r2, #64]	@ 0x40
 8003192:	4b20      	ldr	r3, [pc, #128]	@ (8003214 <HAL_PWREx_EnableOverDrive+0x98>)
 8003194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003196:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800319a:	603b      	str	r3, [r7, #0]
 800319c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800319e:	4b1e      	ldr	r3, [pc, #120]	@ (8003218 <HAL_PWREx_EnableOverDrive+0x9c>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a1d      	ldr	r2, [pc, #116]	@ (8003218 <HAL_PWREx_EnableOverDrive+0x9c>)
 80031a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031a8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031aa:	f7fe feb7 	bl	8001f1c <HAL_GetTick>
 80031ae:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80031b0:	e009      	b.n	80031c6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80031b2:	f7fe feb3 	bl	8001f1c <HAL_GetTick>
 80031b6:	4602      	mov	r2, r0
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	1ad3      	subs	r3, r2, r3
 80031bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80031c0:	d901      	bls.n	80031c6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e022      	b.n	800320c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80031c6:	4b14      	ldr	r3, [pc, #80]	@ (8003218 <HAL_PWREx_EnableOverDrive+0x9c>)
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031d2:	d1ee      	bne.n	80031b2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80031d4:	4b10      	ldr	r3, [pc, #64]	@ (8003218 <HAL_PWREx_EnableOverDrive+0x9c>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a0f      	ldr	r2, [pc, #60]	@ (8003218 <HAL_PWREx_EnableOverDrive+0x9c>)
 80031da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031de:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031e0:	f7fe fe9c 	bl	8001f1c <HAL_GetTick>
 80031e4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80031e6:	e009      	b.n	80031fc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80031e8:	f7fe fe98 	bl	8001f1c <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80031f6:	d901      	bls.n	80031fc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	e007      	b.n	800320c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80031fc:	4b06      	ldr	r3, [pc, #24]	@ (8003218 <HAL_PWREx_EnableOverDrive+0x9c>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003204:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003208:	d1ee      	bne.n	80031e8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800320a:	2300      	movs	r3, #0
}
 800320c:	4618      	mov	r0, r3
 800320e:	3708      	adds	r7, #8
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	40023800 	.word	0x40023800
 8003218:	40007000 	.word	0x40007000

0800321c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b086      	sub	sp, #24
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003224:	2300      	movs	r3, #0
 8003226:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d101      	bne.n	8003232 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e291      	b.n	8003756 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	2b00      	cmp	r3, #0
 800323c:	f000 8087 	beq.w	800334e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003240:	4b96      	ldr	r3, [pc, #600]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	f003 030c 	and.w	r3, r3, #12
 8003248:	2b04      	cmp	r3, #4
 800324a:	d00c      	beq.n	8003266 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800324c:	4b93      	ldr	r3, [pc, #588]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f003 030c 	and.w	r3, r3, #12
 8003254:	2b08      	cmp	r3, #8
 8003256:	d112      	bne.n	800327e <HAL_RCC_OscConfig+0x62>
 8003258:	4b90      	ldr	r3, [pc, #576]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003260:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003264:	d10b      	bne.n	800327e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003266:	4b8d      	ldr	r3, [pc, #564]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d06c      	beq.n	800334c <HAL_RCC_OscConfig+0x130>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d168      	bne.n	800334c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e26b      	b.n	8003756 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003286:	d106      	bne.n	8003296 <HAL_RCC_OscConfig+0x7a>
 8003288:	4b84      	ldr	r3, [pc, #528]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a83      	ldr	r2, [pc, #524]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 800328e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003292:	6013      	str	r3, [r2, #0]
 8003294:	e02e      	b.n	80032f4 <HAL_RCC_OscConfig+0xd8>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d10c      	bne.n	80032b8 <HAL_RCC_OscConfig+0x9c>
 800329e:	4b7f      	ldr	r3, [pc, #508]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a7e      	ldr	r2, [pc, #504]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80032a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032a8:	6013      	str	r3, [r2, #0]
 80032aa:	4b7c      	ldr	r3, [pc, #496]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a7b      	ldr	r2, [pc, #492]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80032b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032b4:	6013      	str	r3, [r2, #0]
 80032b6:	e01d      	b.n	80032f4 <HAL_RCC_OscConfig+0xd8>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032c0:	d10c      	bne.n	80032dc <HAL_RCC_OscConfig+0xc0>
 80032c2:	4b76      	ldr	r3, [pc, #472]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a75      	ldr	r2, [pc, #468]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80032c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032cc:	6013      	str	r3, [r2, #0]
 80032ce:	4b73      	ldr	r3, [pc, #460]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a72      	ldr	r2, [pc, #456]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80032d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032d8:	6013      	str	r3, [r2, #0]
 80032da:	e00b      	b.n	80032f4 <HAL_RCC_OscConfig+0xd8>
 80032dc:	4b6f      	ldr	r3, [pc, #444]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a6e      	ldr	r2, [pc, #440]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80032e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032e6:	6013      	str	r3, [r2, #0]
 80032e8:	4b6c      	ldr	r3, [pc, #432]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a6b      	ldr	r2, [pc, #428]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80032ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d013      	beq.n	8003324 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032fc:	f7fe fe0e 	bl	8001f1c <HAL_GetTick>
 8003300:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003302:	e008      	b.n	8003316 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003304:	f7fe fe0a 	bl	8001f1c <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	2b64      	cmp	r3, #100	@ 0x64
 8003310:	d901      	bls.n	8003316 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e21f      	b.n	8003756 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003316:	4b61      	ldr	r3, [pc, #388]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d0f0      	beq.n	8003304 <HAL_RCC_OscConfig+0xe8>
 8003322:	e014      	b.n	800334e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003324:	f7fe fdfa 	bl	8001f1c <HAL_GetTick>
 8003328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800332a:	e008      	b.n	800333e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800332c:	f7fe fdf6 	bl	8001f1c <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	2b64      	cmp	r3, #100	@ 0x64
 8003338:	d901      	bls.n	800333e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e20b      	b.n	8003756 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800333e:	4b57      	ldr	r3, [pc, #348]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1f0      	bne.n	800332c <HAL_RCC_OscConfig+0x110>
 800334a:	e000      	b.n	800334e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800334c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0302 	and.w	r3, r3, #2
 8003356:	2b00      	cmp	r3, #0
 8003358:	d069      	beq.n	800342e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800335a:	4b50      	ldr	r3, [pc, #320]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f003 030c 	and.w	r3, r3, #12
 8003362:	2b00      	cmp	r3, #0
 8003364:	d00b      	beq.n	800337e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003366:	4b4d      	ldr	r3, [pc, #308]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	f003 030c 	and.w	r3, r3, #12
 800336e:	2b08      	cmp	r3, #8
 8003370:	d11c      	bne.n	80033ac <HAL_RCC_OscConfig+0x190>
 8003372:	4b4a      	ldr	r3, [pc, #296]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d116      	bne.n	80033ac <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800337e:	4b47      	ldr	r3, [pc, #284]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0302 	and.w	r3, r3, #2
 8003386:	2b00      	cmp	r3, #0
 8003388:	d005      	beq.n	8003396 <HAL_RCC_OscConfig+0x17a>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	2b01      	cmp	r3, #1
 8003390:	d001      	beq.n	8003396 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e1df      	b.n	8003756 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003396:	4b41      	ldr	r3, [pc, #260]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	691b      	ldr	r3, [r3, #16]
 80033a2:	00db      	lsls	r3, r3, #3
 80033a4:	493d      	ldr	r1, [pc, #244]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80033a6:	4313      	orrs	r3, r2
 80033a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033aa:	e040      	b.n	800342e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d023      	beq.n	80033fc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033b4:	4b39      	ldr	r3, [pc, #228]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a38      	ldr	r2, [pc, #224]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80033ba:	f043 0301 	orr.w	r3, r3, #1
 80033be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c0:	f7fe fdac 	bl	8001f1c <HAL_GetTick>
 80033c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033c6:	e008      	b.n	80033da <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033c8:	f7fe fda8 	bl	8001f1c <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d901      	bls.n	80033da <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e1bd      	b.n	8003756 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033da:	4b30      	ldr	r3, [pc, #192]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d0f0      	beq.n	80033c8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033e6:	4b2d      	ldr	r3, [pc, #180]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	691b      	ldr	r3, [r3, #16]
 80033f2:	00db      	lsls	r3, r3, #3
 80033f4:	4929      	ldr	r1, [pc, #164]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80033f6:	4313      	orrs	r3, r2
 80033f8:	600b      	str	r3, [r1, #0]
 80033fa:	e018      	b.n	800342e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033fc:	4b27      	ldr	r3, [pc, #156]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a26      	ldr	r2, [pc, #152]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 8003402:	f023 0301 	bic.w	r3, r3, #1
 8003406:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003408:	f7fe fd88 	bl	8001f1c <HAL_GetTick>
 800340c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800340e:	e008      	b.n	8003422 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003410:	f7fe fd84 	bl	8001f1c <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	2b02      	cmp	r3, #2
 800341c:	d901      	bls.n	8003422 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e199      	b.n	8003756 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003422:	4b1e      	ldr	r3, [pc, #120]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0302 	and.w	r3, r3, #2
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1f0      	bne.n	8003410 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0308 	and.w	r3, r3, #8
 8003436:	2b00      	cmp	r3, #0
 8003438:	d038      	beq.n	80034ac <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	695b      	ldr	r3, [r3, #20]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d019      	beq.n	8003476 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003442:	4b16      	ldr	r3, [pc, #88]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 8003444:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003446:	4a15      	ldr	r2, [pc, #84]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 8003448:	f043 0301 	orr.w	r3, r3, #1
 800344c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800344e:	f7fe fd65 	bl	8001f1c <HAL_GetTick>
 8003452:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003454:	e008      	b.n	8003468 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003456:	f7fe fd61 	bl	8001f1c <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	2b02      	cmp	r3, #2
 8003462:	d901      	bls.n	8003468 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e176      	b.n	8003756 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003468:	4b0c      	ldr	r3, [pc, #48]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 800346a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800346c:	f003 0302 	and.w	r3, r3, #2
 8003470:	2b00      	cmp	r3, #0
 8003472:	d0f0      	beq.n	8003456 <HAL_RCC_OscConfig+0x23a>
 8003474:	e01a      	b.n	80034ac <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003476:	4b09      	ldr	r3, [pc, #36]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 8003478:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800347a:	4a08      	ldr	r2, [pc, #32]	@ (800349c <HAL_RCC_OscConfig+0x280>)
 800347c:	f023 0301 	bic.w	r3, r3, #1
 8003480:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003482:	f7fe fd4b 	bl	8001f1c <HAL_GetTick>
 8003486:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003488:	e00a      	b.n	80034a0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800348a:	f7fe fd47 	bl	8001f1c <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	2b02      	cmp	r3, #2
 8003496:	d903      	bls.n	80034a0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e15c      	b.n	8003756 <HAL_RCC_OscConfig+0x53a>
 800349c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034a0:	4b91      	ldr	r3, [pc, #580]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 80034a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034a4:	f003 0302 	and.w	r3, r3, #2
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d1ee      	bne.n	800348a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0304 	and.w	r3, r3, #4
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	f000 80a4 	beq.w	8003602 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034ba:	4b8b      	ldr	r3, [pc, #556]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 80034bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d10d      	bne.n	80034e2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80034c6:	4b88      	ldr	r3, [pc, #544]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 80034c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ca:	4a87      	ldr	r2, [pc, #540]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 80034cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80034d2:	4b85      	ldr	r3, [pc, #532]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 80034d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034da:	60bb      	str	r3, [r7, #8]
 80034dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034de:	2301      	movs	r3, #1
 80034e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034e2:	4b82      	ldr	r3, [pc, #520]	@ (80036ec <HAL_RCC_OscConfig+0x4d0>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d118      	bne.n	8003520 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80034ee:	4b7f      	ldr	r3, [pc, #508]	@ (80036ec <HAL_RCC_OscConfig+0x4d0>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a7e      	ldr	r2, [pc, #504]	@ (80036ec <HAL_RCC_OscConfig+0x4d0>)
 80034f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034fa:	f7fe fd0f 	bl	8001f1c <HAL_GetTick>
 80034fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003500:	e008      	b.n	8003514 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003502:	f7fe fd0b 	bl	8001f1c <HAL_GetTick>
 8003506:	4602      	mov	r2, r0
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	2b64      	cmp	r3, #100	@ 0x64
 800350e:	d901      	bls.n	8003514 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003510:	2303      	movs	r3, #3
 8003512:	e120      	b.n	8003756 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003514:	4b75      	ldr	r3, [pc, #468]	@ (80036ec <HAL_RCC_OscConfig+0x4d0>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800351c:	2b00      	cmp	r3, #0
 800351e:	d0f0      	beq.n	8003502 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	2b01      	cmp	r3, #1
 8003526:	d106      	bne.n	8003536 <HAL_RCC_OscConfig+0x31a>
 8003528:	4b6f      	ldr	r3, [pc, #444]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 800352a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800352c:	4a6e      	ldr	r2, [pc, #440]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 800352e:	f043 0301 	orr.w	r3, r3, #1
 8003532:	6713      	str	r3, [r2, #112]	@ 0x70
 8003534:	e02d      	b.n	8003592 <HAL_RCC_OscConfig+0x376>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10c      	bne.n	8003558 <HAL_RCC_OscConfig+0x33c>
 800353e:	4b6a      	ldr	r3, [pc, #424]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 8003540:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003542:	4a69      	ldr	r2, [pc, #420]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 8003544:	f023 0301 	bic.w	r3, r3, #1
 8003548:	6713      	str	r3, [r2, #112]	@ 0x70
 800354a:	4b67      	ldr	r3, [pc, #412]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 800354c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800354e:	4a66      	ldr	r2, [pc, #408]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 8003550:	f023 0304 	bic.w	r3, r3, #4
 8003554:	6713      	str	r3, [r2, #112]	@ 0x70
 8003556:	e01c      	b.n	8003592 <HAL_RCC_OscConfig+0x376>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	2b05      	cmp	r3, #5
 800355e:	d10c      	bne.n	800357a <HAL_RCC_OscConfig+0x35e>
 8003560:	4b61      	ldr	r3, [pc, #388]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 8003562:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003564:	4a60      	ldr	r2, [pc, #384]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 8003566:	f043 0304 	orr.w	r3, r3, #4
 800356a:	6713      	str	r3, [r2, #112]	@ 0x70
 800356c:	4b5e      	ldr	r3, [pc, #376]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 800356e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003570:	4a5d      	ldr	r2, [pc, #372]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 8003572:	f043 0301 	orr.w	r3, r3, #1
 8003576:	6713      	str	r3, [r2, #112]	@ 0x70
 8003578:	e00b      	b.n	8003592 <HAL_RCC_OscConfig+0x376>
 800357a:	4b5b      	ldr	r3, [pc, #364]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 800357c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800357e:	4a5a      	ldr	r2, [pc, #360]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 8003580:	f023 0301 	bic.w	r3, r3, #1
 8003584:	6713      	str	r3, [r2, #112]	@ 0x70
 8003586:	4b58      	ldr	r3, [pc, #352]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 8003588:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800358a:	4a57      	ldr	r2, [pc, #348]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 800358c:	f023 0304 	bic.w	r3, r3, #4
 8003590:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d015      	beq.n	80035c6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800359a:	f7fe fcbf 	bl	8001f1c <HAL_GetTick>
 800359e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035a0:	e00a      	b.n	80035b8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035a2:	f7fe fcbb 	bl	8001f1c <HAL_GetTick>
 80035a6:	4602      	mov	r2, r0
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d901      	bls.n	80035b8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e0ce      	b.n	8003756 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035b8:	4b4b      	ldr	r3, [pc, #300]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 80035ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035bc:	f003 0302 	and.w	r3, r3, #2
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d0ee      	beq.n	80035a2 <HAL_RCC_OscConfig+0x386>
 80035c4:	e014      	b.n	80035f0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035c6:	f7fe fca9 	bl	8001f1c <HAL_GetTick>
 80035ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035cc:	e00a      	b.n	80035e4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035ce:	f7fe fca5 	bl	8001f1c <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035dc:	4293      	cmp	r3, r2
 80035de:	d901      	bls.n	80035e4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80035e0:	2303      	movs	r3, #3
 80035e2:	e0b8      	b.n	8003756 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035e4:	4b40      	ldr	r3, [pc, #256]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 80035e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035e8:	f003 0302 	and.w	r3, r3, #2
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d1ee      	bne.n	80035ce <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80035f0:	7dfb      	ldrb	r3, [r7, #23]
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d105      	bne.n	8003602 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035f6:	4b3c      	ldr	r3, [pc, #240]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 80035f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fa:	4a3b      	ldr	r2, [pc, #236]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 80035fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003600:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	2b00      	cmp	r3, #0
 8003608:	f000 80a4 	beq.w	8003754 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800360c:	4b36      	ldr	r3, [pc, #216]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	f003 030c 	and.w	r3, r3, #12
 8003614:	2b08      	cmp	r3, #8
 8003616:	d06b      	beq.n	80036f0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	2b02      	cmp	r3, #2
 800361e:	d149      	bne.n	80036b4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003620:	4b31      	ldr	r3, [pc, #196]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a30      	ldr	r2, [pc, #192]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 8003626:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800362a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800362c:	f7fe fc76 	bl	8001f1c <HAL_GetTick>
 8003630:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003632:	e008      	b.n	8003646 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003634:	f7fe fc72 	bl	8001f1c <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	2b02      	cmp	r3, #2
 8003640:	d901      	bls.n	8003646 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e087      	b.n	8003756 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003646:	4b28      	ldr	r3, [pc, #160]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d1f0      	bne.n	8003634 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	69da      	ldr	r2, [r3, #28]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6a1b      	ldr	r3, [r3, #32]
 800365a:	431a      	orrs	r2, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003660:	019b      	lsls	r3, r3, #6
 8003662:	431a      	orrs	r2, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003668:	085b      	lsrs	r3, r3, #1
 800366a:	3b01      	subs	r3, #1
 800366c:	041b      	lsls	r3, r3, #16
 800366e:	431a      	orrs	r2, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003674:	061b      	lsls	r3, r3, #24
 8003676:	4313      	orrs	r3, r2
 8003678:	4a1b      	ldr	r2, [pc, #108]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 800367a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800367e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003680:	4b19      	ldr	r3, [pc, #100]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a18      	ldr	r2, [pc, #96]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 8003686:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800368a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800368c:	f7fe fc46 	bl	8001f1c <HAL_GetTick>
 8003690:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003692:	e008      	b.n	80036a6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003694:	f7fe fc42 	bl	8001f1c <HAL_GetTick>
 8003698:	4602      	mov	r2, r0
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	1ad3      	subs	r3, r2, r3
 800369e:	2b02      	cmp	r3, #2
 80036a0:	d901      	bls.n	80036a6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80036a2:	2303      	movs	r3, #3
 80036a4:	e057      	b.n	8003756 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036a6:	4b10      	ldr	r3, [pc, #64]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d0f0      	beq.n	8003694 <HAL_RCC_OscConfig+0x478>
 80036b2:	e04f      	b.n	8003754 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036b4:	4b0c      	ldr	r3, [pc, #48]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a0b      	ldr	r2, [pc, #44]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 80036ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80036be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c0:	f7fe fc2c 	bl	8001f1c <HAL_GetTick>
 80036c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036c6:	e008      	b.n	80036da <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036c8:	f7fe fc28 	bl	8001f1c <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d901      	bls.n	80036da <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e03d      	b.n	8003756 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036da:	4b03      	ldr	r3, [pc, #12]	@ (80036e8 <HAL_RCC_OscConfig+0x4cc>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d1f0      	bne.n	80036c8 <HAL_RCC_OscConfig+0x4ac>
 80036e6:	e035      	b.n	8003754 <HAL_RCC_OscConfig+0x538>
 80036e8:	40023800 	.word	0x40023800
 80036ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80036f0:	4b1b      	ldr	r3, [pc, #108]	@ (8003760 <HAL_RCC_OscConfig+0x544>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	699b      	ldr	r3, [r3, #24]
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d028      	beq.n	8003750 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003708:	429a      	cmp	r2, r3
 800370a:	d121      	bne.n	8003750 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003716:	429a      	cmp	r2, r3
 8003718:	d11a      	bne.n	8003750 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800371a:	68fa      	ldr	r2, [r7, #12]
 800371c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003720:	4013      	ands	r3, r2
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003726:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003728:	4293      	cmp	r3, r2
 800372a:	d111      	bne.n	8003750 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003736:	085b      	lsrs	r3, r3, #1
 8003738:	3b01      	subs	r3, #1
 800373a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800373c:	429a      	cmp	r2, r3
 800373e:	d107      	bne.n	8003750 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800374a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800374c:	429a      	cmp	r2, r3
 800374e:	d001      	beq.n	8003754 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e000      	b.n	8003756 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3718      	adds	r7, #24
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	40023800 	.word	0x40023800

08003764 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800376e:	2300      	movs	r3, #0
 8003770:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d101      	bne.n	800377c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e0d0      	b.n	800391e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800377c:	4b6a      	ldr	r3, [pc, #424]	@ (8003928 <HAL_RCC_ClockConfig+0x1c4>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 030f 	and.w	r3, r3, #15
 8003784:	683a      	ldr	r2, [r7, #0]
 8003786:	429a      	cmp	r2, r3
 8003788:	d910      	bls.n	80037ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800378a:	4b67      	ldr	r3, [pc, #412]	@ (8003928 <HAL_RCC_ClockConfig+0x1c4>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f023 020f 	bic.w	r2, r3, #15
 8003792:	4965      	ldr	r1, [pc, #404]	@ (8003928 <HAL_RCC_ClockConfig+0x1c4>)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	4313      	orrs	r3, r2
 8003798:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800379a:	4b63      	ldr	r3, [pc, #396]	@ (8003928 <HAL_RCC_ClockConfig+0x1c4>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 030f 	and.w	r3, r3, #15
 80037a2:	683a      	ldr	r2, [r7, #0]
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d001      	beq.n	80037ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e0b8      	b.n	800391e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0302 	and.w	r3, r3, #2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d020      	beq.n	80037fa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0304 	and.w	r3, r3, #4
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d005      	beq.n	80037d0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037c4:	4b59      	ldr	r3, [pc, #356]	@ (800392c <HAL_RCC_ClockConfig+0x1c8>)
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	4a58      	ldr	r2, [pc, #352]	@ (800392c <HAL_RCC_ClockConfig+0x1c8>)
 80037ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80037ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0308 	and.w	r3, r3, #8
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d005      	beq.n	80037e8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037dc:	4b53      	ldr	r3, [pc, #332]	@ (800392c <HAL_RCC_ClockConfig+0x1c8>)
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	4a52      	ldr	r2, [pc, #328]	@ (800392c <HAL_RCC_ClockConfig+0x1c8>)
 80037e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80037e6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037e8:	4b50      	ldr	r3, [pc, #320]	@ (800392c <HAL_RCC_ClockConfig+0x1c8>)
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	494d      	ldr	r1, [pc, #308]	@ (800392c <HAL_RCC_ClockConfig+0x1c8>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	2b00      	cmp	r3, #0
 8003804:	d040      	beq.n	8003888 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	2b01      	cmp	r3, #1
 800380c:	d107      	bne.n	800381e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800380e:	4b47      	ldr	r3, [pc, #284]	@ (800392c <HAL_RCC_ClockConfig+0x1c8>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d115      	bne.n	8003846 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e07f      	b.n	800391e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	2b02      	cmp	r3, #2
 8003824:	d107      	bne.n	8003836 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003826:	4b41      	ldr	r3, [pc, #260]	@ (800392c <HAL_RCC_ClockConfig+0x1c8>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d109      	bne.n	8003846 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e073      	b.n	800391e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003836:	4b3d      	ldr	r3, [pc, #244]	@ (800392c <HAL_RCC_ClockConfig+0x1c8>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0302 	and.w	r3, r3, #2
 800383e:	2b00      	cmp	r3, #0
 8003840:	d101      	bne.n	8003846 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e06b      	b.n	800391e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003846:	4b39      	ldr	r3, [pc, #228]	@ (800392c <HAL_RCC_ClockConfig+0x1c8>)
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f023 0203 	bic.w	r2, r3, #3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	4936      	ldr	r1, [pc, #216]	@ (800392c <HAL_RCC_ClockConfig+0x1c8>)
 8003854:	4313      	orrs	r3, r2
 8003856:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003858:	f7fe fb60 	bl	8001f1c <HAL_GetTick>
 800385c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800385e:	e00a      	b.n	8003876 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003860:	f7fe fb5c 	bl	8001f1c <HAL_GetTick>
 8003864:	4602      	mov	r2, r0
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800386e:	4293      	cmp	r3, r2
 8003870:	d901      	bls.n	8003876 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e053      	b.n	800391e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003876:	4b2d      	ldr	r3, [pc, #180]	@ (800392c <HAL_RCC_ClockConfig+0x1c8>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	f003 020c 	and.w	r2, r3, #12
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	429a      	cmp	r2, r3
 8003886:	d1eb      	bne.n	8003860 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003888:	4b27      	ldr	r3, [pc, #156]	@ (8003928 <HAL_RCC_ClockConfig+0x1c4>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 030f 	and.w	r3, r3, #15
 8003890:	683a      	ldr	r2, [r7, #0]
 8003892:	429a      	cmp	r2, r3
 8003894:	d210      	bcs.n	80038b8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003896:	4b24      	ldr	r3, [pc, #144]	@ (8003928 <HAL_RCC_ClockConfig+0x1c4>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f023 020f 	bic.w	r2, r3, #15
 800389e:	4922      	ldr	r1, [pc, #136]	@ (8003928 <HAL_RCC_ClockConfig+0x1c4>)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038a6:	4b20      	ldr	r3, [pc, #128]	@ (8003928 <HAL_RCC_ClockConfig+0x1c4>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 030f 	and.w	r3, r3, #15
 80038ae:	683a      	ldr	r2, [r7, #0]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d001      	beq.n	80038b8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e032      	b.n	800391e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 0304 	and.w	r3, r3, #4
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d008      	beq.n	80038d6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038c4:	4b19      	ldr	r3, [pc, #100]	@ (800392c <HAL_RCC_ClockConfig+0x1c8>)
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	4916      	ldr	r1, [pc, #88]	@ (800392c <HAL_RCC_ClockConfig+0x1c8>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0308 	and.w	r3, r3, #8
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d009      	beq.n	80038f6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80038e2:	4b12      	ldr	r3, [pc, #72]	@ (800392c <HAL_RCC_ClockConfig+0x1c8>)
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	691b      	ldr	r3, [r3, #16]
 80038ee:	00db      	lsls	r3, r3, #3
 80038f0:	490e      	ldr	r1, [pc, #56]	@ (800392c <HAL_RCC_ClockConfig+0x1c8>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80038f6:	f000 f821 	bl	800393c <HAL_RCC_GetSysClockFreq>
 80038fa:	4602      	mov	r2, r0
 80038fc:	4b0b      	ldr	r3, [pc, #44]	@ (800392c <HAL_RCC_ClockConfig+0x1c8>)
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	091b      	lsrs	r3, r3, #4
 8003902:	f003 030f 	and.w	r3, r3, #15
 8003906:	490a      	ldr	r1, [pc, #40]	@ (8003930 <HAL_RCC_ClockConfig+0x1cc>)
 8003908:	5ccb      	ldrb	r3, [r1, r3]
 800390a:	fa22 f303 	lsr.w	r3, r2, r3
 800390e:	4a09      	ldr	r2, [pc, #36]	@ (8003934 <HAL_RCC_ClockConfig+0x1d0>)
 8003910:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003912:	4b09      	ldr	r3, [pc, #36]	@ (8003938 <HAL_RCC_ClockConfig+0x1d4>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4618      	mov	r0, r3
 8003918:	f7fe fabc 	bl	8001e94 <HAL_InitTick>

  return HAL_OK;
 800391c:	2300      	movs	r3, #0
}
 800391e:	4618      	mov	r0, r3
 8003920:	3710      	adds	r7, #16
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	40023c00 	.word	0x40023c00
 800392c:	40023800 	.word	0x40023800
 8003930:	080082f8 	.word	0x080082f8
 8003934:	20000000 	.word	0x20000000
 8003938:	20000004 	.word	0x20000004

0800393c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800393c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003940:	b090      	sub	sp, #64	@ 0x40
 8003942:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003944:	2300      	movs	r3, #0
 8003946:	637b      	str	r3, [r7, #52]	@ 0x34
 8003948:	2300      	movs	r3, #0
 800394a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800394c:	2300      	movs	r3, #0
 800394e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8003950:	2300      	movs	r3, #0
 8003952:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003954:	4b59      	ldr	r3, [pc, #356]	@ (8003abc <HAL_RCC_GetSysClockFreq+0x180>)
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f003 030c 	and.w	r3, r3, #12
 800395c:	2b08      	cmp	r3, #8
 800395e:	d00d      	beq.n	800397c <HAL_RCC_GetSysClockFreq+0x40>
 8003960:	2b08      	cmp	r3, #8
 8003962:	f200 80a1 	bhi.w	8003aa8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003966:	2b00      	cmp	r3, #0
 8003968:	d002      	beq.n	8003970 <HAL_RCC_GetSysClockFreq+0x34>
 800396a:	2b04      	cmp	r3, #4
 800396c:	d003      	beq.n	8003976 <HAL_RCC_GetSysClockFreq+0x3a>
 800396e:	e09b      	b.n	8003aa8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003970:	4b53      	ldr	r3, [pc, #332]	@ (8003ac0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003972:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003974:	e09b      	b.n	8003aae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003976:	4b53      	ldr	r3, [pc, #332]	@ (8003ac4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003978:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800397a:	e098      	b.n	8003aae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800397c:	4b4f      	ldr	r3, [pc, #316]	@ (8003abc <HAL_RCC_GetSysClockFreq+0x180>)
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003984:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003986:	4b4d      	ldr	r3, [pc, #308]	@ (8003abc <HAL_RCC_GetSysClockFreq+0x180>)
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d028      	beq.n	80039e4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003992:	4b4a      	ldr	r3, [pc, #296]	@ (8003abc <HAL_RCC_GetSysClockFreq+0x180>)
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	099b      	lsrs	r3, r3, #6
 8003998:	2200      	movs	r2, #0
 800399a:	623b      	str	r3, [r7, #32]
 800399c:	627a      	str	r2, [r7, #36]	@ 0x24
 800399e:	6a3b      	ldr	r3, [r7, #32]
 80039a0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80039a4:	2100      	movs	r1, #0
 80039a6:	4b47      	ldr	r3, [pc, #284]	@ (8003ac4 <HAL_RCC_GetSysClockFreq+0x188>)
 80039a8:	fb03 f201 	mul.w	r2, r3, r1
 80039ac:	2300      	movs	r3, #0
 80039ae:	fb00 f303 	mul.w	r3, r0, r3
 80039b2:	4413      	add	r3, r2
 80039b4:	4a43      	ldr	r2, [pc, #268]	@ (8003ac4 <HAL_RCC_GetSysClockFreq+0x188>)
 80039b6:	fba0 1202 	umull	r1, r2, r0, r2
 80039ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80039bc:	460a      	mov	r2, r1
 80039be:	62ba      	str	r2, [r7, #40]	@ 0x28
 80039c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039c2:	4413      	add	r3, r2
 80039c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039c8:	2200      	movs	r2, #0
 80039ca:	61bb      	str	r3, [r7, #24]
 80039cc:	61fa      	str	r2, [r7, #28]
 80039ce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039d2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80039d6:	f7fd f907 	bl	8000be8 <__aeabi_uldivmod>
 80039da:	4602      	mov	r2, r0
 80039dc:	460b      	mov	r3, r1
 80039de:	4613      	mov	r3, r2
 80039e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039e2:	e053      	b.n	8003a8c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039e4:	4b35      	ldr	r3, [pc, #212]	@ (8003abc <HAL_RCC_GetSysClockFreq+0x180>)
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	099b      	lsrs	r3, r3, #6
 80039ea:	2200      	movs	r2, #0
 80039ec:	613b      	str	r3, [r7, #16]
 80039ee:	617a      	str	r2, [r7, #20]
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80039f6:	f04f 0b00 	mov.w	fp, #0
 80039fa:	4652      	mov	r2, sl
 80039fc:	465b      	mov	r3, fp
 80039fe:	f04f 0000 	mov.w	r0, #0
 8003a02:	f04f 0100 	mov.w	r1, #0
 8003a06:	0159      	lsls	r1, r3, #5
 8003a08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a0c:	0150      	lsls	r0, r2, #5
 8003a0e:	4602      	mov	r2, r0
 8003a10:	460b      	mov	r3, r1
 8003a12:	ebb2 080a 	subs.w	r8, r2, sl
 8003a16:	eb63 090b 	sbc.w	r9, r3, fp
 8003a1a:	f04f 0200 	mov.w	r2, #0
 8003a1e:	f04f 0300 	mov.w	r3, #0
 8003a22:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003a26:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003a2a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003a2e:	ebb2 0408 	subs.w	r4, r2, r8
 8003a32:	eb63 0509 	sbc.w	r5, r3, r9
 8003a36:	f04f 0200 	mov.w	r2, #0
 8003a3a:	f04f 0300 	mov.w	r3, #0
 8003a3e:	00eb      	lsls	r3, r5, #3
 8003a40:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a44:	00e2      	lsls	r2, r4, #3
 8003a46:	4614      	mov	r4, r2
 8003a48:	461d      	mov	r5, r3
 8003a4a:	eb14 030a 	adds.w	r3, r4, sl
 8003a4e:	603b      	str	r3, [r7, #0]
 8003a50:	eb45 030b 	adc.w	r3, r5, fp
 8003a54:	607b      	str	r3, [r7, #4]
 8003a56:	f04f 0200 	mov.w	r2, #0
 8003a5a:	f04f 0300 	mov.w	r3, #0
 8003a5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a62:	4629      	mov	r1, r5
 8003a64:	028b      	lsls	r3, r1, #10
 8003a66:	4621      	mov	r1, r4
 8003a68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a6c:	4621      	mov	r1, r4
 8003a6e:	028a      	lsls	r2, r1, #10
 8003a70:	4610      	mov	r0, r2
 8003a72:	4619      	mov	r1, r3
 8003a74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a76:	2200      	movs	r2, #0
 8003a78:	60bb      	str	r3, [r7, #8]
 8003a7a:	60fa      	str	r2, [r7, #12]
 8003a7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a80:	f7fd f8b2 	bl	8000be8 <__aeabi_uldivmod>
 8003a84:	4602      	mov	r2, r0
 8003a86:	460b      	mov	r3, r1
 8003a88:	4613      	mov	r3, r2
 8003a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8003abc <HAL_RCC_GetSysClockFreq+0x180>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	0c1b      	lsrs	r3, r3, #16
 8003a92:	f003 0303 	and.w	r3, r3, #3
 8003a96:	3301      	adds	r3, #1
 8003a98:	005b      	lsls	r3, r3, #1
 8003a9a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003a9c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003aa6:	e002      	b.n	8003aae <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003aa8:	4b05      	ldr	r3, [pc, #20]	@ (8003ac0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003aaa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003aac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3740      	adds	r7, #64	@ 0x40
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003aba:	bf00      	nop
 8003abc:	40023800 	.word	0x40023800
 8003ac0:	00f42400 	.word	0x00f42400
 8003ac4:	017d7840 	.word	0x017d7840

08003ac8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003acc:	4b03      	ldr	r3, [pc, #12]	@ (8003adc <HAL_RCC_GetHCLKFreq+0x14>)
 8003ace:	681b      	ldr	r3, [r3, #0]
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr
 8003ada:	bf00      	nop
 8003adc:	20000000 	.word	0x20000000

08003ae0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ae4:	f7ff fff0 	bl	8003ac8 <HAL_RCC_GetHCLKFreq>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	4b05      	ldr	r3, [pc, #20]	@ (8003b00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	0a9b      	lsrs	r3, r3, #10
 8003af0:	f003 0307 	and.w	r3, r3, #7
 8003af4:	4903      	ldr	r1, [pc, #12]	@ (8003b04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003af6:	5ccb      	ldrb	r3, [r1, r3]
 8003af8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	40023800 	.word	0x40023800
 8003b04:	08008308 	.word	0x08008308

08003b08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b0c:	f7ff ffdc 	bl	8003ac8 <HAL_RCC_GetHCLKFreq>
 8003b10:	4602      	mov	r2, r0
 8003b12:	4b05      	ldr	r3, [pc, #20]	@ (8003b28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	0b5b      	lsrs	r3, r3, #13
 8003b18:	f003 0307 	and.w	r3, r3, #7
 8003b1c:	4903      	ldr	r1, [pc, #12]	@ (8003b2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b1e:	5ccb      	ldrb	r3, [r1, r3]
 8003b20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	40023800 	.word	0x40023800
 8003b2c:	08008308 	.word	0x08008308

08003b30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b088      	sub	sp, #32
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003b40:	2300      	movs	r3, #0
 8003b42:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003b44:	2300      	movs	r3, #0
 8003b46:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0301 	and.w	r3, r3, #1
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d012      	beq.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003b58:	4b69      	ldr	r3, [pc, #420]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	4a68      	ldr	r2, [pc, #416]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b5e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003b62:	6093      	str	r3, [r2, #8]
 8003b64:	4b66      	ldr	r3, [pc, #408]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b66:	689a      	ldr	r2, [r3, #8]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b6c:	4964      	ldr	r1, [pc, #400]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d101      	bne.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d017      	beq.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b8a:	4b5d      	ldr	r3, [pc, #372]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b90:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b98:	4959      	ldr	r1, [pc, #356]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ba4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ba8:	d101      	bne.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003baa:	2301      	movs	r3, #1
 8003bac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d101      	bne.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d017      	beq.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003bc6:	4b4e      	ldr	r3, [pc, #312]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003bcc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd4:	494a      	ldr	r1, [pc, #296]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003be4:	d101      	bne.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003be6:	2301      	movs	r3, #1
 8003be8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d001      	beq.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003c02:	2301      	movs	r3, #1
 8003c04:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0320 	and.w	r3, r3, #32
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	f000 808b 	beq.w	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c14:	4b3a      	ldr	r3, [pc, #232]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c18:	4a39      	ldr	r2, [pc, #228]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c20:	4b37      	ldr	r3, [pc, #220]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c28:	60bb      	str	r3, [r7, #8]
 8003c2a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003c2c:	4b35      	ldr	r3, [pc, #212]	@ (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a34      	ldr	r2, [pc, #208]	@ (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003c32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c38:	f7fe f970 	bl	8001f1c <HAL_GetTick>
 8003c3c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003c3e:	e008      	b.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c40:	f7fe f96c 	bl	8001f1c <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b64      	cmp	r3, #100	@ 0x64
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e357      	b.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003c52:	4b2c      	ldr	r3, [pc, #176]	@ (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d0f0      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c5e:	4b28      	ldr	r3, [pc, #160]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c66:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d035      	beq.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d02e      	beq.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c7c:	4b20      	ldr	r3, [pc, #128]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c84:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c86:	4b1e      	ldr	r3, [pc, #120]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c8a:	4a1d      	ldr	r2, [pc, #116]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c90:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c92:	4b1b      	ldr	r3, [pc, #108]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c96:	4a1a      	ldr	r2, [pc, #104]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c9c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003c9e:	4a18      	ldr	r2, [pc, #96]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003ca4:	4b16      	ldr	r3, [pc, #88]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ca6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ca8:	f003 0301 	and.w	r3, r3, #1
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d114      	bne.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cb0:	f7fe f934 	bl	8001f1c <HAL_GetTick>
 8003cb4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cb6:	e00a      	b.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cb8:	f7fe f930 	bl	8001f1c <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d901      	bls.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e319      	b.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cce:	4b0c      	ldr	r3, [pc, #48]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d0ee      	beq.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ce2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ce6:	d111      	bne.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003ce8:	4b05      	ldr	r3, [pc, #20]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003cf4:	4b04      	ldr	r3, [pc, #16]	@ (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003cf6:	400b      	ands	r3, r1
 8003cf8:	4901      	ldr	r1, [pc, #4]	@ (8003d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	608b      	str	r3, [r1, #8]
 8003cfe:	e00b      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003d00:	40023800 	.word	0x40023800
 8003d04:	40007000 	.word	0x40007000
 8003d08:	0ffffcff 	.word	0x0ffffcff
 8003d0c:	4baa      	ldr	r3, [pc, #680]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	4aa9      	ldr	r2, [pc, #676]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d12:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003d16:	6093      	str	r3, [r2, #8]
 8003d18:	4ba7      	ldr	r3, [pc, #668]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d1a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d24:	49a4      	ldr	r1, [pc, #656]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d26:	4313      	orrs	r3, r2
 8003d28:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 0310 	and.w	r3, r3, #16
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d010      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003d36:	4ba0      	ldr	r3, [pc, #640]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d3c:	4a9e      	ldr	r2, [pc, #632]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d42:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003d46:	4b9c      	ldr	r3, [pc, #624]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d48:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d50:	4999      	ldr	r1, [pc, #612]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d52:	4313      	orrs	r3, r2
 8003d54:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d00a      	beq.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d64:	4b94      	ldr	r3, [pc, #592]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d6a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d72:	4991      	ldr	r1, [pc, #580]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d00a      	beq.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d86:	4b8c      	ldr	r3, [pc, #560]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d8c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d94:	4988      	ldr	r1, [pc, #544]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d96:	4313      	orrs	r3, r2
 8003d98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d00a      	beq.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003da8:	4b83      	ldr	r3, [pc, #524]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003db6:	4980      	ldr	r1, [pc, #512]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003db8:	4313      	orrs	r3, r2
 8003dba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d00a      	beq.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003dca:	4b7b      	ldr	r3, [pc, #492]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dd0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dd8:	4977      	ldr	r1, [pc, #476]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d00a      	beq.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003dec:	4b72      	ldr	r3, [pc, #456]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003df2:	f023 0203 	bic.w	r2, r3, #3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dfa:	496f      	ldr	r1, [pc, #444]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00a      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e0e:	4b6a      	ldr	r3, [pc, #424]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e14:	f023 020c 	bic.w	r2, r3, #12
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e1c:	4966      	ldr	r1, [pc, #408]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d00a      	beq.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e30:	4b61      	ldr	r3, [pc, #388]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e36:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e3e:	495e      	ldr	r1, [pc, #376]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e40:	4313      	orrs	r3, r2
 8003e42:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d00a      	beq.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e52:	4b59      	ldr	r3, [pc, #356]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e58:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e60:	4955      	ldr	r1, [pc, #340]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e62:	4313      	orrs	r3, r2
 8003e64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00a      	beq.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e74:	4b50      	ldr	r3, [pc, #320]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e7a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e82:	494d      	ldr	r1, [pc, #308]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e84:	4313      	orrs	r3, r2
 8003e86:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00a      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003e96:	4b48      	ldr	r3, [pc, #288]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e9c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ea4:	4944      	ldr	r1, [pc, #272]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d00a      	beq.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003eb8:	4b3f      	ldr	r3, [pc, #252]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ebe:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ec6:	493c      	ldr	r1, [pc, #240]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d00a      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003eda:	4b37      	ldr	r3, [pc, #220]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ee0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ee8:	4933      	ldr	r1, [pc, #204]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d00a      	beq.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003efc:	4b2e      	ldr	r3, [pc, #184]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f02:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f0a:	492b      	ldr	r1, [pc, #172]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d011      	beq.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003f1e:	4b26      	ldr	r3, [pc, #152]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f24:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f2c:	4922      	ldr	r1, [pc, #136]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f3c:	d101      	bne.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0308 	and.w	r3, r3, #8
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d001      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d00a      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f5e:	4b16      	ldr	r3, [pc, #88]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f64:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f6c:	4912      	ldr	r1, [pc, #72]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d00b      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003f80:	4b0d      	ldr	r3, [pc, #52]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f86:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f90:	4909      	ldr	r1, [pc, #36]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003f98:	69fb      	ldr	r3, [r7, #28]
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d006      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	f000 80d9 	beq.w	800415e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003fac:	4b02      	ldr	r3, [pc, #8]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a01      	ldr	r2, [pc, #4]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003fb2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003fb6:	e001      	b.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003fb8:	40023800 	.word	0x40023800
 8003fbc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fbe:	f7fd ffad 	bl	8001f1c <HAL_GetTick>
 8003fc2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003fc4:	e008      	b.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003fc6:	f7fd ffa9 	bl	8001f1c <HAL_GetTick>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	2b64      	cmp	r3, #100	@ 0x64
 8003fd2:	d901      	bls.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e194      	b.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003fd8:	4b6c      	ldr	r3, [pc, #432]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d1f0      	bne.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0301 	and.w	r3, r3, #1
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d021      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d11d      	bne.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003ff8:	4b64      	ldr	r3, [pc, #400]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ffa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ffe:	0c1b      	lsrs	r3, r3, #16
 8004000:	f003 0303 	and.w	r3, r3, #3
 8004004:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004006:	4b61      	ldr	r3, [pc, #388]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004008:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800400c:	0e1b      	lsrs	r3, r3, #24
 800400e:	f003 030f 	and.w	r3, r3, #15
 8004012:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	019a      	lsls	r2, r3, #6
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	041b      	lsls	r3, r3, #16
 800401e:	431a      	orrs	r2, r3
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	061b      	lsls	r3, r3, #24
 8004024:	431a      	orrs	r2, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	071b      	lsls	r3, r3, #28
 800402c:	4957      	ldr	r1, [pc, #348]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800402e:	4313      	orrs	r3, r2
 8004030:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d004      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004044:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004048:	d00a      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004052:	2b00      	cmp	r3, #0
 8004054:	d02e      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800405e:	d129      	bne.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004060:	4b4a      	ldr	r3, [pc, #296]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004062:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004066:	0c1b      	lsrs	r3, r3, #16
 8004068:	f003 0303 	and.w	r3, r3, #3
 800406c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800406e:	4b47      	ldr	r3, [pc, #284]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004070:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004074:	0f1b      	lsrs	r3, r3, #28
 8004076:	f003 0307 	and.w	r3, r3, #7
 800407a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	019a      	lsls	r2, r3, #6
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	041b      	lsls	r3, r3, #16
 8004086:	431a      	orrs	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	061b      	lsls	r3, r3, #24
 800408e:	431a      	orrs	r2, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	071b      	lsls	r3, r3, #28
 8004094:	493d      	ldr	r1, [pc, #244]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004096:	4313      	orrs	r3, r2
 8004098:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800409c:	4b3b      	ldr	r3, [pc, #236]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800409e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040a2:	f023 021f 	bic.w	r2, r3, #31
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040aa:	3b01      	subs	r3, #1
 80040ac:	4937      	ldr	r1, [pc, #220]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d01d      	beq.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80040c0:	4b32      	ldr	r3, [pc, #200]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80040c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040c6:	0e1b      	lsrs	r3, r3, #24
 80040c8:	f003 030f 	and.w	r3, r3, #15
 80040cc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80040ce:	4b2f      	ldr	r3, [pc, #188]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80040d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040d4:	0f1b      	lsrs	r3, r3, #28
 80040d6:	f003 0307 	and.w	r3, r3, #7
 80040da:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	019a      	lsls	r2, r3, #6
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	691b      	ldr	r3, [r3, #16]
 80040e6:	041b      	lsls	r3, r3, #16
 80040e8:	431a      	orrs	r2, r3
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	061b      	lsls	r3, r3, #24
 80040ee:	431a      	orrs	r2, r3
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	071b      	lsls	r3, r3, #28
 80040f4:	4925      	ldr	r1, [pc, #148]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004104:	2b00      	cmp	r3, #0
 8004106:	d011      	beq.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	019a      	lsls	r2, r3, #6
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	041b      	lsls	r3, r3, #16
 8004114:	431a      	orrs	r2, r3
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	68db      	ldr	r3, [r3, #12]
 800411a:	061b      	lsls	r3, r3, #24
 800411c:	431a      	orrs	r2, r3
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	071b      	lsls	r3, r3, #28
 8004124:	4919      	ldr	r1, [pc, #100]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004126:	4313      	orrs	r3, r2
 8004128:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800412c:	4b17      	ldr	r3, [pc, #92]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a16      	ldr	r2, [pc, #88]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004132:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004136:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004138:	f7fd fef0 	bl	8001f1c <HAL_GetTick>
 800413c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800413e:	e008      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004140:	f7fd feec 	bl	8001f1c <HAL_GetTick>
 8004144:	4602      	mov	r2, r0
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	2b64      	cmp	r3, #100	@ 0x64
 800414c:	d901      	bls.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e0d7      	b.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004152:	4b0e      	ldr	r3, [pc, #56]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d0f0      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	2b01      	cmp	r3, #1
 8004162:	f040 80cd 	bne.w	8004300 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004166:	4b09      	ldr	r3, [pc, #36]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a08      	ldr	r2, [pc, #32]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800416c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004170:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004172:	f7fd fed3 	bl	8001f1c <HAL_GetTick>
 8004176:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004178:	e00a      	b.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800417a:	f7fd fecf 	bl	8001f1c <HAL_GetTick>
 800417e:	4602      	mov	r2, r0
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	2b64      	cmp	r3, #100	@ 0x64
 8004186:	d903      	bls.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e0ba      	b.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800418c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004190:	4b5e      	ldr	r3, [pc, #376]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004198:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800419c:	d0ed      	beq.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d003      	beq.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d009      	beq.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d02e      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d12a      	bne.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80041c6:	4b51      	ldr	r3, [pc, #324]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80041c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041cc:	0c1b      	lsrs	r3, r3, #16
 80041ce:	f003 0303 	and.w	r3, r3, #3
 80041d2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80041d4:	4b4d      	ldr	r3, [pc, #308]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80041d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041da:	0f1b      	lsrs	r3, r3, #28
 80041dc:	f003 0307 	and.w	r3, r3, #7
 80041e0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	019a      	lsls	r2, r3, #6
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	041b      	lsls	r3, r3, #16
 80041ec:	431a      	orrs	r2, r3
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	699b      	ldr	r3, [r3, #24]
 80041f2:	061b      	lsls	r3, r3, #24
 80041f4:	431a      	orrs	r2, r3
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	071b      	lsls	r3, r3, #28
 80041fa:	4944      	ldr	r1, [pc, #272]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80041fc:	4313      	orrs	r3, r2
 80041fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004202:	4b42      	ldr	r3, [pc, #264]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004204:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004208:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004210:	3b01      	subs	r3, #1
 8004212:	021b      	lsls	r3, r3, #8
 8004214:	493d      	ldr	r1, [pc, #244]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004216:	4313      	orrs	r3, r2
 8004218:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004224:	2b00      	cmp	r3, #0
 8004226:	d022      	beq.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800422c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004230:	d11d      	bne.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004232:	4b36      	ldr	r3, [pc, #216]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004234:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004238:	0e1b      	lsrs	r3, r3, #24
 800423a:	f003 030f 	and.w	r3, r3, #15
 800423e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004240:	4b32      	ldr	r3, [pc, #200]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004246:	0f1b      	lsrs	r3, r3, #28
 8004248:	f003 0307 	and.w	r3, r3, #7
 800424c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	695b      	ldr	r3, [r3, #20]
 8004252:	019a      	lsls	r2, r3, #6
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6a1b      	ldr	r3, [r3, #32]
 8004258:	041b      	lsls	r3, r3, #16
 800425a:	431a      	orrs	r2, r3
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	061b      	lsls	r3, r3, #24
 8004260:	431a      	orrs	r2, r3
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	071b      	lsls	r3, r3, #28
 8004266:	4929      	ldr	r1, [pc, #164]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004268:	4313      	orrs	r3, r2
 800426a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0308 	and.w	r3, r3, #8
 8004276:	2b00      	cmp	r3, #0
 8004278:	d028      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800427a:	4b24      	ldr	r3, [pc, #144]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800427c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004280:	0e1b      	lsrs	r3, r3, #24
 8004282:	f003 030f 	and.w	r3, r3, #15
 8004286:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004288:	4b20      	ldr	r3, [pc, #128]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800428a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800428e:	0c1b      	lsrs	r3, r3, #16
 8004290:	f003 0303 	and.w	r3, r3, #3
 8004294:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	695b      	ldr	r3, [r3, #20]
 800429a:	019a      	lsls	r2, r3, #6
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	041b      	lsls	r3, r3, #16
 80042a0:	431a      	orrs	r2, r3
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	061b      	lsls	r3, r3, #24
 80042a6:	431a      	orrs	r2, r3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	69db      	ldr	r3, [r3, #28]
 80042ac:	071b      	lsls	r3, r3, #28
 80042ae:	4917      	ldr	r1, [pc, #92]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80042b0:	4313      	orrs	r3, r2
 80042b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80042b6:	4b15      	ldr	r3, [pc, #84]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80042b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c4:	4911      	ldr	r1, [pc, #68]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80042cc:	4b0f      	ldr	r3, [pc, #60]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a0e      	ldr	r2, [pc, #56]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80042d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042d8:	f7fd fe20 	bl	8001f1c <HAL_GetTick>
 80042dc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80042de:	e008      	b.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80042e0:	f7fd fe1c 	bl	8001f1c <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b64      	cmp	r3, #100	@ 0x64
 80042ec:	d901      	bls.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e007      	b.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80042f2:	4b06      	ldr	r3, [pc, #24]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80042fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042fe:	d1ef      	bne.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004300:	2300      	movs	r3, #0
}
 8004302:	4618      	mov	r0, r3
 8004304:	3720      	adds	r7, #32
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	40023800 	.word	0x40023800

08004310 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d101      	bne.n	8004322 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e049      	b.n	80043b6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004328:	b2db      	uxtb	r3, r3
 800432a:	2b00      	cmp	r3, #0
 800432c:	d106      	bne.n	800433c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f7fd fc84 	bl	8001c44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2202      	movs	r2, #2
 8004340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	3304      	adds	r3, #4
 800434c:	4619      	mov	r1, r3
 800434e:	4610      	mov	r0, r2
 8004350:	f000 f9d4 	bl	80046fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043b4:	2300      	movs	r3, #0
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3708      	adds	r7, #8
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
	...

080043c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b085      	sub	sp, #20
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d001      	beq.n	80043d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e054      	b.n	8004482 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2202      	movs	r2, #2
 80043dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	68da      	ldr	r2, [r3, #12]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f042 0201 	orr.w	r2, r2, #1
 80043ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a26      	ldr	r2, [pc, #152]	@ (8004490 <HAL_TIM_Base_Start_IT+0xd0>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d022      	beq.n	8004440 <HAL_TIM_Base_Start_IT+0x80>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004402:	d01d      	beq.n	8004440 <HAL_TIM_Base_Start_IT+0x80>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a22      	ldr	r2, [pc, #136]	@ (8004494 <HAL_TIM_Base_Start_IT+0xd4>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d018      	beq.n	8004440 <HAL_TIM_Base_Start_IT+0x80>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a21      	ldr	r2, [pc, #132]	@ (8004498 <HAL_TIM_Base_Start_IT+0xd8>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d013      	beq.n	8004440 <HAL_TIM_Base_Start_IT+0x80>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a1f      	ldr	r2, [pc, #124]	@ (800449c <HAL_TIM_Base_Start_IT+0xdc>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d00e      	beq.n	8004440 <HAL_TIM_Base_Start_IT+0x80>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a1e      	ldr	r2, [pc, #120]	@ (80044a0 <HAL_TIM_Base_Start_IT+0xe0>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d009      	beq.n	8004440 <HAL_TIM_Base_Start_IT+0x80>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a1c      	ldr	r2, [pc, #112]	@ (80044a4 <HAL_TIM_Base_Start_IT+0xe4>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d004      	beq.n	8004440 <HAL_TIM_Base_Start_IT+0x80>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a1b      	ldr	r2, [pc, #108]	@ (80044a8 <HAL_TIM_Base_Start_IT+0xe8>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d115      	bne.n	800446c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	689a      	ldr	r2, [r3, #8]
 8004446:	4b19      	ldr	r3, [pc, #100]	@ (80044ac <HAL_TIM_Base_Start_IT+0xec>)
 8004448:	4013      	ands	r3, r2
 800444a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2b06      	cmp	r3, #6
 8004450:	d015      	beq.n	800447e <HAL_TIM_Base_Start_IT+0xbe>
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004458:	d011      	beq.n	800447e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f042 0201 	orr.w	r2, r2, #1
 8004468:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800446a:	e008      	b.n	800447e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f042 0201 	orr.w	r2, r2, #1
 800447a:	601a      	str	r2, [r3, #0]
 800447c:	e000      	b.n	8004480 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800447e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004480:	2300      	movs	r3, #0
}
 8004482:	4618      	mov	r0, r3
 8004484:	3714      	adds	r7, #20
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr
 800448e:	bf00      	nop
 8004490:	40010000 	.word	0x40010000
 8004494:	40000400 	.word	0x40000400
 8004498:	40000800 	.word	0x40000800
 800449c:	40000c00 	.word	0x40000c00
 80044a0:	40010400 	.word	0x40010400
 80044a4:	40014000 	.word	0x40014000
 80044a8:	40001800 	.word	0x40001800
 80044ac:	00010007 	.word	0x00010007

080044b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	691b      	ldr	r3, [r3, #16]
 80044c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	f003 0302 	and.w	r3, r3, #2
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d020      	beq.n	8004514 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f003 0302 	and.w	r3, r3, #2
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d01b      	beq.n	8004514 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f06f 0202 	mvn.w	r2, #2
 80044e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2201      	movs	r2, #1
 80044ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	699b      	ldr	r3, [r3, #24]
 80044f2:	f003 0303 	and.w	r3, r3, #3
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d003      	beq.n	8004502 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f7fc fd20 	bl	8000f40 <HAL_TIM_IC_CaptureCallback>
 8004500:	e005      	b.n	800450e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 f8db 	bl	80046be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f000 f8e2 	bl	80046d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	f003 0304 	and.w	r3, r3, #4
 800451a:	2b00      	cmp	r3, #0
 800451c:	d020      	beq.n	8004560 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f003 0304 	and.w	r3, r3, #4
 8004524:	2b00      	cmp	r3, #0
 8004526:	d01b      	beq.n	8004560 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f06f 0204 	mvn.w	r2, #4
 8004530:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2202      	movs	r2, #2
 8004536:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004542:	2b00      	cmp	r3, #0
 8004544:	d003      	beq.n	800454e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f7fc fcfa 	bl	8000f40 <HAL_TIM_IC_CaptureCallback>
 800454c:	e005      	b.n	800455a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 f8b5 	bl	80046be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f000 f8bc 	bl	80046d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	f003 0308 	and.w	r3, r3, #8
 8004566:	2b00      	cmp	r3, #0
 8004568:	d020      	beq.n	80045ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	f003 0308 	and.w	r3, r3, #8
 8004570:	2b00      	cmp	r3, #0
 8004572:	d01b      	beq.n	80045ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f06f 0208 	mvn.w	r2, #8
 800457c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2204      	movs	r2, #4
 8004582:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	69db      	ldr	r3, [r3, #28]
 800458a:	f003 0303 	and.w	r3, r3, #3
 800458e:	2b00      	cmp	r3, #0
 8004590:	d003      	beq.n	800459a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f7fc fcd4 	bl	8000f40 <HAL_TIM_IC_CaptureCallback>
 8004598:	e005      	b.n	80045a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 f88f 	bl	80046be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f000 f896 	bl	80046d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	f003 0310 	and.w	r3, r3, #16
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d020      	beq.n	80045f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f003 0310 	and.w	r3, r3, #16
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d01b      	beq.n	80045f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f06f 0210 	mvn.w	r2, #16
 80045c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2208      	movs	r2, #8
 80045ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	69db      	ldr	r3, [r3, #28]
 80045d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d003      	beq.n	80045e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f7fc fcae 	bl	8000f40 <HAL_TIM_IC_CaptureCallback>
 80045e4:	e005      	b.n	80045f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 f869 	bl	80046be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f000 f870 	bl	80046d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	f003 0301 	and.w	r3, r3, #1
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d00c      	beq.n	800461c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	2b00      	cmp	r3, #0
 800460a:	d007      	beq.n	800461c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f06f 0201 	mvn.w	r2, #1
 8004614:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f7fc fc7c 	bl	8000f14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004622:	2b00      	cmp	r3, #0
 8004624:	d104      	bne.n	8004630 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00c      	beq.n	800464a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004636:	2b00      	cmp	r3, #0
 8004638:	d007      	beq.n	800464a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004642:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	f000 f997 	bl	8004978 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004650:	2b00      	cmp	r3, #0
 8004652:	d00c      	beq.n	800466e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800465a:	2b00      	cmp	r3, #0
 800465c:	d007      	beq.n	800466e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004666:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f000 f98f 	bl	800498c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004674:	2b00      	cmp	r3, #0
 8004676:	d00c      	beq.n	8004692 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800467e:	2b00      	cmp	r3, #0
 8004680:	d007      	beq.n	8004692 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800468a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f000 f82a 	bl	80046e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	f003 0320 	and.w	r3, r3, #32
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00c      	beq.n	80046b6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f003 0320 	and.w	r3, r3, #32
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d007      	beq.n	80046b6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f06f 0220 	mvn.w	r2, #32
 80046ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f000 f957 	bl	8004964 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046b6:	bf00      	nop
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046be:	b480      	push	{r7}
 80046c0:	b083      	sub	sp, #12
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046c6:	bf00      	nop
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr

080046d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046d2:	b480      	push	{r7}
 80046d4:	b083      	sub	sp, #12
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046da:	bf00      	nop
 80046dc:	370c      	adds	r7, #12
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr

080046e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046e6:	b480      	push	{r7}
 80046e8:	b083      	sub	sp, #12
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046ee:	bf00      	nop
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr
	...

080046fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b085      	sub	sp, #20
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
 8004704:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4a43      	ldr	r2, [pc, #268]	@ (800481c <TIM_Base_SetConfig+0x120>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d013      	beq.n	800473c <TIM_Base_SetConfig+0x40>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800471a:	d00f      	beq.n	800473c <TIM_Base_SetConfig+0x40>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4a40      	ldr	r2, [pc, #256]	@ (8004820 <TIM_Base_SetConfig+0x124>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d00b      	beq.n	800473c <TIM_Base_SetConfig+0x40>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a3f      	ldr	r2, [pc, #252]	@ (8004824 <TIM_Base_SetConfig+0x128>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d007      	beq.n	800473c <TIM_Base_SetConfig+0x40>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	4a3e      	ldr	r2, [pc, #248]	@ (8004828 <TIM_Base_SetConfig+0x12c>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d003      	beq.n	800473c <TIM_Base_SetConfig+0x40>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a3d      	ldr	r2, [pc, #244]	@ (800482c <TIM_Base_SetConfig+0x130>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d108      	bne.n	800474e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004742:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	68fa      	ldr	r2, [r7, #12]
 800474a:	4313      	orrs	r3, r2
 800474c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a32      	ldr	r2, [pc, #200]	@ (800481c <TIM_Base_SetConfig+0x120>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d02b      	beq.n	80047ae <TIM_Base_SetConfig+0xb2>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800475c:	d027      	beq.n	80047ae <TIM_Base_SetConfig+0xb2>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a2f      	ldr	r2, [pc, #188]	@ (8004820 <TIM_Base_SetConfig+0x124>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d023      	beq.n	80047ae <TIM_Base_SetConfig+0xb2>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a2e      	ldr	r2, [pc, #184]	@ (8004824 <TIM_Base_SetConfig+0x128>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d01f      	beq.n	80047ae <TIM_Base_SetConfig+0xb2>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4a2d      	ldr	r2, [pc, #180]	@ (8004828 <TIM_Base_SetConfig+0x12c>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d01b      	beq.n	80047ae <TIM_Base_SetConfig+0xb2>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a2c      	ldr	r2, [pc, #176]	@ (800482c <TIM_Base_SetConfig+0x130>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d017      	beq.n	80047ae <TIM_Base_SetConfig+0xb2>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a2b      	ldr	r2, [pc, #172]	@ (8004830 <TIM_Base_SetConfig+0x134>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d013      	beq.n	80047ae <TIM_Base_SetConfig+0xb2>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a2a      	ldr	r2, [pc, #168]	@ (8004834 <TIM_Base_SetConfig+0x138>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d00f      	beq.n	80047ae <TIM_Base_SetConfig+0xb2>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a29      	ldr	r2, [pc, #164]	@ (8004838 <TIM_Base_SetConfig+0x13c>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d00b      	beq.n	80047ae <TIM_Base_SetConfig+0xb2>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a28      	ldr	r2, [pc, #160]	@ (800483c <TIM_Base_SetConfig+0x140>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d007      	beq.n	80047ae <TIM_Base_SetConfig+0xb2>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4a27      	ldr	r2, [pc, #156]	@ (8004840 <TIM_Base_SetConfig+0x144>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d003      	beq.n	80047ae <TIM_Base_SetConfig+0xb2>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a26      	ldr	r2, [pc, #152]	@ (8004844 <TIM_Base_SetConfig+0x148>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d108      	bne.n	80047c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	68fa      	ldr	r2, [r7, #12]
 80047bc:	4313      	orrs	r3, r2
 80047be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	695b      	ldr	r3, [r3, #20]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	689a      	ldr	r2, [r3, #8]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a0e      	ldr	r2, [pc, #56]	@ (800481c <TIM_Base_SetConfig+0x120>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d003      	beq.n	80047ee <TIM_Base_SetConfig+0xf2>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a10      	ldr	r2, [pc, #64]	@ (800482c <TIM_Base_SetConfig+0x130>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d103      	bne.n	80047f6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	691a      	ldr	r2, [r3, #16]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f043 0204 	orr.w	r2, r3, #4
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2201      	movs	r2, #1
 8004806:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	601a      	str	r2, [r3, #0]
}
 800480e:	bf00      	nop
 8004810:	3714      	adds	r7, #20
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	40010000 	.word	0x40010000
 8004820:	40000400 	.word	0x40000400
 8004824:	40000800 	.word	0x40000800
 8004828:	40000c00 	.word	0x40000c00
 800482c:	40010400 	.word	0x40010400
 8004830:	40014000 	.word	0x40014000
 8004834:	40014400 	.word	0x40014400
 8004838:	40014800 	.word	0x40014800
 800483c:	40001800 	.word	0x40001800
 8004840:	40001c00 	.word	0x40001c00
 8004844:	40002000 	.word	0x40002000

08004848 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004848:	b480      	push	{r7}
 800484a:	b085      	sub	sp, #20
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004858:	2b01      	cmp	r3, #1
 800485a:	d101      	bne.n	8004860 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800485c:	2302      	movs	r3, #2
 800485e:	e06d      	b.n	800493c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2202      	movs	r2, #2
 800486c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a30      	ldr	r2, [pc, #192]	@ (8004948 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d004      	beq.n	8004894 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a2f      	ldr	r2, [pc, #188]	@ (800494c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d108      	bne.n	80048a6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800489a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048ac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	68fa      	ldr	r2, [r7, #12]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68fa      	ldr	r2, [r7, #12]
 80048be:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a20      	ldr	r2, [pc, #128]	@ (8004948 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d022      	beq.n	8004910 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048d2:	d01d      	beq.n	8004910 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a1d      	ldr	r2, [pc, #116]	@ (8004950 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d018      	beq.n	8004910 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a1c      	ldr	r2, [pc, #112]	@ (8004954 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d013      	beq.n	8004910 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a1a      	ldr	r2, [pc, #104]	@ (8004958 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d00e      	beq.n	8004910 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a15      	ldr	r2, [pc, #84]	@ (800494c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d009      	beq.n	8004910 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a16      	ldr	r2, [pc, #88]	@ (800495c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d004      	beq.n	8004910 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a15      	ldr	r2, [pc, #84]	@ (8004960 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d10c      	bne.n	800492a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004916:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	68ba      	ldr	r2, [r7, #8]
 800491e:	4313      	orrs	r3, r2
 8004920:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	68ba      	ldr	r2, [r7, #8]
 8004928:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2201      	movs	r2, #1
 800492e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800493a:	2300      	movs	r3, #0
}
 800493c:	4618      	mov	r0, r3
 800493e:	3714      	adds	r7, #20
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr
 8004948:	40010000 	.word	0x40010000
 800494c:	40010400 	.word	0x40010400
 8004950:	40000400 	.word	0x40000400
 8004954:	40000800 	.word	0x40000800
 8004958:	40000c00 	.word	0x40000c00
 800495c:	40014000 	.word	0x40014000
 8004960:	40001800 	.word	0x40001800

08004964 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800496c:	bf00      	nop
 800496e:	370c      	adds	r7, #12
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr

08004978 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004980:	bf00      	nop
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr

0800498c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004994:	bf00      	nop
 8004996:	370c      	adds	r7, #12
 8004998:	46bd      	mov	sp, r7
 800499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499e:	4770      	bx	lr

080049a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b082      	sub	sp, #8
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d101      	bne.n	80049b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e040      	b.n	8004a34 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d106      	bne.n	80049c8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f7fd f9ae 	bl	8001d24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2224      	movs	r2, #36	@ 0x24
 80049cc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f022 0201 	bic.w	r2, r2, #1
 80049dc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d002      	beq.n	80049ec <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f000 fb16 	bl	8005018 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 f8af 	bl	8004b50 <UART_SetConfig>
 80049f2:	4603      	mov	r3, r0
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d101      	bne.n	80049fc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e01b      	b.n	8004a34 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	685a      	ldr	r2, [r3, #4]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a0a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689a      	ldr	r2, [r3, #8]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a1a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f042 0201 	orr.w	r2, r2, #1
 8004a2a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f000 fb95 	bl	800515c <UART_CheckIdleState>
 8004a32:	4603      	mov	r3, r0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3708      	adds	r7, #8
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b08a      	sub	sp, #40	@ 0x28
 8004a40:	af02      	add	r7, sp, #8
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	603b      	str	r3, [r7, #0]
 8004a48:	4613      	mov	r3, r2
 8004a4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a50:	2b20      	cmp	r3, #32
 8004a52:	d177      	bne.n	8004b44 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d002      	beq.n	8004a60 <HAL_UART_Transmit+0x24>
 8004a5a:	88fb      	ldrh	r3, [r7, #6]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d101      	bne.n	8004a64 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e070      	b.n	8004b46 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2200      	movs	r2, #0
 8004a68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2221      	movs	r2, #33	@ 0x21
 8004a70:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a72:	f7fd fa53 	bl	8001f1c <HAL_GetTick>
 8004a76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	88fa      	ldrh	r2, [r7, #6]
 8004a7c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	88fa      	ldrh	r2, [r7, #6]
 8004a84:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a90:	d108      	bne.n	8004aa4 <HAL_UART_Transmit+0x68>
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	691b      	ldr	r3, [r3, #16]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d104      	bne.n	8004aa4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	61bb      	str	r3, [r7, #24]
 8004aa2:	e003      	b.n	8004aac <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004aac:	e02f      	b.n	8004b0e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	9300      	str	r3, [sp, #0]
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	2180      	movs	r1, #128	@ 0x80
 8004ab8:	68f8      	ldr	r0, [r7, #12]
 8004aba:	f000 fba6 	bl	800520a <UART_WaitOnFlagUntilTimeout>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d004      	beq.n	8004ace <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2220      	movs	r2, #32
 8004ac8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	e03b      	b.n	8004b46 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004ace:	69fb      	ldr	r3, [r7, #28]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d10b      	bne.n	8004aec <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ad4:	69bb      	ldr	r3, [r7, #24]
 8004ad6:	881b      	ldrh	r3, [r3, #0]
 8004ad8:	461a      	mov	r2, r3
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ae2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004ae4:	69bb      	ldr	r3, [r7, #24]
 8004ae6:	3302      	adds	r3, #2
 8004ae8:	61bb      	str	r3, [r7, #24]
 8004aea:	e007      	b.n	8004afc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004aec:	69fb      	ldr	r3, [r7, #28]
 8004aee:	781a      	ldrb	r2, [r3, #0]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004af6:	69fb      	ldr	r3, [r7, #28]
 8004af8:	3301      	adds	r3, #1
 8004afa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	3b01      	subs	r3, #1
 8004b06:	b29a      	uxth	r2, r3
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d1c9      	bne.n	8004aae <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	9300      	str	r3, [sp, #0]
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	2200      	movs	r2, #0
 8004b22:	2140      	movs	r1, #64	@ 0x40
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f000 fb70 	bl	800520a <UART_WaitOnFlagUntilTimeout>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d004      	beq.n	8004b3a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2220      	movs	r2, #32
 8004b34:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004b36:	2303      	movs	r3, #3
 8004b38:	e005      	b.n	8004b46 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2220      	movs	r2, #32
 8004b3e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004b40:	2300      	movs	r3, #0
 8004b42:	e000      	b.n	8004b46 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004b44:	2302      	movs	r3, #2
  }
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3720      	adds	r7, #32
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
	...

08004b50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b088      	sub	sp, #32
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	689a      	ldr	r2, [r3, #8]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	691b      	ldr	r3, [r3, #16]
 8004b64:	431a      	orrs	r2, r3
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	431a      	orrs	r2, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	69db      	ldr	r3, [r3, #28]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	4ba6      	ldr	r3, [pc, #664]	@ (8004e14 <UART_SetConfig+0x2c4>)
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	6812      	ldr	r2, [r2, #0]
 8004b82:	6979      	ldr	r1, [r7, #20]
 8004b84:	430b      	orrs	r3, r1
 8004b86:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	68da      	ldr	r2, [r3, #12]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a1b      	ldr	r3, [r3, #32]
 8004ba8:	697a      	ldr	r2, [r7, #20]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	697a      	ldr	r2, [r7, #20]
 8004bbe:	430a      	orrs	r2, r1
 8004bc0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a94      	ldr	r2, [pc, #592]	@ (8004e18 <UART_SetConfig+0x2c8>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d120      	bne.n	8004c0e <UART_SetConfig+0xbe>
 8004bcc:	4b93      	ldr	r3, [pc, #588]	@ (8004e1c <UART_SetConfig+0x2cc>)
 8004bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bd2:	f003 0303 	and.w	r3, r3, #3
 8004bd6:	2b03      	cmp	r3, #3
 8004bd8:	d816      	bhi.n	8004c08 <UART_SetConfig+0xb8>
 8004bda:	a201      	add	r2, pc, #4	@ (adr r2, 8004be0 <UART_SetConfig+0x90>)
 8004bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004be0:	08004bf1 	.word	0x08004bf1
 8004be4:	08004bfd 	.word	0x08004bfd
 8004be8:	08004bf7 	.word	0x08004bf7
 8004bec:	08004c03 	.word	0x08004c03
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	77fb      	strb	r3, [r7, #31]
 8004bf4:	e150      	b.n	8004e98 <UART_SetConfig+0x348>
 8004bf6:	2302      	movs	r3, #2
 8004bf8:	77fb      	strb	r3, [r7, #31]
 8004bfa:	e14d      	b.n	8004e98 <UART_SetConfig+0x348>
 8004bfc:	2304      	movs	r3, #4
 8004bfe:	77fb      	strb	r3, [r7, #31]
 8004c00:	e14a      	b.n	8004e98 <UART_SetConfig+0x348>
 8004c02:	2308      	movs	r3, #8
 8004c04:	77fb      	strb	r3, [r7, #31]
 8004c06:	e147      	b.n	8004e98 <UART_SetConfig+0x348>
 8004c08:	2310      	movs	r3, #16
 8004c0a:	77fb      	strb	r3, [r7, #31]
 8004c0c:	e144      	b.n	8004e98 <UART_SetConfig+0x348>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a83      	ldr	r2, [pc, #524]	@ (8004e20 <UART_SetConfig+0x2d0>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d132      	bne.n	8004c7e <UART_SetConfig+0x12e>
 8004c18:	4b80      	ldr	r3, [pc, #512]	@ (8004e1c <UART_SetConfig+0x2cc>)
 8004c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c1e:	f003 030c 	and.w	r3, r3, #12
 8004c22:	2b0c      	cmp	r3, #12
 8004c24:	d828      	bhi.n	8004c78 <UART_SetConfig+0x128>
 8004c26:	a201      	add	r2, pc, #4	@ (adr r2, 8004c2c <UART_SetConfig+0xdc>)
 8004c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c2c:	08004c61 	.word	0x08004c61
 8004c30:	08004c79 	.word	0x08004c79
 8004c34:	08004c79 	.word	0x08004c79
 8004c38:	08004c79 	.word	0x08004c79
 8004c3c:	08004c6d 	.word	0x08004c6d
 8004c40:	08004c79 	.word	0x08004c79
 8004c44:	08004c79 	.word	0x08004c79
 8004c48:	08004c79 	.word	0x08004c79
 8004c4c:	08004c67 	.word	0x08004c67
 8004c50:	08004c79 	.word	0x08004c79
 8004c54:	08004c79 	.word	0x08004c79
 8004c58:	08004c79 	.word	0x08004c79
 8004c5c:	08004c73 	.word	0x08004c73
 8004c60:	2300      	movs	r3, #0
 8004c62:	77fb      	strb	r3, [r7, #31]
 8004c64:	e118      	b.n	8004e98 <UART_SetConfig+0x348>
 8004c66:	2302      	movs	r3, #2
 8004c68:	77fb      	strb	r3, [r7, #31]
 8004c6a:	e115      	b.n	8004e98 <UART_SetConfig+0x348>
 8004c6c:	2304      	movs	r3, #4
 8004c6e:	77fb      	strb	r3, [r7, #31]
 8004c70:	e112      	b.n	8004e98 <UART_SetConfig+0x348>
 8004c72:	2308      	movs	r3, #8
 8004c74:	77fb      	strb	r3, [r7, #31]
 8004c76:	e10f      	b.n	8004e98 <UART_SetConfig+0x348>
 8004c78:	2310      	movs	r3, #16
 8004c7a:	77fb      	strb	r3, [r7, #31]
 8004c7c:	e10c      	b.n	8004e98 <UART_SetConfig+0x348>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a68      	ldr	r2, [pc, #416]	@ (8004e24 <UART_SetConfig+0x2d4>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d120      	bne.n	8004cca <UART_SetConfig+0x17a>
 8004c88:	4b64      	ldr	r3, [pc, #400]	@ (8004e1c <UART_SetConfig+0x2cc>)
 8004c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c8e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004c92:	2b30      	cmp	r3, #48	@ 0x30
 8004c94:	d013      	beq.n	8004cbe <UART_SetConfig+0x16e>
 8004c96:	2b30      	cmp	r3, #48	@ 0x30
 8004c98:	d814      	bhi.n	8004cc4 <UART_SetConfig+0x174>
 8004c9a:	2b20      	cmp	r3, #32
 8004c9c:	d009      	beq.n	8004cb2 <UART_SetConfig+0x162>
 8004c9e:	2b20      	cmp	r3, #32
 8004ca0:	d810      	bhi.n	8004cc4 <UART_SetConfig+0x174>
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d002      	beq.n	8004cac <UART_SetConfig+0x15c>
 8004ca6:	2b10      	cmp	r3, #16
 8004ca8:	d006      	beq.n	8004cb8 <UART_SetConfig+0x168>
 8004caa:	e00b      	b.n	8004cc4 <UART_SetConfig+0x174>
 8004cac:	2300      	movs	r3, #0
 8004cae:	77fb      	strb	r3, [r7, #31]
 8004cb0:	e0f2      	b.n	8004e98 <UART_SetConfig+0x348>
 8004cb2:	2302      	movs	r3, #2
 8004cb4:	77fb      	strb	r3, [r7, #31]
 8004cb6:	e0ef      	b.n	8004e98 <UART_SetConfig+0x348>
 8004cb8:	2304      	movs	r3, #4
 8004cba:	77fb      	strb	r3, [r7, #31]
 8004cbc:	e0ec      	b.n	8004e98 <UART_SetConfig+0x348>
 8004cbe:	2308      	movs	r3, #8
 8004cc0:	77fb      	strb	r3, [r7, #31]
 8004cc2:	e0e9      	b.n	8004e98 <UART_SetConfig+0x348>
 8004cc4:	2310      	movs	r3, #16
 8004cc6:	77fb      	strb	r3, [r7, #31]
 8004cc8:	e0e6      	b.n	8004e98 <UART_SetConfig+0x348>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a56      	ldr	r2, [pc, #344]	@ (8004e28 <UART_SetConfig+0x2d8>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d120      	bne.n	8004d16 <UART_SetConfig+0x1c6>
 8004cd4:	4b51      	ldr	r3, [pc, #324]	@ (8004e1c <UART_SetConfig+0x2cc>)
 8004cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cda:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004cde:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ce0:	d013      	beq.n	8004d0a <UART_SetConfig+0x1ba>
 8004ce2:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ce4:	d814      	bhi.n	8004d10 <UART_SetConfig+0x1c0>
 8004ce6:	2b80      	cmp	r3, #128	@ 0x80
 8004ce8:	d009      	beq.n	8004cfe <UART_SetConfig+0x1ae>
 8004cea:	2b80      	cmp	r3, #128	@ 0x80
 8004cec:	d810      	bhi.n	8004d10 <UART_SetConfig+0x1c0>
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d002      	beq.n	8004cf8 <UART_SetConfig+0x1a8>
 8004cf2:	2b40      	cmp	r3, #64	@ 0x40
 8004cf4:	d006      	beq.n	8004d04 <UART_SetConfig+0x1b4>
 8004cf6:	e00b      	b.n	8004d10 <UART_SetConfig+0x1c0>
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	77fb      	strb	r3, [r7, #31]
 8004cfc:	e0cc      	b.n	8004e98 <UART_SetConfig+0x348>
 8004cfe:	2302      	movs	r3, #2
 8004d00:	77fb      	strb	r3, [r7, #31]
 8004d02:	e0c9      	b.n	8004e98 <UART_SetConfig+0x348>
 8004d04:	2304      	movs	r3, #4
 8004d06:	77fb      	strb	r3, [r7, #31]
 8004d08:	e0c6      	b.n	8004e98 <UART_SetConfig+0x348>
 8004d0a:	2308      	movs	r3, #8
 8004d0c:	77fb      	strb	r3, [r7, #31]
 8004d0e:	e0c3      	b.n	8004e98 <UART_SetConfig+0x348>
 8004d10:	2310      	movs	r3, #16
 8004d12:	77fb      	strb	r3, [r7, #31]
 8004d14:	e0c0      	b.n	8004e98 <UART_SetConfig+0x348>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a44      	ldr	r2, [pc, #272]	@ (8004e2c <UART_SetConfig+0x2dc>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d125      	bne.n	8004d6c <UART_SetConfig+0x21c>
 8004d20:	4b3e      	ldr	r3, [pc, #248]	@ (8004e1c <UART_SetConfig+0x2cc>)
 8004d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d2e:	d017      	beq.n	8004d60 <UART_SetConfig+0x210>
 8004d30:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d34:	d817      	bhi.n	8004d66 <UART_SetConfig+0x216>
 8004d36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d3a:	d00b      	beq.n	8004d54 <UART_SetConfig+0x204>
 8004d3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d40:	d811      	bhi.n	8004d66 <UART_SetConfig+0x216>
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d003      	beq.n	8004d4e <UART_SetConfig+0x1fe>
 8004d46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d4a:	d006      	beq.n	8004d5a <UART_SetConfig+0x20a>
 8004d4c:	e00b      	b.n	8004d66 <UART_SetConfig+0x216>
 8004d4e:	2300      	movs	r3, #0
 8004d50:	77fb      	strb	r3, [r7, #31]
 8004d52:	e0a1      	b.n	8004e98 <UART_SetConfig+0x348>
 8004d54:	2302      	movs	r3, #2
 8004d56:	77fb      	strb	r3, [r7, #31]
 8004d58:	e09e      	b.n	8004e98 <UART_SetConfig+0x348>
 8004d5a:	2304      	movs	r3, #4
 8004d5c:	77fb      	strb	r3, [r7, #31]
 8004d5e:	e09b      	b.n	8004e98 <UART_SetConfig+0x348>
 8004d60:	2308      	movs	r3, #8
 8004d62:	77fb      	strb	r3, [r7, #31]
 8004d64:	e098      	b.n	8004e98 <UART_SetConfig+0x348>
 8004d66:	2310      	movs	r3, #16
 8004d68:	77fb      	strb	r3, [r7, #31]
 8004d6a:	e095      	b.n	8004e98 <UART_SetConfig+0x348>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a2f      	ldr	r2, [pc, #188]	@ (8004e30 <UART_SetConfig+0x2e0>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d125      	bne.n	8004dc2 <UART_SetConfig+0x272>
 8004d76:	4b29      	ldr	r3, [pc, #164]	@ (8004e1c <UART_SetConfig+0x2cc>)
 8004d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d7c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004d80:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d84:	d017      	beq.n	8004db6 <UART_SetConfig+0x266>
 8004d86:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d8a:	d817      	bhi.n	8004dbc <UART_SetConfig+0x26c>
 8004d8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d90:	d00b      	beq.n	8004daa <UART_SetConfig+0x25a>
 8004d92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d96:	d811      	bhi.n	8004dbc <UART_SetConfig+0x26c>
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d003      	beq.n	8004da4 <UART_SetConfig+0x254>
 8004d9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004da0:	d006      	beq.n	8004db0 <UART_SetConfig+0x260>
 8004da2:	e00b      	b.n	8004dbc <UART_SetConfig+0x26c>
 8004da4:	2301      	movs	r3, #1
 8004da6:	77fb      	strb	r3, [r7, #31]
 8004da8:	e076      	b.n	8004e98 <UART_SetConfig+0x348>
 8004daa:	2302      	movs	r3, #2
 8004dac:	77fb      	strb	r3, [r7, #31]
 8004dae:	e073      	b.n	8004e98 <UART_SetConfig+0x348>
 8004db0:	2304      	movs	r3, #4
 8004db2:	77fb      	strb	r3, [r7, #31]
 8004db4:	e070      	b.n	8004e98 <UART_SetConfig+0x348>
 8004db6:	2308      	movs	r3, #8
 8004db8:	77fb      	strb	r3, [r7, #31]
 8004dba:	e06d      	b.n	8004e98 <UART_SetConfig+0x348>
 8004dbc:	2310      	movs	r3, #16
 8004dbe:	77fb      	strb	r3, [r7, #31]
 8004dc0:	e06a      	b.n	8004e98 <UART_SetConfig+0x348>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a1b      	ldr	r2, [pc, #108]	@ (8004e34 <UART_SetConfig+0x2e4>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d138      	bne.n	8004e3e <UART_SetConfig+0x2ee>
 8004dcc:	4b13      	ldr	r3, [pc, #76]	@ (8004e1c <UART_SetConfig+0x2cc>)
 8004dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dd2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004dd6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004dda:	d017      	beq.n	8004e0c <UART_SetConfig+0x2bc>
 8004ddc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004de0:	d82a      	bhi.n	8004e38 <UART_SetConfig+0x2e8>
 8004de2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004de6:	d00b      	beq.n	8004e00 <UART_SetConfig+0x2b0>
 8004de8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dec:	d824      	bhi.n	8004e38 <UART_SetConfig+0x2e8>
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d003      	beq.n	8004dfa <UART_SetConfig+0x2aa>
 8004df2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004df6:	d006      	beq.n	8004e06 <UART_SetConfig+0x2b6>
 8004df8:	e01e      	b.n	8004e38 <UART_SetConfig+0x2e8>
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	77fb      	strb	r3, [r7, #31]
 8004dfe:	e04b      	b.n	8004e98 <UART_SetConfig+0x348>
 8004e00:	2302      	movs	r3, #2
 8004e02:	77fb      	strb	r3, [r7, #31]
 8004e04:	e048      	b.n	8004e98 <UART_SetConfig+0x348>
 8004e06:	2304      	movs	r3, #4
 8004e08:	77fb      	strb	r3, [r7, #31]
 8004e0a:	e045      	b.n	8004e98 <UART_SetConfig+0x348>
 8004e0c:	2308      	movs	r3, #8
 8004e0e:	77fb      	strb	r3, [r7, #31]
 8004e10:	e042      	b.n	8004e98 <UART_SetConfig+0x348>
 8004e12:	bf00      	nop
 8004e14:	efff69f3 	.word	0xefff69f3
 8004e18:	40011000 	.word	0x40011000
 8004e1c:	40023800 	.word	0x40023800
 8004e20:	40004400 	.word	0x40004400
 8004e24:	40004800 	.word	0x40004800
 8004e28:	40004c00 	.word	0x40004c00
 8004e2c:	40005000 	.word	0x40005000
 8004e30:	40011400 	.word	0x40011400
 8004e34:	40007800 	.word	0x40007800
 8004e38:	2310      	movs	r3, #16
 8004e3a:	77fb      	strb	r3, [r7, #31]
 8004e3c:	e02c      	b.n	8004e98 <UART_SetConfig+0x348>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a72      	ldr	r2, [pc, #456]	@ (800500c <UART_SetConfig+0x4bc>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d125      	bne.n	8004e94 <UART_SetConfig+0x344>
 8004e48:	4b71      	ldr	r3, [pc, #452]	@ (8005010 <UART_SetConfig+0x4c0>)
 8004e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e4e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004e52:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004e56:	d017      	beq.n	8004e88 <UART_SetConfig+0x338>
 8004e58:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004e5c:	d817      	bhi.n	8004e8e <UART_SetConfig+0x33e>
 8004e5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e62:	d00b      	beq.n	8004e7c <UART_SetConfig+0x32c>
 8004e64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e68:	d811      	bhi.n	8004e8e <UART_SetConfig+0x33e>
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d003      	beq.n	8004e76 <UART_SetConfig+0x326>
 8004e6e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e72:	d006      	beq.n	8004e82 <UART_SetConfig+0x332>
 8004e74:	e00b      	b.n	8004e8e <UART_SetConfig+0x33e>
 8004e76:	2300      	movs	r3, #0
 8004e78:	77fb      	strb	r3, [r7, #31]
 8004e7a:	e00d      	b.n	8004e98 <UART_SetConfig+0x348>
 8004e7c:	2302      	movs	r3, #2
 8004e7e:	77fb      	strb	r3, [r7, #31]
 8004e80:	e00a      	b.n	8004e98 <UART_SetConfig+0x348>
 8004e82:	2304      	movs	r3, #4
 8004e84:	77fb      	strb	r3, [r7, #31]
 8004e86:	e007      	b.n	8004e98 <UART_SetConfig+0x348>
 8004e88:	2308      	movs	r3, #8
 8004e8a:	77fb      	strb	r3, [r7, #31]
 8004e8c:	e004      	b.n	8004e98 <UART_SetConfig+0x348>
 8004e8e:	2310      	movs	r3, #16
 8004e90:	77fb      	strb	r3, [r7, #31]
 8004e92:	e001      	b.n	8004e98 <UART_SetConfig+0x348>
 8004e94:	2310      	movs	r3, #16
 8004e96:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	69db      	ldr	r3, [r3, #28]
 8004e9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ea0:	d15b      	bne.n	8004f5a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004ea2:	7ffb      	ldrb	r3, [r7, #31]
 8004ea4:	2b08      	cmp	r3, #8
 8004ea6:	d828      	bhi.n	8004efa <UART_SetConfig+0x3aa>
 8004ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8004eb0 <UART_SetConfig+0x360>)
 8004eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eae:	bf00      	nop
 8004eb0:	08004ed5 	.word	0x08004ed5
 8004eb4:	08004edd 	.word	0x08004edd
 8004eb8:	08004ee5 	.word	0x08004ee5
 8004ebc:	08004efb 	.word	0x08004efb
 8004ec0:	08004eeb 	.word	0x08004eeb
 8004ec4:	08004efb 	.word	0x08004efb
 8004ec8:	08004efb 	.word	0x08004efb
 8004ecc:	08004efb 	.word	0x08004efb
 8004ed0:	08004ef3 	.word	0x08004ef3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ed4:	f7fe fe04 	bl	8003ae0 <HAL_RCC_GetPCLK1Freq>
 8004ed8:	61b8      	str	r0, [r7, #24]
        break;
 8004eda:	e013      	b.n	8004f04 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004edc:	f7fe fe14 	bl	8003b08 <HAL_RCC_GetPCLK2Freq>
 8004ee0:	61b8      	str	r0, [r7, #24]
        break;
 8004ee2:	e00f      	b.n	8004f04 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ee4:	4b4b      	ldr	r3, [pc, #300]	@ (8005014 <UART_SetConfig+0x4c4>)
 8004ee6:	61bb      	str	r3, [r7, #24]
        break;
 8004ee8:	e00c      	b.n	8004f04 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004eea:	f7fe fd27 	bl	800393c <HAL_RCC_GetSysClockFreq>
 8004eee:	61b8      	str	r0, [r7, #24]
        break;
 8004ef0:	e008      	b.n	8004f04 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ef2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ef6:	61bb      	str	r3, [r7, #24]
        break;
 8004ef8:	e004      	b.n	8004f04 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004efa:	2300      	movs	r3, #0
 8004efc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	77bb      	strb	r3, [r7, #30]
        break;
 8004f02:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004f04:	69bb      	ldr	r3, [r7, #24]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d074      	beq.n	8004ff4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	005a      	lsls	r2, r3, #1
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	085b      	lsrs	r3, r3, #1
 8004f14:	441a      	add	r2, r3
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f1e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	2b0f      	cmp	r3, #15
 8004f24:	d916      	bls.n	8004f54 <UART_SetConfig+0x404>
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f2c:	d212      	bcs.n	8004f54 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	f023 030f 	bic.w	r3, r3, #15
 8004f36:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	085b      	lsrs	r3, r3, #1
 8004f3c:	b29b      	uxth	r3, r3
 8004f3e:	f003 0307 	and.w	r3, r3, #7
 8004f42:	b29a      	uxth	r2, r3
 8004f44:	89fb      	ldrh	r3, [r7, #14]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	89fa      	ldrh	r2, [r7, #14]
 8004f50:	60da      	str	r2, [r3, #12]
 8004f52:	e04f      	b.n	8004ff4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	77bb      	strb	r3, [r7, #30]
 8004f58:	e04c      	b.n	8004ff4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f5a:	7ffb      	ldrb	r3, [r7, #31]
 8004f5c:	2b08      	cmp	r3, #8
 8004f5e:	d828      	bhi.n	8004fb2 <UART_SetConfig+0x462>
 8004f60:	a201      	add	r2, pc, #4	@ (adr r2, 8004f68 <UART_SetConfig+0x418>)
 8004f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f66:	bf00      	nop
 8004f68:	08004f8d 	.word	0x08004f8d
 8004f6c:	08004f95 	.word	0x08004f95
 8004f70:	08004f9d 	.word	0x08004f9d
 8004f74:	08004fb3 	.word	0x08004fb3
 8004f78:	08004fa3 	.word	0x08004fa3
 8004f7c:	08004fb3 	.word	0x08004fb3
 8004f80:	08004fb3 	.word	0x08004fb3
 8004f84:	08004fb3 	.word	0x08004fb3
 8004f88:	08004fab 	.word	0x08004fab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f8c:	f7fe fda8 	bl	8003ae0 <HAL_RCC_GetPCLK1Freq>
 8004f90:	61b8      	str	r0, [r7, #24]
        break;
 8004f92:	e013      	b.n	8004fbc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f94:	f7fe fdb8 	bl	8003b08 <HAL_RCC_GetPCLK2Freq>
 8004f98:	61b8      	str	r0, [r7, #24]
        break;
 8004f9a:	e00f      	b.n	8004fbc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f9c:	4b1d      	ldr	r3, [pc, #116]	@ (8005014 <UART_SetConfig+0x4c4>)
 8004f9e:	61bb      	str	r3, [r7, #24]
        break;
 8004fa0:	e00c      	b.n	8004fbc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fa2:	f7fe fccb 	bl	800393c <HAL_RCC_GetSysClockFreq>
 8004fa6:	61b8      	str	r0, [r7, #24]
        break;
 8004fa8:	e008      	b.n	8004fbc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004faa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fae:	61bb      	str	r3, [r7, #24]
        break;
 8004fb0:	e004      	b.n	8004fbc <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	77bb      	strb	r3, [r7, #30]
        break;
 8004fba:	bf00      	nop
    }

    if (pclk != 0U)
 8004fbc:	69bb      	ldr	r3, [r7, #24]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d018      	beq.n	8004ff4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	085a      	lsrs	r2, r3, #1
 8004fc8:	69bb      	ldr	r3, [r7, #24]
 8004fca:	441a      	add	r2, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fd4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	2b0f      	cmp	r3, #15
 8004fda:	d909      	bls.n	8004ff0 <UART_SetConfig+0x4a0>
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fe2:	d205      	bcs.n	8004ff0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	b29a      	uxth	r2, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	60da      	str	r2, [r3, #12]
 8004fee:	e001      	b.n	8004ff4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005000:	7fbb      	ldrb	r3, [r7, #30]
}
 8005002:	4618      	mov	r0, r3
 8005004:	3720      	adds	r7, #32
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
 800500a:	bf00      	nop
 800500c:	40007c00 	.word	0x40007c00
 8005010:	40023800 	.word	0x40023800
 8005014:	00f42400 	.word	0x00f42400

08005018 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005024:	f003 0308 	and.w	r3, r3, #8
 8005028:	2b00      	cmp	r3, #0
 800502a:	d00a      	beq.n	8005042 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	430a      	orrs	r2, r1
 8005040:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00a      	beq.n	8005064 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	430a      	orrs	r2, r1
 8005062:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005068:	f003 0302 	and.w	r3, r3, #2
 800506c:	2b00      	cmp	r3, #0
 800506e:	d00a      	beq.n	8005086 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	430a      	orrs	r2, r1
 8005084:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508a:	f003 0304 	and.w	r3, r3, #4
 800508e:	2b00      	cmp	r3, #0
 8005090:	d00a      	beq.n	80050a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	430a      	orrs	r2, r1
 80050a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ac:	f003 0310 	and.w	r3, r3, #16
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d00a      	beq.n	80050ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	430a      	orrs	r2, r1
 80050c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ce:	f003 0320 	and.w	r3, r3, #32
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d00a      	beq.n	80050ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	430a      	orrs	r2, r1
 80050ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d01a      	beq.n	800512e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	430a      	orrs	r2, r1
 800510c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005112:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005116:	d10a      	bne.n	800512e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	430a      	orrs	r2, r1
 800512c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005136:	2b00      	cmp	r3, #0
 8005138:	d00a      	beq.n	8005150 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	430a      	orrs	r2, r1
 800514e:	605a      	str	r2, [r3, #4]
  }
}
 8005150:	bf00      	nop
 8005152:	370c      	adds	r7, #12
 8005154:	46bd      	mov	sp, r7
 8005156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515a:	4770      	bx	lr

0800515c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b08c      	sub	sp, #48	@ 0x30
 8005160:	af02      	add	r7, sp, #8
 8005162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800516c:	f7fc fed6 	bl	8001f1c <HAL_GetTick>
 8005170:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0308 	and.w	r3, r3, #8
 800517c:	2b08      	cmp	r3, #8
 800517e:	d12e      	bne.n	80051de <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005180:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005184:	9300      	str	r3, [sp, #0]
 8005186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005188:	2200      	movs	r2, #0
 800518a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f000 f83b 	bl	800520a <UART_WaitOnFlagUntilTimeout>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d021      	beq.n	80051de <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	e853 3f00 	ldrex	r3, [r3]
 80051a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051ae:	623b      	str	r3, [r7, #32]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	461a      	mov	r2, r3
 80051b6:	6a3b      	ldr	r3, [r7, #32]
 80051b8:	61fb      	str	r3, [r7, #28]
 80051ba:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051bc:	69b9      	ldr	r1, [r7, #24]
 80051be:	69fa      	ldr	r2, [r7, #28]
 80051c0:	e841 2300 	strex	r3, r2, [r1]
 80051c4:	617b      	str	r3, [r7, #20]
   return(result);
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d1e6      	bne.n	800519a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2220      	movs	r2, #32
 80051d0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e011      	b.n	8005202 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2220      	movs	r2, #32
 80051e2:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2220      	movs	r2, #32
 80051e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005200:	2300      	movs	r3, #0
}
 8005202:	4618      	mov	r0, r3
 8005204:	3728      	adds	r7, #40	@ 0x28
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}

0800520a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800520a:	b580      	push	{r7, lr}
 800520c:	b084      	sub	sp, #16
 800520e:	af00      	add	r7, sp, #0
 8005210:	60f8      	str	r0, [r7, #12]
 8005212:	60b9      	str	r1, [r7, #8]
 8005214:	603b      	str	r3, [r7, #0]
 8005216:	4613      	mov	r3, r2
 8005218:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800521a:	e04f      	b.n	80052bc <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800521c:	69bb      	ldr	r3, [r7, #24]
 800521e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005222:	d04b      	beq.n	80052bc <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005224:	f7fc fe7a 	bl	8001f1c <HAL_GetTick>
 8005228:	4602      	mov	r2, r0
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	1ad3      	subs	r3, r2, r3
 800522e:	69ba      	ldr	r2, [r7, #24]
 8005230:	429a      	cmp	r2, r3
 8005232:	d302      	bcc.n	800523a <UART_WaitOnFlagUntilTimeout+0x30>
 8005234:	69bb      	ldr	r3, [r7, #24]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d101      	bne.n	800523e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e04e      	b.n	80052dc <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0304 	and.w	r3, r3, #4
 8005248:	2b00      	cmp	r3, #0
 800524a:	d037      	beq.n	80052bc <UART_WaitOnFlagUntilTimeout+0xb2>
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	2b80      	cmp	r3, #128	@ 0x80
 8005250:	d034      	beq.n	80052bc <UART_WaitOnFlagUntilTimeout+0xb2>
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	2b40      	cmp	r3, #64	@ 0x40
 8005256:	d031      	beq.n	80052bc <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	69db      	ldr	r3, [r3, #28]
 800525e:	f003 0308 	and.w	r3, r3, #8
 8005262:	2b08      	cmp	r3, #8
 8005264:	d110      	bne.n	8005288 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2208      	movs	r2, #8
 800526c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800526e:	68f8      	ldr	r0, [r7, #12]
 8005270:	f000 f838 	bl	80052e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2208      	movs	r2, #8
 8005278:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e029      	b.n	80052dc <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	69db      	ldr	r3, [r3, #28]
 800528e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005292:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005296:	d111      	bne.n	80052bc <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80052a0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052a2:	68f8      	ldr	r0, [r7, #12]
 80052a4:	f000 f81e 	bl	80052e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2220      	movs	r2, #32
 80052ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2200      	movs	r2, #0
 80052b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80052b8:	2303      	movs	r3, #3
 80052ba:	e00f      	b.n	80052dc <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	69da      	ldr	r2, [r3, #28]
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	4013      	ands	r3, r2
 80052c6:	68ba      	ldr	r2, [r7, #8]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	bf0c      	ite	eq
 80052cc:	2301      	moveq	r3, #1
 80052ce:	2300      	movne	r3, #0
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	461a      	mov	r2, r3
 80052d4:	79fb      	ldrb	r3, [r7, #7]
 80052d6:	429a      	cmp	r2, r3
 80052d8:	d0a0      	beq.n	800521c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052da:	2300      	movs	r3, #0
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3710      	adds	r7, #16
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}

080052e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b095      	sub	sp, #84	@ 0x54
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052f4:	e853 3f00 	ldrex	r3, [r3]
 80052f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005300:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	461a      	mov	r2, r3
 8005308:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800530a:	643b      	str	r3, [r7, #64]	@ 0x40
 800530c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800530e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005310:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005312:	e841 2300 	strex	r3, r2, [r1]
 8005316:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800531a:	2b00      	cmp	r3, #0
 800531c:	d1e6      	bne.n	80052ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	3308      	adds	r3, #8
 8005324:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005326:	6a3b      	ldr	r3, [r7, #32]
 8005328:	e853 3f00 	ldrex	r3, [r3]
 800532c:	61fb      	str	r3, [r7, #28]
   return(result);
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	f023 0301 	bic.w	r3, r3, #1
 8005334:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	3308      	adds	r3, #8
 800533c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800533e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005340:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005342:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005344:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005346:	e841 2300 	strex	r3, r2, [r1]
 800534a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800534c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800534e:	2b00      	cmp	r3, #0
 8005350:	d1e5      	bne.n	800531e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005356:	2b01      	cmp	r3, #1
 8005358:	d118      	bne.n	800538c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	e853 3f00 	ldrex	r3, [r3]
 8005366:	60bb      	str	r3, [r7, #8]
   return(result);
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	f023 0310 	bic.w	r3, r3, #16
 800536e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	461a      	mov	r2, r3
 8005376:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005378:	61bb      	str	r3, [r7, #24]
 800537a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800537c:	6979      	ldr	r1, [r7, #20]
 800537e:	69ba      	ldr	r2, [r7, #24]
 8005380:	e841 2300 	strex	r3, r2, [r1]
 8005384:	613b      	str	r3, [r7, #16]
   return(result);
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d1e6      	bne.n	800535a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2220      	movs	r2, #32
 8005390:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80053a0:	bf00      	nop
 80053a2:	3754      	adds	r7, #84	@ 0x54
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr

080053ac <Lecture_anenometer>:
static uint32_t current_capture = 0;
static uint32_t delta_capture = 0;
static uint8_t  first_capture_ready = 0;

void Lecture_anenometer(float *p_wind_speed)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
    current_capture = __HAL_TIM_GET_COMPARE(&htim2, TIM_CHANNEL_1);
 80053b4:	4b1d      	ldr	r3, [pc, #116]	@ (800542c <Lecture_anenometer+0x80>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053ba:	4a1d      	ldr	r2, [pc, #116]	@ (8005430 <Lecture_anenometer+0x84>)
 80053bc:	6013      	str	r3, [r2, #0]

    if (first_capture_ready == 0)
 80053be:	4b1d      	ldr	r3, [pc, #116]	@ (8005434 <Lecture_anenometer+0x88>)
 80053c0:	781b      	ldrb	r3, [r3, #0]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d10b      	bne.n	80053de <Lecture_anenometer+0x32>
    {
        last_capture = current_capture;
 80053c6:	4b1a      	ldr	r3, [pc, #104]	@ (8005430 <Lecture_anenometer+0x84>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a1b      	ldr	r2, [pc, #108]	@ (8005438 <Lecture_anenometer+0x8c>)
 80053cc:	6013      	str	r3, [r2, #0]
        first_capture_ready = 1;
 80053ce:	4b19      	ldr	r3, [pc, #100]	@ (8005434 <Lecture_anenometer+0x88>)
 80053d0:	2201      	movs	r2, #1
 80053d2:	701a      	strb	r2, [r3, #0]
        *p_wind_speed = 0.0f;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	f04f 0200 	mov.w	r2, #0
 80053da:	601a      	str	r2, [r3, #0]
        /* Calcul de la vitesse du vent */
        *p_wind_speed = 1.492f * (1000000.0f / delta_capture) * 3.6f;

        last_capture = current_capture;
    }
}
 80053dc:	e01f      	b.n	800541e <Lecture_anenometer+0x72>
        delta_capture = current_capture - last_capture;
 80053de:	4b14      	ldr	r3, [pc, #80]	@ (8005430 <Lecture_anenometer+0x84>)
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	4b15      	ldr	r3, [pc, #84]	@ (8005438 <Lecture_anenometer+0x8c>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	4a14      	ldr	r2, [pc, #80]	@ (800543c <Lecture_anenometer+0x90>)
 80053ea:	6013      	str	r3, [r2, #0]
        *p_wind_speed = 1.492f * (1000000.0f / delta_capture) * 3.6f;
 80053ec:	4b13      	ldr	r3, [pc, #76]	@ (800543c <Lecture_anenometer+0x90>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	ee07 3a90 	vmov	s15, r3
 80053f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80053f8:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8005440 <Lecture_anenometer+0x94>
 80053fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005400:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8005444 <Lecture_anenometer+0x98>
 8005404:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005408:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8005448 <Lecture_anenometer+0x9c>
 800540c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	edc3 7a00 	vstr	s15, [r3]
        last_capture = current_capture;
 8005416:	4b06      	ldr	r3, [pc, #24]	@ (8005430 <Lecture_anenometer+0x84>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a07      	ldr	r2, [pc, #28]	@ (8005438 <Lecture_anenometer+0x8c>)
 800541c:	6013      	str	r3, [r2, #0]
}
 800541e:	bf00      	nop
 8005420:	370c      	adds	r7, #12
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	200002ac 	.word	0x200002ac
 8005430:	200003d4 	.word	0x200003d4
 8005434:	200003dc 	.word	0x200003dc
 8005438:	200003d0 	.word	0x200003d0
 800543c:	200003d8 	.word	0x200003d8
 8005440:	49742400 	.word	0x49742400
 8005444:	3fbef9db 	.word	0x3fbef9db
 8005448:	40666666 	.word	0x40666666

0800544c <lps22hh_read_reg>:
  *
  */
int32_t __weak lps22hh_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 800544c:	b590      	push	{r4, r7, lr}
 800544e:	b087      	sub	sp, #28
 8005450:	af00      	add	r7, sp, #0
 8005452:	60f8      	str	r0, [r7, #12]
 8005454:	607a      	str	r2, [r7, #4]
 8005456:	461a      	mov	r2, r3
 8005458:	460b      	mov	r3, r1
 800545a:	72fb      	strb	r3, [r7, #11]
 800545c:	4613      	mov	r3, r2
 800545e:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d102      	bne.n	800546c <lps22hh_read_reg+0x20>
  {
    return -1;
 8005466:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800546a:	e009      	b.n	8005480 <lps22hh_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	685c      	ldr	r4, [r3, #4]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	68d8      	ldr	r0, [r3, #12]
 8005474:	893b      	ldrh	r3, [r7, #8]
 8005476:	7af9      	ldrb	r1, [r7, #11]
 8005478:	687a      	ldr	r2, [r7, #4]
 800547a:	47a0      	blx	r4
 800547c:	6178      	str	r0, [r7, #20]

  return ret;
 800547e:	697b      	ldr	r3, [r7, #20]
}
 8005480:	4618      	mov	r0, r3
 8005482:	371c      	adds	r7, #28
 8005484:	46bd      	mov	sp, r7
 8005486:	bd90      	pop	{r4, r7, pc}

08005488 <lps22hh_write_reg>:
  *
  */
int32_t __weak lps22hh_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                 const uint8_t *data,
                                 uint16_t len)
{
 8005488:	b590      	push	{r4, r7, lr}
 800548a:	b087      	sub	sp, #28
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	607a      	str	r2, [r7, #4]
 8005492:	461a      	mov	r2, r3
 8005494:	460b      	mov	r3, r1
 8005496:	72fb      	strb	r3, [r7, #11]
 8005498:	4613      	mov	r3, r2
 800549a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d102      	bne.n	80054a8 <lps22hh_write_reg+0x20>
  {
    return -1;
 80054a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80054a6:	e009      	b.n	80054bc <lps22hh_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681c      	ldr	r4, [r3, #0]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	68d8      	ldr	r0, [r3, #12]
 80054b0:	893b      	ldrh	r3, [r7, #8]
 80054b2:	7af9      	ldrb	r1, [r7, #11]
 80054b4:	687a      	ldr	r2, [r7, #4]
 80054b6:	47a0      	blx	r4
 80054b8:	6178      	str	r0, [r7, #20]

  return ret;
 80054ba:	697b      	ldr	r3, [r7, #20]
}
 80054bc:	4618      	mov	r0, r3
 80054be:	371c      	adds	r7, #28
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd90      	pop	{r4, r7, pc}

080054c4 <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	ee07 3a90 	vmov	s15, r3
 80054d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054d6:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80054f0 <lps22hh_from_lsb_to_hpa+0x2c>
 80054da:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80054de:	eef0 7a66 	vmov.f32	s15, s13
}
 80054e2:	eeb0 0a67 	vmov.f32	s0, s15
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr
 80054f0:	49800000 	.word	0x49800000

080054f4 <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(const stmdev_ctx_t *ctx, uint32_t *buff)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b084      	sub	sp, #16
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 80054fe:	f107 0208 	add.w	r2, r7, #8
 8005502:	2303      	movs	r3, #3
 8005504:	2128      	movs	r1, #40	@ 0x28
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f7ff ffa0 	bl	800544c <lps22hh_read_reg>
 800550c:	60f8      	str	r0, [r7, #12]

  if (ret != 0) { return ret; }
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d001      	beq.n	8005518 <lps22hh_pressure_raw_get+0x24>
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	e017      	b.n	8005548 <lps22hh_pressure_raw_get+0x54>

  *buff = reg[2];
 8005518:	7abb      	ldrb	r3, [r7, #10]
 800551a:	461a      	mov	r2, r3
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256U) + reg[1];
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	021b      	lsls	r3, r3, #8
 8005526:	7a7a      	ldrb	r2, [r7, #9]
 8005528:	441a      	add	r2, r3
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256U) + reg[0];
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	021b      	lsls	r3, r3, #8
 8005534:	7a3a      	ldrb	r2, [r7, #8]
 8005536:	441a      	add	r2, r3
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	601a      	str	r2, [r3, #0]
  *buff *= 256U;
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	021a      	lsls	r2, r3, #8
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	601a      	str	r2, [r3, #0]

  return ret;
 8005546:	68fb      	ldr	r3, [r7, #12]
}
 8005548:	4618      	mov	r0, r3
 800554a:	3710      	adds	r7, #16
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}

08005550 <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b084      	sub	sp, #16
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 800555a:	2301      	movs	r3, #1
 800555c:	683a      	ldr	r2, [r7, #0]
 800555e:	210f      	movs	r1, #15
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f7ff ff73 	bl	800544c <lps22hh_read_reg>
 8005566:	60f8      	str	r0, [r7, #12]

  return ret;
 8005568:	68fb      	ldr	r3, [r7, #12]
}
 800556a:	4618      	mov	r0, r3
 800556c:	3710      	adds	r7, #16
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}

08005572 <hts221_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak hts221_read_reg(const stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                               uint16_t len)
{
 8005572:	b590      	push	{r4, r7, lr}
 8005574:	b087      	sub	sp, #28
 8005576:	af00      	add	r7, sp, #0
 8005578:	60f8      	str	r0, [r7, #12]
 800557a:	607a      	str	r2, [r7, #4]
 800557c:	461a      	mov	r2, r3
 800557e:	460b      	mov	r3, r1
 8005580:	72fb      	strb	r3, [r7, #11]
 8005582:	4613      	mov	r3, r2
 8005584:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d102      	bne.n	8005592 <hts221_read_reg+0x20>
  {
    return -1;
 800558c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005590:	e009      	b.n	80055a6 <hts221_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	685c      	ldr	r4, [r3, #4]
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	68d8      	ldr	r0, [r3, #12]
 800559a:	893b      	ldrh	r3, [r7, #8]
 800559c:	7af9      	ldrb	r1, [r7, #11]
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	47a0      	blx	r4
 80055a2:	6178      	str	r0, [r7, #20]

  return ret;
 80055a4:	697b      	ldr	r3, [r7, #20]
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	371c      	adds	r7, #28
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd90      	pop	{r4, r7, pc}

080055ae <hts221_write_reg>:
  *
  */
int32_t __weak hts221_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                const uint8_t *data,
                                uint16_t len)
{
 80055ae:	b590      	push	{r4, r7, lr}
 80055b0:	b087      	sub	sp, #28
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	60f8      	str	r0, [r7, #12]
 80055b6:	607a      	str	r2, [r7, #4]
 80055b8:	461a      	mov	r2, r3
 80055ba:	460b      	mov	r3, r1
 80055bc:	72fb      	strb	r3, [r7, #11]
 80055be:	4613      	mov	r3, r2
 80055c0:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d102      	bne.n	80055ce <hts221_write_reg+0x20>
  {
    return -1;
 80055c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80055cc:	e009      	b.n	80055e2 <hts221_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681c      	ldr	r4, [r3, #0]
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	68d8      	ldr	r0, [r3, #12]
 80055d6:	893b      	ldrh	r3, [r7, #8]
 80055d8:	7af9      	ldrb	r1, [r7, #11]
 80055da:	687a      	ldr	r2, [r7, #4]
 80055dc:	47a0      	blx	r4
 80055de:	6178      	str	r0, [r7, #20]

  return ret;
 80055e0:	697b      	ldr	r3, [r7, #20]
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	371c      	adds	r7, #28
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd90      	pop	{r4, r7, pc}

080055ea <hts221_humidity_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_humidity_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 80055ea:	b580      	push	{r7, lr}
 80055ec:	b084      	sub	sp, #16
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	6078      	str	r0, [r7, #4]
 80055f2:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_HUMIDITY_OUT_L, buff, 2);
 80055f4:	f107 0208 	add.w	r2, r7, #8
 80055f8:	2302      	movs	r3, #2
 80055fa:	2128      	movs	r1, #40	@ 0x28
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f7ff ffb8 	bl	8005572 <hts221_read_reg>
 8005602:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d10f      	bne.n	800562a <hts221_humidity_raw_get+0x40>
  {
    *val = (int16_t)buff[1];
 800560a:	7a7b      	ldrb	r3, [r7, #9]
 800560c:	b21a      	sxth	r2, r3
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	801a      	strh	r2, [r3, #0]
    *val = (*val * 256) + (int16_t)buff[0];
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005618:	b29b      	uxth	r3, r3
 800561a:	021b      	lsls	r3, r3, #8
 800561c:	b29b      	uxth	r3, r3
 800561e:	7a3a      	ldrb	r2, [r7, #8]
 8005620:	4413      	add	r3, r2
 8005622:	b29b      	uxth	r3, r3
 8005624:	b21a      	sxth	r2, r3
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	801a      	strh	r2, [r3, #0]
  }

  return ret;
 800562a:	68fb      	ldr	r3, [r7, #12]
}
 800562c:	4618      	mov	r0, r3
 800562e:	3710      	adds	r7, #16
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}

08005634 <hts221_temperature_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temperature_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_TEMP_OUT_L, buff, 2);
 800563e:	f107 0208 	add.w	r2, r7, #8
 8005642:	2302      	movs	r3, #2
 8005644:	212a      	movs	r1, #42	@ 0x2a
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f7ff ff93 	bl	8005572 <hts221_read_reg>
 800564c:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d10f      	bne.n	8005674 <hts221_temperature_raw_get+0x40>
  {
    *val = (int16_t)buff[1];
 8005654:	7a7b      	ldrb	r3, [r7, #9]
 8005656:	b21a      	sxth	r2, r3
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	801a      	strh	r2, [r3, #0]
    *val = (*val * 256) + (int16_t)buff[0];
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005662:	b29b      	uxth	r3, r3
 8005664:	021b      	lsls	r3, r3, #8
 8005666:	b29b      	uxth	r3, r3
 8005668:	7a3a      	ldrb	r2, [r7, #8]
 800566a:	4413      	add	r3, r2
 800566c:	b29b      	uxth	r3, r3
 800566e:	b21a      	sxth	r2, r3
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	801a      	strh	r2, [r3, #0]
  }

  return ret;
 8005674:	68fb      	ldr	r3, [r7, #12]
}
 8005676:	4618      	mov	r0, r3
 8005678:	3710      	adds	r7, #16
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}

0800567e <hts221_device_id_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 800567e:	b580      	push	{r7, lr}
 8005680:	b084      	sub	sp, #16
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
 8005686:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_WHO_AM_I, buff, 1);
 8005688:	2301      	movs	r3, #1
 800568a:	683a      	ldr	r2, [r7, #0]
 800568c:	210f      	movs	r1, #15
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f7ff ff6f 	bl	8005572 <hts221_read_reg>
 8005694:	60f8      	str	r0, [r7, #12]

  return ret;
 8005696:	68fb      	ldr	r3, [r7, #12]
}
 8005698:	4618      	mov	r0, r3
 800569a:	3710      	adds	r7, #16
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}

080056a0 <hts221_status_get>:
  * @param  val     Registers STATUS_REG
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_status_get(const stmdev_ctx_t *ctx, hts221_status_reg_t *val)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_STATUS_REG, (uint8_t *) val, 1);
 80056aa:	2301      	movs	r3, #1
 80056ac:	683a      	ldr	r2, [r7, #0]
 80056ae:	2127      	movs	r1, #39	@ 0x27
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f7ff ff5e 	bl	8005572 <hts221_read_reg>
 80056b6:	60f8      	str	r0, [r7, #12]

  return ret;
 80056b8:	68fb      	ldr	r3, [r7, #12]
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3710      	adds	r7, #16
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}

080056c2 <hts221_hum_rh_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_0_get(const stmdev_ctx_t *ctx, float_t *val)
{
 80056c2:	b580      	push	{r7, lr}
 80056c4:	b084      	sub	sp, #16
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	6078      	str	r0, [r7, #4]
 80056ca:	6039      	str	r1, [r7, #0]
  uint8_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H0_RH_X2, &coeff, 1);
 80056cc:	f107 020b 	add.w	r2, r7, #11
 80056d0:	2301      	movs	r3, #1
 80056d2:	2130      	movs	r1, #48	@ 0x30
 80056d4:	6878      	ldr	r0, [r7, #4]
 80056d6:	f7ff ff4c 	bl	8005572 <hts221_read_reg>
 80056da:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d10b      	bne.n	80056fa <hts221_hum_rh_point_0_get+0x38>
  {
    *val = (float_t)coeff / 2.0f;
 80056e2:	7afb      	ldrb	r3, [r7, #11]
 80056e4:	ee07 3a90 	vmov	s15, r3
 80056e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80056ec:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80056f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 80056fa:	68fb      	ldr	r3, [r7, #12]
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3710      	adds	r7, #16
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}

08005704 <hts221_hum_rh_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_1_get(const stmdev_ctx_t *ctx, float_t *val)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
 800570c:	6039      	str	r1, [r7, #0]
  uint8_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H1_RH_X2, &coeff, 1);
 800570e:	f107 020b 	add.w	r2, r7, #11
 8005712:	2301      	movs	r3, #1
 8005714:	2131      	movs	r1, #49	@ 0x31
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f7ff ff2b 	bl	8005572 <hts221_read_reg>
 800571c:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d10b      	bne.n	800573c <hts221_hum_rh_point_1_get+0x38>
  {
    *val = (float_t)coeff / 2.0f;
 8005724:	7afb      	ldrb	r3, [r7, #11]
 8005726:	ee07 3a90 	vmov	s15, r3
 800572a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800572e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8005732:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 800573c:	68fb      	ldr	r3, [r7, #12]
}
 800573e:	4618      	mov	r0, r3
 8005740:	3710      	adds	r7, #16
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
	...

08005748 <hts221_temp_deg_point_0_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_0_get(const stmdev_ctx_t *ctx, float_t *val)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b086      	sub	sp, #24
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
 8005750:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h;
  uint8_t coeff_l;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T0_DEGC_X8, &coeff_l, 1);
 8005752:	f107 020f 	add.w	r2, r7, #15
 8005756:	2301      	movs	r3, #1
 8005758:	2132      	movs	r1, #50	@ 0x32
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f7ff ff09 	bl	8005572 <hts221_read_reg>
 8005760:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d126      	bne.n	80057b6 <hts221_temp_deg_point_0_get+0x6e>
  {
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t *) &reg, 1);
 8005768:	f107 0210 	add.w	r2, r7, #16
 800576c:	2301      	movs	r3, #1
 800576e:	2135      	movs	r1, #53	@ 0x35
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f7ff fefe 	bl	8005572 <hts221_read_reg>
 8005776:	6178      	str	r0, [r7, #20]
    coeff_h = reg.t0_msb;
 8005778:	7c3b      	ldrb	r3, [r7, #16]
 800577a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800577e:	b2db      	uxtb	r3, r3
 8005780:	74fb      	strb	r3, [r7, #19]
    if (ret == 0)
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d116      	bne.n	80057b6 <hts221_temp_deg_point_0_get+0x6e>
    {
      *val = (((float_t)coeff_h * 256.0f) + (float_t)coeff_l) / 8.0f;
 8005788:	7cfb      	ldrb	r3, [r7, #19]
 800578a:	ee07 3a90 	vmov	s15, r3
 800578e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005792:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80057c0 <hts221_temp_deg_point_0_get+0x78>
 8005796:	ee27 7a87 	vmul.f32	s14, s15, s14
 800579a:	7bfb      	ldrb	r3, [r7, #15]
 800579c:	ee07 3a90 	vmov	s15, r3
 80057a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80057a8:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 80057ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	edc3 7a00 	vstr	s15, [r3]
    }
  }

  return ret;
 80057b6:	697b      	ldr	r3, [r7, #20]
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3718      	adds	r7, #24
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}
 80057c0:	43800000 	.word	0x43800000

080057c4 <hts221_temp_deg_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_1_get(const stmdev_ctx_t *ctx, float_t *val)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b086      	sub	sp, #24
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h;
  uint8_t coeff_l;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T1_DEGC_X8, &coeff_l, 1);
 80057ce:	f107 020f 	add.w	r2, r7, #15
 80057d2:	2301      	movs	r3, #1
 80057d4:	2133      	movs	r1, #51	@ 0x33
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f7ff fecb 	bl	8005572 <hts221_read_reg>
 80057dc:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d126      	bne.n	8005832 <hts221_temp_deg_point_1_get+0x6e>
  {
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t *) &reg, 1);
 80057e4:	f107 0210 	add.w	r2, r7, #16
 80057e8:	2301      	movs	r3, #1
 80057ea:	2135      	movs	r1, #53	@ 0x35
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f7ff fec0 	bl	8005572 <hts221_read_reg>
 80057f2:	6178      	str	r0, [r7, #20]
    coeff_h = reg.t1_msb;
 80057f4:	7c3b      	ldrb	r3, [r7, #16]
 80057f6:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	74fb      	strb	r3, [r7, #19]
    if (ret == 0)
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d116      	bne.n	8005832 <hts221_temp_deg_point_1_get+0x6e>
    {
      *val = (((float_t)coeff_h * 256.0f) + (float_t)coeff_l) / 8.0f;
 8005804:	7cfb      	ldrb	r3, [r7, #19]
 8005806:	ee07 3a90 	vmov	s15, r3
 800580a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800580e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800583c <hts221_temp_deg_point_1_get+0x78>
 8005812:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005816:	7bfb      	ldrb	r3, [r7, #15]
 8005818:	ee07 3a90 	vmov	s15, r3
 800581c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005820:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005824:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 8005828:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	edc3 7a00 	vstr	s15, [r3]
    }
  }

  return ret;
 8005832:	697b      	ldr	r3, [r7, #20]
}
 8005834:	4618      	mov	r0, r3
 8005836:	3718      	adds	r7, #24
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}
 800583c:	43800000 	.word	0x43800000

08005840 <hts221_hum_adc_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_0_get(const stmdev_ctx_t *ctx, float_t *val)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b084      	sub	sp, #16
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H0_T0_OUT_L, coeff_p, 2);
 800584a:	f107 0208 	add.w	r2, r7, #8
 800584e:	2302      	movs	r3, #2
 8005850:	2136      	movs	r1, #54	@ 0x36
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f7ff fe8d 	bl	8005572 <hts221_read_reg>
 8005858:	60f8      	str	r0, [r7, #12]
  coeff = ((int16_t)coeff_p[1] * 256) + (int16_t)coeff_p[0];
 800585a:	7a7b      	ldrb	r3, [r7, #9]
 800585c:	021b      	lsls	r3, r3, #8
 800585e:	b29b      	uxth	r3, r3
 8005860:	7a3a      	ldrb	r2, [r7, #8]
 8005862:	4413      	add	r3, r2
 8005864:	b29b      	uxth	r3, r3
 8005866:	817b      	strh	r3, [r7, #10]
  if (ret == 0)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d108      	bne.n	8005880 <hts221_hum_adc_point_0_get+0x40>
  {
    *val = (float_t)coeff * 1.0f;
 800586e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005872:	ee07 3a90 	vmov	s15, r3
 8005876:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 8005880:	68fb      	ldr	r3, [r7, #12]
}
 8005882:	4618      	mov	r0, r3
 8005884:	3710      	adds	r7, #16
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}

0800588a <hts221_hum_adc_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_1_get(const stmdev_ctx_t *ctx, float_t *val)
{
 800588a:	b580      	push	{r7, lr}
 800588c:	b084      	sub	sp, #16
 800588e:	af00      	add	r7, sp, #0
 8005890:	6078      	str	r0, [r7, #4]
 8005892:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H1_T0_OUT_L, coeff_p, 2);
 8005894:	f107 0208 	add.w	r2, r7, #8
 8005898:	2302      	movs	r3, #2
 800589a:	213a      	movs	r1, #58	@ 0x3a
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f7ff fe68 	bl	8005572 <hts221_read_reg>
 80058a2:	60f8      	str	r0, [r7, #12]
  coeff = ((int16_t)coeff_p[1] * 256) + (int16_t)coeff_p[0];
 80058a4:	7a7b      	ldrb	r3, [r7, #9]
 80058a6:	021b      	lsls	r3, r3, #8
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	7a3a      	ldrb	r2, [r7, #8]
 80058ac:	4413      	add	r3, r2
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	817b      	strh	r3, [r7, #10]
  if (ret == 0)
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d108      	bne.n	80058ca <hts221_hum_adc_point_1_get+0x40>
  {
    *val = (float_t)coeff * 1.0f;
 80058b8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80058bc:	ee07 3a90 	vmov	s15, r3
 80058c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 80058ca:	68fb      	ldr	r3, [r7, #12]
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3710      	adds	r7, #16
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <hts221_temp_adc_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_0_get(const stmdev_ctx_t *ctx, float_t *val)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
 80058dc:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T0_OUT_L, coeff_p, 2);
 80058de:	f107 0208 	add.w	r2, r7, #8
 80058e2:	2302      	movs	r3, #2
 80058e4:	213c      	movs	r1, #60	@ 0x3c
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f7ff fe43 	bl	8005572 <hts221_read_reg>
 80058ec:	60f8      	str	r0, [r7, #12]
  coeff = ((int16_t)coeff_p[1] * 256) + (int16_t)coeff_p[0];
 80058ee:	7a7b      	ldrb	r3, [r7, #9]
 80058f0:	021b      	lsls	r3, r3, #8
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	7a3a      	ldrb	r2, [r7, #8]
 80058f6:	4413      	add	r3, r2
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	817b      	strh	r3, [r7, #10]
  if (ret == 0)
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d108      	bne.n	8005914 <hts221_temp_adc_point_0_get+0x40>
  {
    *val = (float_t)coeff * 1.0f;
 8005902:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005906:	ee07 3a90 	vmov	s15, r3
 800590a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 8005914:	68fb      	ldr	r3, [r7, #12]
}
 8005916:	4618      	mov	r0, r3
 8005918:	3710      	adds	r7, #16
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}

0800591e <hts221_temp_adc_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_1_get(const stmdev_ctx_t *ctx, float_t *val)
{
 800591e:	b580      	push	{r7, lr}
 8005920:	b084      	sub	sp, #16
 8005922:	af00      	add	r7, sp, #0
 8005924:	6078      	str	r0, [r7, #4]
 8005926:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T1_OUT_L, coeff_p, 2);
 8005928:	f107 0208 	add.w	r2, r7, #8
 800592c:	2302      	movs	r3, #2
 800592e:	213e      	movs	r1, #62	@ 0x3e
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f7ff fe1e 	bl	8005572 <hts221_read_reg>
 8005936:	60f8      	str	r0, [r7, #12]
  coeff = ((int16_t)coeff_p[1] * 256) + (int16_t)coeff_p[0];
 8005938:	7a7b      	ldrb	r3, [r7, #9]
 800593a:	021b      	lsls	r3, r3, #8
 800593c:	b29b      	uxth	r3, r3
 800593e:	7a3a      	ldrb	r2, [r7, #8]
 8005940:	4413      	add	r3, r2
 8005942:	b29b      	uxth	r3, r3
 8005944:	817b      	strh	r3, [r7, #10]
  if (ret == 0)
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d108      	bne.n	800595e <hts221_temp_adc_point_1_get+0x40>
  {
    *val = (float_t)coeff * 1.0f;
 800594c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005950:	ee07 3a90 	vmov	s15, r3
 8005954:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 800595e:	68fb      	ldr	r3, [r7, #12]
}
 8005960:	4618      	mov	r0, r3
 8005962:	3710      	adds	r7, #16
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}

08005968 <__cvt>:
 8005968:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800596c:	ec57 6b10 	vmov	r6, r7, d0
 8005970:	2f00      	cmp	r7, #0
 8005972:	460c      	mov	r4, r1
 8005974:	4619      	mov	r1, r3
 8005976:	463b      	mov	r3, r7
 8005978:	bfbb      	ittet	lt
 800597a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800597e:	461f      	movlt	r7, r3
 8005980:	2300      	movge	r3, #0
 8005982:	232d      	movlt	r3, #45	@ 0x2d
 8005984:	700b      	strb	r3, [r1, #0]
 8005986:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005988:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800598c:	4691      	mov	r9, r2
 800598e:	f023 0820 	bic.w	r8, r3, #32
 8005992:	bfbc      	itt	lt
 8005994:	4632      	movlt	r2, r6
 8005996:	4616      	movlt	r6, r2
 8005998:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800599c:	d005      	beq.n	80059aa <__cvt+0x42>
 800599e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80059a2:	d100      	bne.n	80059a6 <__cvt+0x3e>
 80059a4:	3401      	adds	r4, #1
 80059a6:	2102      	movs	r1, #2
 80059a8:	e000      	b.n	80059ac <__cvt+0x44>
 80059aa:	2103      	movs	r1, #3
 80059ac:	ab03      	add	r3, sp, #12
 80059ae:	9301      	str	r3, [sp, #4]
 80059b0:	ab02      	add	r3, sp, #8
 80059b2:	9300      	str	r3, [sp, #0]
 80059b4:	ec47 6b10 	vmov	d0, r6, r7
 80059b8:	4653      	mov	r3, sl
 80059ba:	4622      	mov	r2, r4
 80059bc:	f000 fe4c 	bl	8006658 <_dtoa_r>
 80059c0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80059c4:	4605      	mov	r5, r0
 80059c6:	d119      	bne.n	80059fc <__cvt+0x94>
 80059c8:	f019 0f01 	tst.w	r9, #1
 80059cc:	d00e      	beq.n	80059ec <__cvt+0x84>
 80059ce:	eb00 0904 	add.w	r9, r0, r4
 80059d2:	2200      	movs	r2, #0
 80059d4:	2300      	movs	r3, #0
 80059d6:	4630      	mov	r0, r6
 80059d8:	4639      	mov	r1, r7
 80059da:	f7fb f895 	bl	8000b08 <__aeabi_dcmpeq>
 80059de:	b108      	cbz	r0, 80059e4 <__cvt+0x7c>
 80059e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80059e4:	2230      	movs	r2, #48	@ 0x30
 80059e6:	9b03      	ldr	r3, [sp, #12]
 80059e8:	454b      	cmp	r3, r9
 80059ea:	d31e      	bcc.n	8005a2a <__cvt+0xc2>
 80059ec:	9b03      	ldr	r3, [sp, #12]
 80059ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80059f0:	1b5b      	subs	r3, r3, r5
 80059f2:	4628      	mov	r0, r5
 80059f4:	6013      	str	r3, [r2, #0]
 80059f6:	b004      	add	sp, #16
 80059f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a00:	eb00 0904 	add.w	r9, r0, r4
 8005a04:	d1e5      	bne.n	80059d2 <__cvt+0x6a>
 8005a06:	7803      	ldrb	r3, [r0, #0]
 8005a08:	2b30      	cmp	r3, #48	@ 0x30
 8005a0a:	d10a      	bne.n	8005a22 <__cvt+0xba>
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	2300      	movs	r3, #0
 8005a10:	4630      	mov	r0, r6
 8005a12:	4639      	mov	r1, r7
 8005a14:	f7fb f878 	bl	8000b08 <__aeabi_dcmpeq>
 8005a18:	b918      	cbnz	r0, 8005a22 <__cvt+0xba>
 8005a1a:	f1c4 0401 	rsb	r4, r4, #1
 8005a1e:	f8ca 4000 	str.w	r4, [sl]
 8005a22:	f8da 3000 	ldr.w	r3, [sl]
 8005a26:	4499      	add	r9, r3
 8005a28:	e7d3      	b.n	80059d2 <__cvt+0x6a>
 8005a2a:	1c59      	adds	r1, r3, #1
 8005a2c:	9103      	str	r1, [sp, #12]
 8005a2e:	701a      	strb	r2, [r3, #0]
 8005a30:	e7d9      	b.n	80059e6 <__cvt+0x7e>

08005a32 <__exponent>:
 8005a32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a34:	2900      	cmp	r1, #0
 8005a36:	bfba      	itte	lt
 8005a38:	4249      	neglt	r1, r1
 8005a3a:	232d      	movlt	r3, #45	@ 0x2d
 8005a3c:	232b      	movge	r3, #43	@ 0x2b
 8005a3e:	2909      	cmp	r1, #9
 8005a40:	7002      	strb	r2, [r0, #0]
 8005a42:	7043      	strb	r3, [r0, #1]
 8005a44:	dd29      	ble.n	8005a9a <__exponent+0x68>
 8005a46:	f10d 0307 	add.w	r3, sp, #7
 8005a4a:	461d      	mov	r5, r3
 8005a4c:	270a      	movs	r7, #10
 8005a4e:	461a      	mov	r2, r3
 8005a50:	fbb1 f6f7 	udiv	r6, r1, r7
 8005a54:	fb07 1416 	mls	r4, r7, r6, r1
 8005a58:	3430      	adds	r4, #48	@ 0x30
 8005a5a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005a5e:	460c      	mov	r4, r1
 8005a60:	2c63      	cmp	r4, #99	@ 0x63
 8005a62:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005a66:	4631      	mov	r1, r6
 8005a68:	dcf1      	bgt.n	8005a4e <__exponent+0x1c>
 8005a6a:	3130      	adds	r1, #48	@ 0x30
 8005a6c:	1e94      	subs	r4, r2, #2
 8005a6e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005a72:	1c41      	adds	r1, r0, #1
 8005a74:	4623      	mov	r3, r4
 8005a76:	42ab      	cmp	r3, r5
 8005a78:	d30a      	bcc.n	8005a90 <__exponent+0x5e>
 8005a7a:	f10d 0309 	add.w	r3, sp, #9
 8005a7e:	1a9b      	subs	r3, r3, r2
 8005a80:	42ac      	cmp	r4, r5
 8005a82:	bf88      	it	hi
 8005a84:	2300      	movhi	r3, #0
 8005a86:	3302      	adds	r3, #2
 8005a88:	4403      	add	r3, r0
 8005a8a:	1a18      	subs	r0, r3, r0
 8005a8c:	b003      	add	sp, #12
 8005a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a90:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005a94:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005a98:	e7ed      	b.n	8005a76 <__exponent+0x44>
 8005a9a:	2330      	movs	r3, #48	@ 0x30
 8005a9c:	3130      	adds	r1, #48	@ 0x30
 8005a9e:	7083      	strb	r3, [r0, #2]
 8005aa0:	70c1      	strb	r1, [r0, #3]
 8005aa2:	1d03      	adds	r3, r0, #4
 8005aa4:	e7f1      	b.n	8005a8a <__exponent+0x58>
	...

08005aa8 <_printf_float>:
 8005aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aac:	b08d      	sub	sp, #52	@ 0x34
 8005aae:	460c      	mov	r4, r1
 8005ab0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005ab4:	4616      	mov	r6, r2
 8005ab6:	461f      	mov	r7, r3
 8005ab8:	4605      	mov	r5, r0
 8005aba:	f000 fccb 	bl	8006454 <_localeconv_r>
 8005abe:	6803      	ldr	r3, [r0, #0]
 8005ac0:	9304      	str	r3, [sp, #16]
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f7fa fbf4 	bl	80002b0 <strlen>
 8005ac8:	2300      	movs	r3, #0
 8005aca:	930a      	str	r3, [sp, #40]	@ 0x28
 8005acc:	f8d8 3000 	ldr.w	r3, [r8]
 8005ad0:	9005      	str	r0, [sp, #20]
 8005ad2:	3307      	adds	r3, #7
 8005ad4:	f023 0307 	bic.w	r3, r3, #7
 8005ad8:	f103 0208 	add.w	r2, r3, #8
 8005adc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005ae0:	f8d4 b000 	ldr.w	fp, [r4]
 8005ae4:	f8c8 2000 	str.w	r2, [r8]
 8005ae8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005aec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005af0:	9307      	str	r3, [sp, #28]
 8005af2:	f8cd 8018 	str.w	r8, [sp, #24]
 8005af6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005afa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005afe:	4b9c      	ldr	r3, [pc, #624]	@ (8005d70 <_printf_float+0x2c8>)
 8005b00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005b04:	f7fb f832 	bl	8000b6c <__aeabi_dcmpun>
 8005b08:	bb70      	cbnz	r0, 8005b68 <_printf_float+0xc0>
 8005b0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b0e:	4b98      	ldr	r3, [pc, #608]	@ (8005d70 <_printf_float+0x2c8>)
 8005b10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005b14:	f7fb f80c 	bl	8000b30 <__aeabi_dcmple>
 8005b18:	bb30      	cbnz	r0, 8005b68 <_printf_float+0xc0>
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	4640      	mov	r0, r8
 8005b20:	4649      	mov	r1, r9
 8005b22:	f7fa fffb 	bl	8000b1c <__aeabi_dcmplt>
 8005b26:	b110      	cbz	r0, 8005b2e <_printf_float+0x86>
 8005b28:	232d      	movs	r3, #45	@ 0x2d
 8005b2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b2e:	4a91      	ldr	r2, [pc, #580]	@ (8005d74 <_printf_float+0x2cc>)
 8005b30:	4b91      	ldr	r3, [pc, #580]	@ (8005d78 <_printf_float+0x2d0>)
 8005b32:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005b36:	bf8c      	ite	hi
 8005b38:	4690      	movhi	r8, r2
 8005b3a:	4698      	movls	r8, r3
 8005b3c:	2303      	movs	r3, #3
 8005b3e:	6123      	str	r3, [r4, #16]
 8005b40:	f02b 0304 	bic.w	r3, fp, #4
 8005b44:	6023      	str	r3, [r4, #0]
 8005b46:	f04f 0900 	mov.w	r9, #0
 8005b4a:	9700      	str	r7, [sp, #0]
 8005b4c:	4633      	mov	r3, r6
 8005b4e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005b50:	4621      	mov	r1, r4
 8005b52:	4628      	mov	r0, r5
 8005b54:	f000 f9d2 	bl	8005efc <_printf_common>
 8005b58:	3001      	adds	r0, #1
 8005b5a:	f040 808d 	bne.w	8005c78 <_printf_float+0x1d0>
 8005b5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005b62:	b00d      	add	sp, #52	@ 0x34
 8005b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b68:	4642      	mov	r2, r8
 8005b6a:	464b      	mov	r3, r9
 8005b6c:	4640      	mov	r0, r8
 8005b6e:	4649      	mov	r1, r9
 8005b70:	f7fa fffc 	bl	8000b6c <__aeabi_dcmpun>
 8005b74:	b140      	cbz	r0, 8005b88 <_printf_float+0xe0>
 8005b76:	464b      	mov	r3, r9
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	bfbc      	itt	lt
 8005b7c:	232d      	movlt	r3, #45	@ 0x2d
 8005b7e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005b82:	4a7e      	ldr	r2, [pc, #504]	@ (8005d7c <_printf_float+0x2d4>)
 8005b84:	4b7e      	ldr	r3, [pc, #504]	@ (8005d80 <_printf_float+0x2d8>)
 8005b86:	e7d4      	b.n	8005b32 <_printf_float+0x8a>
 8005b88:	6863      	ldr	r3, [r4, #4]
 8005b8a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005b8e:	9206      	str	r2, [sp, #24]
 8005b90:	1c5a      	adds	r2, r3, #1
 8005b92:	d13b      	bne.n	8005c0c <_printf_float+0x164>
 8005b94:	2306      	movs	r3, #6
 8005b96:	6063      	str	r3, [r4, #4]
 8005b98:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	6022      	str	r2, [r4, #0]
 8005ba0:	9303      	str	r3, [sp, #12]
 8005ba2:	ab0a      	add	r3, sp, #40	@ 0x28
 8005ba4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005ba8:	ab09      	add	r3, sp, #36	@ 0x24
 8005baa:	9300      	str	r3, [sp, #0]
 8005bac:	6861      	ldr	r1, [r4, #4]
 8005bae:	ec49 8b10 	vmov	d0, r8, r9
 8005bb2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005bb6:	4628      	mov	r0, r5
 8005bb8:	f7ff fed6 	bl	8005968 <__cvt>
 8005bbc:	9b06      	ldr	r3, [sp, #24]
 8005bbe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005bc0:	2b47      	cmp	r3, #71	@ 0x47
 8005bc2:	4680      	mov	r8, r0
 8005bc4:	d129      	bne.n	8005c1a <_printf_float+0x172>
 8005bc6:	1cc8      	adds	r0, r1, #3
 8005bc8:	db02      	blt.n	8005bd0 <_printf_float+0x128>
 8005bca:	6863      	ldr	r3, [r4, #4]
 8005bcc:	4299      	cmp	r1, r3
 8005bce:	dd41      	ble.n	8005c54 <_printf_float+0x1ac>
 8005bd0:	f1aa 0a02 	sub.w	sl, sl, #2
 8005bd4:	fa5f fa8a 	uxtb.w	sl, sl
 8005bd8:	3901      	subs	r1, #1
 8005bda:	4652      	mov	r2, sl
 8005bdc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005be0:	9109      	str	r1, [sp, #36]	@ 0x24
 8005be2:	f7ff ff26 	bl	8005a32 <__exponent>
 8005be6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005be8:	1813      	adds	r3, r2, r0
 8005bea:	2a01      	cmp	r2, #1
 8005bec:	4681      	mov	r9, r0
 8005bee:	6123      	str	r3, [r4, #16]
 8005bf0:	dc02      	bgt.n	8005bf8 <_printf_float+0x150>
 8005bf2:	6822      	ldr	r2, [r4, #0]
 8005bf4:	07d2      	lsls	r2, r2, #31
 8005bf6:	d501      	bpl.n	8005bfc <_printf_float+0x154>
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	6123      	str	r3, [r4, #16]
 8005bfc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d0a2      	beq.n	8005b4a <_printf_float+0xa2>
 8005c04:	232d      	movs	r3, #45	@ 0x2d
 8005c06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c0a:	e79e      	b.n	8005b4a <_printf_float+0xa2>
 8005c0c:	9a06      	ldr	r2, [sp, #24]
 8005c0e:	2a47      	cmp	r2, #71	@ 0x47
 8005c10:	d1c2      	bne.n	8005b98 <_printf_float+0xf0>
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1c0      	bne.n	8005b98 <_printf_float+0xf0>
 8005c16:	2301      	movs	r3, #1
 8005c18:	e7bd      	b.n	8005b96 <_printf_float+0xee>
 8005c1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c1e:	d9db      	bls.n	8005bd8 <_printf_float+0x130>
 8005c20:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005c24:	d118      	bne.n	8005c58 <_printf_float+0x1b0>
 8005c26:	2900      	cmp	r1, #0
 8005c28:	6863      	ldr	r3, [r4, #4]
 8005c2a:	dd0b      	ble.n	8005c44 <_printf_float+0x19c>
 8005c2c:	6121      	str	r1, [r4, #16]
 8005c2e:	b913      	cbnz	r3, 8005c36 <_printf_float+0x18e>
 8005c30:	6822      	ldr	r2, [r4, #0]
 8005c32:	07d0      	lsls	r0, r2, #31
 8005c34:	d502      	bpl.n	8005c3c <_printf_float+0x194>
 8005c36:	3301      	adds	r3, #1
 8005c38:	440b      	add	r3, r1
 8005c3a:	6123      	str	r3, [r4, #16]
 8005c3c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005c3e:	f04f 0900 	mov.w	r9, #0
 8005c42:	e7db      	b.n	8005bfc <_printf_float+0x154>
 8005c44:	b913      	cbnz	r3, 8005c4c <_printf_float+0x1a4>
 8005c46:	6822      	ldr	r2, [r4, #0]
 8005c48:	07d2      	lsls	r2, r2, #31
 8005c4a:	d501      	bpl.n	8005c50 <_printf_float+0x1a8>
 8005c4c:	3302      	adds	r3, #2
 8005c4e:	e7f4      	b.n	8005c3a <_printf_float+0x192>
 8005c50:	2301      	movs	r3, #1
 8005c52:	e7f2      	b.n	8005c3a <_printf_float+0x192>
 8005c54:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005c58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c5a:	4299      	cmp	r1, r3
 8005c5c:	db05      	blt.n	8005c6a <_printf_float+0x1c2>
 8005c5e:	6823      	ldr	r3, [r4, #0]
 8005c60:	6121      	str	r1, [r4, #16]
 8005c62:	07d8      	lsls	r0, r3, #31
 8005c64:	d5ea      	bpl.n	8005c3c <_printf_float+0x194>
 8005c66:	1c4b      	adds	r3, r1, #1
 8005c68:	e7e7      	b.n	8005c3a <_printf_float+0x192>
 8005c6a:	2900      	cmp	r1, #0
 8005c6c:	bfd4      	ite	le
 8005c6e:	f1c1 0202 	rsble	r2, r1, #2
 8005c72:	2201      	movgt	r2, #1
 8005c74:	4413      	add	r3, r2
 8005c76:	e7e0      	b.n	8005c3a <_printf_float+0x192>
 8005c78:	6823      	ldr	r3, [r4, #0]
 8005c7a:	055a      	lsls	r2, r3, #21
 8005c7c:	d407      	bmi.n	8005c8e <_printf_float+0x1e6>
 8005c7e:	6923      	ldr	r3, [r4, #16]
 8005c80:	4642      	mov	r2, r8
 8005c82:	4631      	mov	r1, r6
 8005c84:	4628      	mov	r0, r5
 8005c86:	47b8      	blx	r7
 8005c88:	3001      	adds	r0, #1
 8005c8a:	d12b      	bne.n	8005ce4 <_printf_float+0x23c>
 8005c8c:	e767      	b.n	8005b5e <_printf_float+0xb6>
 8005c8e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c92:	f240 80dd 	bls.w	8005e50 <_printf_float+0x3a8>
 8005c96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	f7fa ff33 	bl	8000b08 <__aeabi_dcmpeq>
 8005ca2:	2800      	cmp	r0, #0
 8005ca4:	d033      	beq.n	8005d0e <_printf_float+0x266>
 8005ca6:	4a37      	ldr	r2, [pc, #220]	@ (8005d84 <_printf_float+0x2dc>)
 8005ca8:	2301      	movs	r3, #1
 8005caa:	4631      	mov	r1, r6
 8005cac:	4628      	mov	r0, r5
 8005cae:	47b8      	blx	r7
 8005cb0:	3001      	adds	r0, #1
 8005cb2:	f43f af54 	beq.w	8005b5e <_printf_float+0xb6>
 8005cb6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005cba:	4543      	cmp	r3, r8
 8005cbc:	db02      	blt.n	8005cc4 <_printf_float+0x21c>
 8005cbe:	6823      	ldr	r3, [r4, #0]
 8005cc0:	07d8      	lsls	r0, r3, #31
 8005cc2:	d50f      	bpl.n	8005ce4 <_printf_float+0x23c>
 8005cc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005cc8:	4631      	mov	r1, r6
 8005cca:	4628      	mov	r0, r5
 8005ccc:	47b8      	blx	r7
 8005cce:	3001      	adds	r0, #1
 8005cd0:	f43f af45 	beq.w	8005b5e <_printf_float+0xb6>
 8005cd4:	f04f 0900 	mov.w	r9, #0
 8005cd8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005cdc:	f104 0a1a 	add.w	sl, r4, #26
 8005ce0:	45c8      	cmp	r8, r9
 8005ce2:	dc09      	bgt.n	8005cf8 <_printf_float+0x250>
 8005ce4:	6823      	ldr	r3, [r4, #0]
 8005ce6:	079b      	lsls	r3, r3, #30
 8005ce8:	f100 8103 	bmi.w	8005ef2 <_printf_float+0x44a>
 8005cec:	68e0      	ldr	r0, [r4, #12]
 8005cee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005cf0:	4298      	cmp	r0, r3
 8005cf2:	bfb8      	it	lt
 8005cf4:	4618      	movlt	r0, r3
 8005cf6:	e734      	b.n	8005b62 <_printf_float+0xba>
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	4652      	mov	r2, sl
 8005cfc:	4631      	mov	r1, r6
 8005cfe:	4628      	mov	r0, r5
 8005d00:	47b8      	blx	r7
 8005d02:	3001      	adds	r0, #1
 8005d04:	f43f af2b 	beq.w	8005b5e <_printf_float+0xb6>
 8005d08:	f109 0901 	add.w	r9, r9, #1
 8005d0c:	e7e8      	b.n	8005ce0 <_printf_float+0x238>
 8005d0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	dc39      	bgt.n	8005d88 <_printf_float+0x2e0>
 8005d14:	4a1b      	ldr	r2, [pc, #108]	@ (8005d84 <_printf_float+0x2dc>)
 8005d16:	2301      	movs	r3, #1
 8005d18:	4631      	mov	r1, r6
 8005d1a:	4628      	mov	r0, r5
 8005d1c:	47b8      	blx	r7
 8005d1e:	3001      	adds	r0, #1
 8005d20:	f43f af1d 	beq.w	8005b5e <_printf_float+0xb6>
 8005d24:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005d28:	ea59 0303 	orrs.w	r3, r9, r3
 8005d2c:	d102      	bne.n	8005d34 <_printf_float+0x28c>
 8005d2e:	6823      	ldr	r3, [r4, #0]
 8005d30:	07d9      	lsls	r1, r3, #31
 8005d32:	d5d7      	bpl.n	8005ce4 <_printf_float+0x23c>
 8005d34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d38:	4631      	mov	r1, r6
 8005d3a:	4628      	mov	r0, r5
 8005d3c:	47b8      	blx	r7
 8005d3e:	3001      	adds	r0, #1
 8005d40:	f43f af0d 	beq.w	8005b5e <_printf_float+0xb6>
 8005d44:	f04f 0a00 	mov.w	sl, #0
 8005d48:	f104 0b1a 	add.w	fp, r4, #26
 8005d4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d4e:	425b      	negs	r3, r3
 8005d50:	4553      	cmp	r3, sl
 8005d52:	dc01      	bgt.n	8005d58 <_printf_float+0x2b0>
 8005d54:	464b      	mov	r3, r9
 8005d56:	e793      	b.n	8005c80 <_printf_float+0x1d8>
 8005d58:	2301      	movs	r3, #1
 8005d5a:	465a      	mov	r2, fp
 8005d5c:	4631      	mov	r1, r6
 8005d5e:	4628      	mov	r0, r5
 8005d60:	47b8      	blx	r7
 8005d62:	3001      	adds	r0, #1
 8005d64:	f43f aefb 	beq.w	8005b5e <_printf_float+0xb6>
 8005d68:	f10a 0a01 	add.w	sl, sl, #1
 8005d6c:	e7ee      	b.n	8005d4c <_printf_float+0x2a4>
 8005d6e:	bf00      	nop
 8005d70:	7fefffff 	.word	0x7fefffff
 8005d74:	08008314 	.word	0x08008314
 8005d78:	08008310 	.word	0x08008310
 8005d7c:	0800831c 	.word	0x0800831c
 8005d80:	08008318 	.word	0x08008318
 8005d84:	08008320 	.word	0x08008320
 8005d88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d8a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005d8e:	4553      	cmp	r3, sl
 8005d90:	bfa8      	it	ge
 8005d92:	4653      	movge	r3, sl
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	4699      	mov	r9, r3
 8005d98:	dc36      	bgt.n	8005e08 <_printf_float+0x360>
 8005d9a:	f04f 0b00 	mov.w	fp, #0
 8005d9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005da2:	f104 021a 	add.w	r2, r4, #26
 8005da6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005da8:	9306      	str	r3, [sp, #24]
 8005daa:	eba3 0309 	sub.w	r3, r3, r9
 8005dae:	455b      	cmp	r3, fp
 8005db0:	dc31      	bgt.n	8005e16 <_printf_float+0x36e>
 8005db2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005db4:	459a      	cmp	sl, r3
 8005db6:	dc3a      	bgt.n	8005e2e <_printf_float+0x386>
 8005db8:	6823      	ldr	r3, [r4, #0]
 8005dba:	07da      	lsls	r2, r3, #31
 8005dbc:	d437      	bmi.n	8005e2e <_printf_float+0x386>
 8005dbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dc0:	ebaa 0903 	sub.w	r9, sl, r3
 8005dc4:	9b06      	ldr	r3, [sp, #24]
 8005dc6:	ebaa 0303 	sub.w	r3, sl, r3
 8005dca:	4599      	cmp	r9, r3
 8005dcc:	bfa8      	it	ge
 8005dce:	4699      	movge	r9, r3
 8005dd0:	f1b9 0f00 	cmp.w	r9, #0
 8005dd4:	dc33      	bgt.n	8005e3e <_printf_float+0x396>
 8005dd6:	f04f 0800 	mov.w	r8, #0
 8005dda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005dde:	f104 0b1a 	add.w	fp, r4, #26
 8005de2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005de4:	ebaa 0303 	sub.w	r3, sl, r3
 8005de8:	eba3 0309 	sub.w	r3, r3, r9
 8005dec:	4543      	cmp	r3, r8
 8005dee:	f77f af79 	ble.w	8005ce4 <_printf_float+0x23c>
 8005df2:	2301      	movs	r3, #1
 8005df4:	465a      	mov	r2, fp
 8005df6:	4631      	mov	r1, r6
 8005df8:	4628      	mov	r0, r5
 8005dfa:	47b8      	blx	r7
 8005dfc:	3001      	adds	r0, #1
 8005dfe:	f43f aeae 	beq.w	8005b5e <_printf_float+0xb6>
 8005e02:	f108 0801 	add.w	r8, r8, #1
 8005e06:	e7ec      	b.n	8005de2 <_printf_float+0x33a>
 8005e08:	4642      	mov	r2, r8
 8005e0a:	4631      	mov	r1, r6
 8005e0c:	4628      	mov	r0, r5
 8005e0e:	47b8      	blx	r7
 8005e10:	3001      	adds	r0, #1
 8005e12:	d1c2      	bne.n	8005d9a <_printf_float+0x2f2>
 8005e14:	e6a3      	b.n	8005b5e <_printf_float+0xb6>
 8005e16:	2301      	movs	r3, #1
 8005e18:	4631      	mov	r1, r6
 8005e1a:	4628      	mov	r0, r5
 8005e1c:	9206      	str	r2, [sp, #24]
 8005e1e:	47b8      	blx	r7
 8005e20:	3001      	adds	r0, #1
 8005e22:	f43f ae9c 	beq.w	8005b5e <_printf_float+0xb6>
 8005e26:	9a06      	ldr	r2, [sp, #24]
 8005e28:	f10b 0b01 	add.w	fp, fp, #1
 8005e2c:	e7bb      	b.n	8005da6 <_printf_float+0x2fe>
 8005e2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e32:	4631      	mov	r1, r6
 8005e34:	4628      	mov	r0, r5
 8005e36:	47b8      	blx	r7
 8005e38:	3001      	adds	r0, #1
 8005e3a:	d1c0      	bne.n	8005dbe <_printf_float+0x316>
 8005e3c:	e68f      	b.n	8005b5e <_printf_float+0xb6>
 8005e3e:	9a06      	ldr	r2, [sp, #24]
 8005e40:	464b      	mov	r3, r9
 8005e42:	4442      	add	r2, r8
 8005e44:	4631      	mov	r1, r6
 8005e46:	4628      	mov	r0, r5
 8005e48:	47b8      	blx	r7
 8005e4a:	3001      	adds	r0, #1
 8005e4c:	d1c3      	bne.n	8005dd6 <_printf_float+0x32e>
 8005e4e:	e686      	b.n	8005b5e <_printf_float+0xb6>
 8005e50:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005e54:	f1ba 0f01 	cmp.w	sl, #1
 8005e58:	dc01      	bgt.n	8005e5e <_printf_float+0x3b6>
 8005e5a:	07db      	lsls	r3, r3, #31
 8005e5c:	d536      	bpl.n	8005ecc <_printf_float+0x424>
 8005e5e:	2301      	movs	r3, #1
 8005e60:	4642      	mov	r2, r8
 8005e62:	4631      	mov	r1, r6
 8005e64:	4628      	mov	r0, r5
 8005e66:	47b8      	blx	r7
 8005e68:	3001      	adds	r0, #1
 8005e6a:	f43f ae78 	beq.w	8005b5e <_printf_float+0xb6>
 8005e6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e72:	4631      	mov	r1, r6
 8005e74:	4628      	mov	r0, r5
 8005e76:	47b8      	blx	r7
 8005e78:	3001      	adds	r0, #1
 8005e7a:	f43f ae70 	beq.w	8005b5e <_printf_float+0xb6>
 8005e7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e82:	2200      	movs	r2, #0
 8005e84:	2300      	movs	r3, #0
 8005e86:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005e8a:	f7fa fe3d 	bl	8000b08 <__aeabi_dcmpeq>
 8005e8e:	b9c0      	cbnz	r0, 8005ec2 <_printf_float+0x41a>
 8005e90:	4653      	mov	r3, sl
 8005e92:	f108 0201 	add.w	r2, r8, #1
 8005e96:	4631      	mov	r1, r6
 8005e98:	4628      	mov	r0, r5
 8005e9a:	47b8      	blx	r7
 8005e9c:	3001      	adds	r0, #1
 8005e9e:	d10c      	bne.n	8005eba <_printf_float+0x412>
 8005ea0:	e65d      	b.n	8005b5e <_printf_float+0xb6>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	465a      	mov	r2, fp
 8005ea6:	4631      	mov	r1, r6
 8005ea8:	4628      	mov	r0, r5
 8005eaa:	47b8      	blx	r7
 8005eac:	3001      	adds	r0, #1
 8005eae:	f43f ae56 	beq.w	8005b5e <_printf_float+0xb6>
 8005eb2:	f108 0801 	add.w	r8, r8, #1
 8005eb6:	45d0      	cmp	r8, sl
 8005eb8:	dbf3      	blt.n	8005ea2 <_printf_float+0x3fa>
 8005eba:	464b      	mov	r3, r9
 8005ebc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005ec0:	e6df      	b.n	8005c82 <_printf_float+0x1da>
 8005ec2:	f04f 0800 	mov.w	r8, #0
 8005ec6:	f104 0b1a 	add.w	fp, r4, #26
 8005eca:	e7f4      	b.n	8005eb6 <_printf_float+0x40e>
 8005ecc:	2301      	movs	r3, #1
 8005ece:	4642      	mov	r2, r8
 8005ed0:	e7e1      	b.n	8005e96 <_printf_float+0x3ee>
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	464a      	mov	r2, r9
 8005ed6:	4631      	mov	r1, r6
 8005ed8:	4628      	mov	r0, r5
 8005eda:	47b8      	blx	r7
 8005edc:	3001      	adds	r0, #1
 8005ede:	f43f ae3e 	beq.w	8005b5e <_printf_float+0xb6>
 8005ee2:	f108 0801 	add.w	r8, r8, #1
 8005ee6:	68e3      	ldr	r3, [r4, #12]
 8005ee8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005eea:	1a5b      	subs	r3, r3, r1
 8005eec:	4543      	cmp	r3, r8
 8005eee:	dcf0      	bgt.n	8005ed2 <_printf_float+0x42a>
 8005ef0:	e6fc      	b.n	8005cec <_printf_float+0x244>
 8005ef2:	f04f 0800 	mov.w	r8, #0
 8005ef6:	f104 0919 	add.w	r9, r4, #25
 8005efa:	e7f4      	b.n	8005ee6 <_printf_float+0x43e>

08005efc <_printf_common>:
 8005efc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f00:	4616      	mov	r6, r2
 8005f02:	4698      	mov	r8, r3
 8005f04:	688a      	ldr	r2, [r1, #8]
 8005f06:	690b      	ldr	r3, [r1, #16]
 8005f08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	bfb8      	it	lt
 8005f10:	4613      	movlt	r3, r2
 8005f12:	6033      	str	r3, [r6, #0]
 8005f14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005f18:	4607      	mov	r7, r0
 8005f1a:	460c      	mov	r4, r1
 8005f1c:	b10a      	cbz	r2, 8005f22 <_printf_common+0x26>
 8005f1e:	3301      	adds	r3, #1
 8005f20:	6033      	str	r3, [r6, #0]
 8005f22:	6823      	ldr	r3, [r4, #0]
 8005f24:	0699      	lsls	r1, r3, #26
 8005f26:	bf42      	ittt	mi
 8005f28:	6833      	ldrmi	r3, [r6, #0]
 8005f2a:	3302      	addmi	r3, #2
 8005f2c:	6033      	strmi	r3, [r6, #0]
 8005f2e:	6825      	ldr	r5, [r4, #0]
 8005f30:	f015 0506 	ands.w	r5, r5, #6
 8005f34:	d106      	bne.n	8005f44 <_printf_common+0x48>
 8005f36:	f104 0a19 	add.w	sl, r4, #25
 8005f3a:	68e3      	ldr	r3, [r4, #12]
 8005f3c:	6832      	ldr	r2, [r6, #0]
 8005f3e:	1a9b      	subs	r3, r3, r2
 8005f40:	42ab      	cmp	r3, r5
 8005f42:	dc26      	bgt.n	8005f92 <_printf_common+0x96>
 8005f44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005f48:	6822      	ldr	r2, [r4, #0]
 8005f4a:	3b00      	subs	r3, #0
 8005f4c:	bf18      	it	ne
 8005f4e:	2301      	movne	r3, #1
 8005f50:	0692      	lsls	r2, r2, #26
 8005f52:	d42b      	bmi.n	8005fac <_printf_common+0xb0>
 8005f54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f58:	4641      	mov	r1, r8
 8005f5a:	4638      	mov	r0, r7
 8005f5c:	47c8      	blx	r9
 8005f5e:	3001      	adds	r0, #1
 8005f60:	d01e      	beq.n	8005fa0 <_printf_common+0xa4>
 8005f62:	6823      	ldr	r3, [r4, #0]
 8005f64:	6922      	ldr	r2, [r4, #16]
 8005f66:	f003 0306 	and.w	r3, r3, #6
 8005f6a:	2b04      	cmp	r3, #4
 8005f6c:	bf02      	ittt	eq
 8005f6e:	68e5      	ldreq	r5, [r4, #12]
 8005f70:	6833      	ldreq	r3, [r6, #0]
 8005f72:	1aed      	subeq	r5, r5, r3
 8005f74:	68a3      	ldr	r3, [r4, #8]
 8005f76:	bf0c      	ite	eq
 8005f78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f7c:	2500      	movne	r5, #0
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	bfc4      	itt	gt
 8005f82:	1a9b      	subgt	r3, r3, r2
 8005f84:	18ed      	addgt	r5, r5, r3
 8005f86:	2600      	movs	r6, #0
 8005f88:	341a      	adds	r4, #26
 8005f8a:	42b5      	cmp	r5, r6
 8005f8c:	d11a      	bne.n	8005fc4 <_printf_common+0xc8>
 8005f8e:	2000      	movs	r0, #0
 8005f90:	e008      	b.n	8005fa4 <_printf_common+0xa8>
 8005f92:	2301      	movs	r3, #1
 8005f94:	4652      	mov	r2, sl
 8005f96:	4641      	mov	r1, r8
 8005f98:	4638      	mov	r0, r7
 8005f9a:	47c8      	blx	r9
 8005f9c:	3001      	adds	r0, #1
 8005f9e:	d103      	bne.n	8005fa8 <_printf_common+0xac>
 8005fa0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fa8:	3501      	adds	r5, #1
 8005faa:	e7c6      	b.n	8005f3a <_printf_common+0x3e>
 8005fac:	18e1      	adds	r1, r4, r3
 8005fae:	1c5a      	adds	r2, r3, #1
 8005fb0:	2030      	movs	r0, #48	@ 0x30
 8005fb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005fb6:	4422      	add	r2, r4
 8005fb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005fbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005fc0:	3302      	adds	r3, #2
 8005fc2:	e7c7      	b.n	8005f54 <_printf_common+0x58>
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	4622      	mov	r2, r4
 8005fc8:	4641      	mov	r1, r8
 8005fca:	4638      	mov	r0, r7
 8005fcc:	47c8      	blx	r9
 8005fce:	3001      	adds	r0, #1
 8005fd0:	d0e6      	beq.n	8005fa0 <_printf_common+0xa4>
 8005fd2:	3601      	adds	r6, #1
 8005fd4:	e7d9      	b.n	8005f8a <_printf_common+0x8e>
	...

08005fd8 <_printf_i>:
 8005fd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fdc:	7e0f      	ldrb	r7, [r1, #24]
 8005fde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005fe0:	2f78      	cmp	r7, #120	@ 0x78
 8005fe2:	4691      	mov	r9, r2
 8005fe4:	4680      	mov	r8, r0
 8005fe6:	460c      	mov	r4, r1
 8005fe8:	469a      	mov	sl, r3
 8005fea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005fee:	d807      	bhi.n	8006000 <_printf_i+0x28>
 8005ff0:	2f62      	cmp	r7, #98	@ 0x62
 8005ff2:	d80a      	bhi.n	800600a <_printf_i+0x32>
 8005ff4:	2f00      	cmp	r7, #0
 8005ff6:	f000 80d1 	beq.w	800619c <_printf_i+0x1c4>
 8005ffa:	2f58      	cmp	r7, #88	@ 0x58
 8005ffc:	f000 80b8 	beq.w	8006170 <_printf_i+0x198>
 8006000:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006004:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006008:	e03a      	b.n	8006080 <_printf_i+0xa8>
 800600a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800600e:	2b15      	cmp	r3, #21
 8006010:	d8f6      	bhi.n	8006000 <_printf_i+0x28>
 8006012:	a101      	add	r1, pc, #4	@ (adr r1, 8006018 <_printf_i+0x40>)
 8006014:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006018:	08006071 	.word	0x08006071
 800601c:	08006085 	.word	0x08006085
 8006020:	08006001 	.word	0x08006001
 8006024:	08006001 	.word	0x08006001
 8006028:	08006001 	.word	0x08006001
 800602c:	08006001 	.word	0x08006001
 8006030:	08006085 	.word	0x08006085
 8006034:	08006001 	.word	0x08006001
 8006038:	08006001 	.word	0x08006001
 800603c:	08006001 	.word	0x08006001
 8006040:	08006001 	.word	0x08006001
 8006044:	08006183 	.word	0x08006183
 8006048:	080060af 	.word	0x080060af
 800604c:	0800613d 	.word	0x0800613d
 8006050:	08006001 	.word	0x08006001
 8006054:	08006001 	.word	0x08006001
 8006058:	080061a5 	.word	0x080061a5
 800605c:	08006001 	.word	0x08006001
 8006060:	080060af 	.word	0x080060af
 8006064:	08006001 	.word	0x08006001
 8006068:	08006001 	.word	0x08006001
 800606c:	08006145 	.word	0x08006145
 8006070:	6833      	ldr	r3, [r6, #0]
 8006072:	1d1a      	adds	r2, r3, #4
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	6032      	str	r2, [r6, #0]
 8006078:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800607c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006080:	2301      	movs	r3, #1
 8006082:	e09c      	b.n	80061be <_printf_i+0x1e6>
 8006084:	6833      	ldr	r3, [r6, #0]
 8006086:	6820      	ldr	r0, [r4, #0]
 8006088:	1d19      	adds	r1, r3, #4
 800608a:	6031      	str	r1, [r6, #0]
 800608c:	0606      	lsls	r6, r0, #24
 800608e:	d501      	bpl.n	8006094 <_printf_i+0xbc>
 8006090:	681d      	ldr	r5, [r3, #0]
 8006092:	e003      	b.n	800609c <_printf_i+0xc4>
 8006094:	0645      	lsls	r5, r0, #25
 8006096:	d5fb      	bpl.n	8006090 <_printf_i+0xb8>
 8006098:	f9b3 5000 	ldrsh.w	r5, [r3]
 800609c:	2d00      	cmp	r5, #0
 800609e:	da03      	bge.n	80060a8 <_printf_i+0xd0>
 80060a0:	232d      	movs	r3, #45	@ 0x2d
 80060a2:	426d      	negs	r5, r5
 80060a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060a8:	4858      	ldr	r0, [pc, #352]	@ (800620c <_printf_i+0x234>)
 80060aa:	230a      	movs	r3, #10
 80060ac:	e011      	b.n	80060d2 <_printf_i+0xfa>
 80060ae:	6821      	ldr	r1, [r4, #0]
 80060b0:	6833      	ldr	r3, [r6, #0]
 80060b2:	0608      	lsls	r0, r1, #24
 80060b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80060b8:	d402      	bmi.n	80060c0 <_printf_i+0xe8>
 80060ba:	0649      	lsls	r1, r1, #25
 80060bc:	bf48      	it	mi
 80060be:	b2ad      	uxthmi	r5, r5
 80060c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80060c2:	4852      	ldr	r0, [pc, #328]	@ (800620c <_printf_i+0x234>)
 80060c4:	6033      	str	r3, [r6, #0]
 80060c6:	bf14      	ite	ne
 80060c8:	230a      	movne	r3, #10
 80060ca:	2308      	moveq	r3, #8
 80060cc:	2100      	movs	r1, #0
 80060ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80060d2:	6866      	ldr	r6, [r4, #4]
 80060d4:	60a6      	str	r6, [r4, #8]
 80060d6:	2e00      	cmp	r6, #0
 80060d8:	db05      	blt.n	80060e6 <_printf_i+0x10e>
 80060da:	6821      	ldr	r1, [r4, #0]
 80060dc:	432e      	orrs	r6, r5
 80060de:	f021 0104 	bic.w	r1, r1, #4
 80060e2:	6021      	str	r1, [r4, #0]
 80060e4:	d04b      	beq.n	800617e <_printf_i+0x1a6>
 80060e6:	4616      	mov	r6, r2
 80060e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80060ec:	fb03 5711 	mls	r7, r3, r1, r5
 80060f0:	5dc7      	ldrb	r7, [r0, r7]
 80060f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80060f6:	462f      	mov	r7, r5
 80060f8:	42bb      	cmp	r3, r7
 80060fa:	460d      	mov	r5, r1
 80060fc:	d9f4      	bls.n	80060e8 <_printf_i+0x110>
 80060fe:	2b08      	cmp	r3, #8
 8006100:	d10b      	bne.n	800611a <_printf_i+0x142>
 8006102:	6823      	ldr	r3, [r4, #0]
 8006104:	07df      	lsls	r7, r3, #31
 8006106:	d508      	bpl.n	800611a <_printf_i+0x142>
 8006108:	6923      	ldr	r3, [r4, #16]
 800610a:	6861      	ldr	r1, [r4, #4]
 800610c:	4299      	cmp	r1, r3
 800610e:	bfde      	ittt	le
 8006110:	2330      	movle	r3, #48	@ 0x30
 8006112:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006116:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800611a:	1b92      	subs	r2, r2, r6
 800611c:	6122      	str	r2, [r4, #16]
 800611e:	f8cd a000 	str.w	sl, [sp]
 8006122:	464b      	mov	r3, r9
 8006124:	aa03      	add	r2, sp, #12
 8006126:	4621      	mov	r1, r4
 8006128:	4640      	mov	r0, r8
 800612a:	f7ff fee7 	bl	8005efc <_printf_common>
 800612e:	3001      	adds	r0, #1
 8006130:	d14a      	bne.n	80061c8 <_printf_i+0x1f0>
 8006132:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006136:	b004      	add	sp, #16
 8006138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800613c:	6823      	ldr	r3, [r4, #0]
 800613e:	f043 0320 	orr.w	r3, r3, #32
 8006142:	6023      	str	r3, [r4, #0]
 8006144:	4832      	ldr	r0, [pc, #200]	@ (8006210 <_printf_i+0x238>)
 8006146:	2778      	movs	r7, #120	@ 0x78
 8006148:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800614c:	6823      	ldr	r3, [r4, #0]
 800614e:	6831      	ldr	r1, [r6, #0]
 8006150:	061f      	lsls	r7, r3, #24
 8006152:	f851 5b04 	ldr.w	r5, [r1], #4
 8006156:	d402      	bmi.n	800615e <_printf_i+0x186>
 8006158:	065f      	lsls	r7, r3, #25
 800615a:	bf48      	it	mi
 800615c:	b2ad      	uxthmi	r5, r5
 800615e:	6031      	str	r1, [r6, #0]
 8006160:	07d9      	lsls	r1, r3, #31
 8006162:	bf44      	itt	mi
 8006164:	f043 0320 	orrmi.w	r3, r3, #32
 8006168:	6023      	strmi	r3, [r4, #0]
 800616a:	b11d      	cbz	r5, 8006174 <_printf_i+0x19c>
 800616c:	2310      	movs	r3, #16
 800616e:	e7ad      	b.n	80060cc <_printf_i+0xf4>
 8006170:	4826      	ldr	r0, [pc, #152]	@ (800620c <_printf_i+0x234>)
 8006172:	e7e9      	b.n	8006148 <_printf_i+0x170>
 8006174:	6823      	ldr	r3, [r4, #0]
 8006176:	f023 0320 	bic.w	r3, r3, #32
 800617a:	6023      	str	r3, [r4, #0]
 800617c:	e7f6      	b.n	800616c <_printf_i+0x194>
 800617e:	4616      	mov	r6, r2
 8006180:	e7bd      	b.n	80060fe <_printf_i+0x126>
 8006182:	6833      	ldr	r3, [r6, #0]
 8006184:	6825      	ldr	r5, [r4, #0]
 8006186:	6961      	ldr	r1, [r4, #20]
 8006188:	1d18      	adds	r0, r3, #4
 800618a:	6030      	str	r0, [r6, #0]
 800618c:	062e      	lsls	r6, r5, #24
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	d501      	bpl.n	8006196 <_printf_i+0x1be>
 8006192:	6019      	str	r1, [r3, #0]
 8006194:	e002      	b.n	800619c <_printf_i+0x1c4>
 8006196:	0668      	lsls	r0, r5, #25
 8006198:	d5fb      	bpl.n	8006192 <_printf_i+0x1ba>
 800619a:	8019      	strh	r1, [r3, #0]
 800619c:	2300      	movs	r3, #0
 800619e:	6123      	str	r3, [r4, #16]
 80061a0:	4616      	mov	r6, r2
 80061a2:	e7bc      	b.n	800611e <_printf_i+0x146>
 80061a4:	6833      	ldr	r3, [r6, #0]
 80061a6:	1d1a      	adds	r2, r3, #4
 80061a8:	6032      	str	r2, [r6, #0]
 80061aa:	681e      	ldr	r6, [r3, #0]
 80061ac:	6862      	ldr	r2, [r4, #4]
 80061ae:	2100      	movs	r1, #0
 80061b0:	4630      	mov	r0, r6
 80061b2:	f7fa f82d 	bl	8000210 <memchr>
 80061b6:	b108      	cbz	r0, 80061bc <_printf_i+0x1e4>
 80061b8:	1b80      	subs	r0, r0, r6
 80061ba:	6060      	str	r0, [r4, #4]
 80061bc:	6863      	ldr	r3, [r4, #4]
 80061be:	6123      	str	r3, [r4, #16]
 80061c0:	2300      	movs	r3, #0
 80061c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061c6:	e7aa      	b.n	800611e <_printf_i+0x146>
 80061c8:	6923      	ldr	r3, [r4, #16]
 80061ca:	4632      	mov	r2, r6
 80061cc:	4649      	mov	r1, r9
 80061ce:	4640      	mov	r0, r8
 80061d0:	47d0      	blx	sl
 80061d2:	3001      	adds	r0, #1
 80061d4:	d0ad      	beq.n	8006132 <_printf_i+0x15a>
 80061d6:	6823      	ldr	r3, [r4, #0]
 80061d8:	079b      	lsls	r3, r3, #30
 80061da:	d413      	bmi.n	8006204 <_printf_i+0x22c>
 80061dc:	68e0      	ldr	r0, [r4, #12]
 80061de:	9b03      	ldr	r3, [sp, #12]
 80061e0:	4298      	cmp	r0, r3
 80061e2:	bfb8      	it	lt
 80061e4:	4618      	movlt	r0, r3
 80061e6:	e7a6      	b.n	8006136 <_printf_i+0x15e>
 80061e8:	2301      	movs	r3, #1
 80061ea:	4632      	mov	r2, r6
 80061ec:	4649      	mov	r1, r9
 80061ee:	4640      	mov	r0, r8
 80061f0:	47d0      	blx	sl
 80061f2:	3001      	adds	r0, #1
 80061f4:	d09d      	beq.n	8006132 <_printf_i+0x15a>
 80061f6:	3501      	adds	r5, #1
 80061f8:	68e3      	ldr	r3, [r4, #12]
 80061fa:	9903      	ldr	r1, [sp, #12]
 80061fc:	1a5b      	subs	r3, r3, r1
 80061fe:	42ab      	cmp	r3, r5
 8006200:	dcf2      	bgt.n	80061e8 <_printf_i+0x210>
 8006202:	e7eb      	b.n	80061dc <_printf_i+0x204>
 8006204:	2500      	movs	r5, #0
 8006206:	f104 0619 	add.w	r6, r4, #25
 800620a:	e7f5      	b.n	80061f8 <_printf_i+0x220>
 800620c:	08008322 	.word	0x08008322
 8006210:	08008333 	.word	0x08008333

08006214 <std>:
 8006214:	2300      	movs	r3, #0
 8006216:	b510      	push	{r4, lr}
 8006218:	4604      	mov	r4, r0
 800621a:	e9c0 3300 	strd	r3, r3, [r0]
 800621e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006222:	6083      	str	r3, [r0, #8]
 8006224:	8181      	strh	r1, [r0, #12]
 8006226:	6643      	str	r3, [r0, #100]	@ 0x64
 8006228:	81c2      	strh	r2, [r0, #14]
 800622a:	6183      	str	r3, [r0, #24]
 800622c:	4619      	mov	r1, r3
 800622e:	2208      	movs	r2, #8
 8006230:	305c      	adds	r0, #92	@ 0x5c
 8006232:	f000 f906 	bl	8006442 <memset>
 8006236:	4b0d      	ldr	r3, [pc, #52]	@ (800626c <std+0x58>)
 8006238:	6263      	str	r3, [r4, #36]	@ 0x24
 800623a:	4b0d      	ldr	r3, [pc, #52]	@ (8006270 <std+0x5c>)
 800623c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800623e:	4b0d      	ldr	r3, [pc, #52]	@ (8006274 <std+0x60>)
 8006240:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006242:	4b0d      	ldr	r3, [pc, #52]	@ (8006278 <std+0x64>)
 8006244:	6323      	str	r3, [r4, #48]	@ 0x30
 8006246:	4b0d      	ldr	r3, [pc, #52]	@ (800627c <std+0x68>)
 8006248:	6224      	str	r4, [r4, #32]
 800624a:	429c      	cmp	r4, r3
 800624c:	d006      	beq.n	800625c <std+0x48>
 800624e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006252:	4294      	cmp	r4, r2
 8006254:	d002      	beq.n	800625c <std+0x48>
 8006256:	33d0      	adds	r3, #208	@ 0xd0
 8006258:	429c      	cmp	r4, r3
 800625a:	d105      	bne.n	8006268 <std+0x54>
 800625c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006264:	f000 b96a 	b.w	800653c <__retarget_lock_init_recursive>
 8006268:	bd10      	pop	{r4, pc}
 800626a:	bf00      	nop
 800626c:	080063bd 	.word	0x080063bd
 8006270:	080063df 	.word	0x080063df
 8006274:	08006417 	.word	0x08006417
 8006278:	0800643b 	.word	0x0800643b
 800627c:	200003e0 	.word	0x200003e0

08006280 <stdio_exit_handler>:
 8006280:	4a02      	ldr	r2, [pc, #8]	@ (800628c <stdio_exit_handler+0xc>)
 8006282:	4903      	ldr	r1, [pc, #12]	@ (8006290 <stdio_exit_handler+0x10>)
 8006284:	4803      	ldr	r0, [pc, #12]	@ (8006294 <stdio_exit_handler+0x14>)
 8006286:	f000 b869 	b.w	800635c <_fwalk_sglue>
 800628a:	bf00      	nop
 800628c:	2000000c 	.word	0x2000000c
 8006290:	08007e79 	.word	0x08007e79
 8006294:	2000001c 	.word	0x2000001c

08006298 <cleanup_stdio>:
 8006298:	6841      	ldr	r1, [r0, #4]
 800629a:	4b0c      	ldr	r3, [pc, #48]	@ (80062cc <cleanup_stdio+0x34>)
 800629c:	4299      	cmp	r1, r3
 800629e:	b510      	push	{r4, lr}
 80062a0:	4604      	mov	r4, r0
 80062a2:	d001      	beq.n	80062a8 <cleanup_stdio+0x10>
 80062a4:	f001 fde8 	bl	8007e78 <_fflush_r>
 80062a8:	68a1      	ldr	r1, [r4, #8]
 80062aa:	4b09      	ldr	r3, [pc, #36]	@ (80062d0 <cleanup_stdio+0x38>)
 80062ac:	4299      	cmp	r1, r3
 80062ae:	d002      	beq.n	80062b6 <cleanup_stdio+0x1e>
 80062b0:	4620      	mov	r0, r4
 80062b2:	f001 fde1 	bl	8007e78 <_fflush_r>
 80062b6:	68e1      	ldr	r1, [r4, #12]
 80062b8:	4b06      	ldr	r3, [pc, #24]	@ (80062d4 <cleanup_stdio+0x3c>)
 80062ba:	4299      	cmp	r1, r3
 80062bc:	d004      	beq.n	80062c8 <cleanup_stdio+0x30>
 80062be:	4620      	mov	r0, r4
 80062c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062c4:	f001 bdd8 	b.w	8007e78 <_fflush_r>
 80062c8:	bd10      	pop	{r4, pc}
 80062ca:	bf00      	nop
 80062cc:	200003e0 	.word	0x200003e0
 80062d0:	20000448 	.word	0x20000448
 80062d4:	200004b0 	.word	0x200004b0

080062d8 <global_stdio_init.part.0>:
 80062d8:	b510      	push	{r4, lr}
 80062da:	4b0b      	ldr	r3, [pc, #44]	@ (8006308 <global_stdio_init.part.0+0x30>)
 80062dc:	4c0b      	ldr	r4, [pc, #44]	@ (800630c <global_stdio_init.part.0+0x34>)
 80062de:	4a0c      	ldr	r2, [pc, #48]	@ (8006310 <global_stdio_init.part.0+0x38>)
 80062e0:	601a      	str	r2, [r3, #0]
 80062e2:	4620      	mov	r0, r4
 80062e4:	2200      	movs	r2, #0
 80062e6:	2104      	movs	r1, #4
 80062e8:	f7ff ff94 	bl	8006214 <std>
 80062ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80062f0:	2201      	movs	r2, #1
 80062f2:	2109      	movs	r1, #9
 80062f4:	f7ff ff8e 	bl	8006214 <std>
 80062f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80062fc:	2202      	movs	r2, #2
 80062fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006302:	2112      	movs	r1, #18
 8006304:	f7ff bf86 	b.w	8006214 <std>
 8006308:	20000518 	.word	0x20000518
 800630c:	200003e0 	.word	0x200003e0
 8006310:	08006281 	.word	0x08006281

08006314 <__sfp_lock_acquire>:
 8006314:	4801      	ldr	r0, [pc, #4]	@ (800631c <__sfp_lock_acquire+0x8>)
 8006316:	f000 b912 	b.w	800653e <__retarget_lock_acquire_recursive>
 800631a:	bf00      	nop
 800631c:	20000521 	.word	0x20000521

08006320 <__sfp_lock_release>:
 8006320:	4801      	ldr	r0, [pc, #4]	@ (8006328 <__sfp_lock_release+0x8>)
 8006322:	f000 b90d 	b.w	8006540 <__retarget_lock_release_recursive>
 8006326:	bf00      	nop
 8006328:	20000521 	.word	0x20000521

0800632c <__sinit>:
 800632c:	b510      	push	{r4, lr}
 800632e:	4604      	mov	r4, r0
 8006330:	f7ff fff0 	bl	8006314 <__sfp_lock_acquire>
 8006334:	6a23      	ldr	r3, [r4, #32]
 8006336:	b11b      	cbz	r3, 8006340 <__sinit+0x14>
 8006338:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800633c:	f7ff bff0 	b.w	8006320 <__sfp_lock_release>
 8006340:	4b04      	ldr	r3, [pc, #16]	@ (8006354 <__sinit+0x28>)
 8006342:	6223      	str	r3, [r4, #32]
 8006344:	4b04      	ldr	r3, [pc, #16]	@ (8006358 <__sinit+0x2c>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d1f5      	bne.n	8006338 <__sinit+0xc>
 800634c:	f7ff ffc4 	bl	80062d8 <global_stdio_init.part.0>
 8006350:	e7f2      	b.n	8006338 <__sinit+0xc>
 8006352:	bf00      	nop
 8006354:	08006299 	.word	0x08006299
 8006358:	20000518 	.word	0x20000518

0800635c <_fwalk_sglue>:
 800635c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006360:	4607      	mov	r7, r0
 8006362:	4688      	mov	r8, r1
 8006364:	4614      	mov	r4, r2
 8006366:	2600      	movs	r6, #0
 8006368:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800636c:	f1b9 0901 	subs.w	r9, r9, #1
 8006370:	d505      	bpl.n	800637e <_fwalk_sglue+0x22>
 8006372:	6824      	ldr	r4, [r4, #0]
 8006374:	2c00      	cmp	r4, #0
 8006376:	d1f7      	bne.n	8006368 <_fwalk_sglue+0xc>
 8006378:	4630      	mov	r0, r6
 800637a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800637e:	89ab      	ldrh	r3, [r5, #12]
 8006380:	2b01      	cmp	r3, #1
 8006382:	d907      	bls.n	8006394 <_fwalk_sglue+0x38>
 8006384:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006388:	3301      	adds	r3, #1
 800638a:	d003      	beq.n	8006394 <_fwalk_sglue+0x38>
 800638c:	4629      	mov	r1, r5
 800638e:	4638      	mov	r0, r7
 8006390:	47c0      	blx	r8
 8006392:	4306      	orrs	r6, r0
 8006394:	3568      	adds	r5, #104	@ 0x68
 8006396:	e7e9      	b.n	800636c <_fwalk_sglue+0x10>

08006398 <iprintf>:
 8006398:	b40f      	push	{r0, r1, r2, r3}
 800639a:	b507      	push	{r0, r1, r2, lr}
 800639c:	4906      	ldr	r1, [pc, #24]	@ (80063b8 <iprintf+0x20>)
 800639e:	ab04      	add	r3, sp, #16
 80063a0:	6808      	ldr	r0, [r1, #0]
 80063a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80063a6:	6881      	ldr	r1, [r0, #8]
 80063a8:	9301      	str	r3, [sp, #4]
 80063aa:	f001 fbc9 	bl	8007b40 <_vfiprintf_r>
 80063ae:	b003      	add	sp, #12
 80063b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80063b4:	b004      	add	sp, #16
 80063b6:	4770      	bx	lr
 80063b8:	20000018 	.word	0x20000018

080063bc <__sread>:
 80063bc:	b510      	push	{r4, lr}
 80063be:	460c      	mov	r4, r1
 80063c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063c4:	f000 f86c 	bl	80064a0 <_read_r>
 80063c8:	2800      	cmp	r0, #0
 80063ca:	bfab      	itete	ge
 80063cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80063ce:	89a3      	ldrhlt	r3, [r4, #12]
 80063d0:	181b      	addge	r3, r3, r0
 80063d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80063d6:	bfac      	ite	ge
 80063d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80063da:	81a3      	strhlt	r3, [r4, #12]
 80063dc:	bd10      	pop	{r4, pc}

080063de <__swrite>:
 80063de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063e2:	461f      	mov	r7, r3
 80063e4:	898b      	ldrh	r3, [r1, #12]
 80063e6:	05db      	lsls	r3, r3, #23
 80063e8:	4605      	mov	r5, r0
 80063ea:	460c      	mov	r4, r1
 80063ec:	4616      	mov	r6, r2
 80063ee:	d505      	bpl.n	80063fc <__swrite+0x1e>
 80063f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063f4:	2302      	movs	r3, #2
 80063f6:	2200      	movs	r2, #0
 80063f8:	f000 f840 	bl	800647c <_lseek_r>
 80063fc:	89a3      	ldrh	r3, [r4, #12]
 80063fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006402:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006406:	81a3      	strh	r3, [r4, #12]
 8006408:	4632      	mov	r2, r6
 800640a:	463b      	mov	r3, r7
 800640c:	4628      	mov	r0, r5
 800640e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006412:	f000 b857 	b.w	80064c4 <_write_r>

08006416 <__sseek>:
 8006416:	b510      	push	{r4, lr}
 8006418:	460c      	mov	r4, r1
 800641a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800641e:	f000 f82d 	bl	800647c <_lseek_r>
 8006422:	1c43      	adds	r3, r0, #1
 8006424:	89a3      	ldrh	r3, [r4, #12]
 8006426:	bf15      	itete	ne
 8006428:	6560      	strne	r0, [r4, #84]	@ 0x54
 800642a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800642e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006432:	81a3      	strheq	r3, [r4, #12]
 8006434:	bf18      	it	ne
 8006436:	81a3      	strhne	r3, [r4, #12]
 8006438:	bd10      	pop	{r4, pc}

0800643a <__sclose>:
 800643a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800643e:	f000 b80d 	b.w	800645c <_close_r>

08006442 <memset>:
 8006442:	4402      	add	r2, r0
 8006444:	4603      	mov	r3, r0
 8006446:	4293      	cmp	r3, r2
 8006448:	d100      	bne.n	800644c <memset+0xa>
 800644a:	4770      	bx	lr
 800644c:	f803 1b01 	strb.w	r1, [r3], #1
 8006450:	e7f9      	b.n	8006446 <memset+0x4>
	...

08006454 <_localeconv_r>:
 8006454:	4800      	ldr	r0, [pc, #0]	@ (8006458 <_localeconv_r+0x4>)
 8006456:	4770      	bx	lr
 8006458:	20000158 	.word	0x20000158

0800645c <_close_r>:
 800645c:	b538      	push	{r3, r4, r5, lr}
 800645e:	4d06      	ldr	r5, [pc, #24]	@ (8006478 <_close_r+0x1c>)
 8006460:	2300      	movs	r3, #0
 8006462:	4604      	mov	r4, r0
 8006464:	4608      	mov	r0, r1
 8006466:	602b      	str	r3, [r5, #0]
 8006468:	f7fb fb38 	bl	8001adc <_close>
 800646c:	1c43      	adds	r3, r0, #1
 800646e:	d102      	bne.n	8006476 <_close_r+0x1a>
 8006470:	682b      	ldr	r3, [r5, #0]
 8006472:	b103      	cbz	r3, 8006476 <_close_r+0x1a>
 8006474:	6023      	str	r3, [r4, #0]
 8006476:	bd38      	pop	{r3, r4, r5, pc}
 8006478:	2000051c 	.word	0x2000051c

0800647c <_lseek_r>:
 800647c:	b538      	push	{r3, r4, r5, lr}
 800647e:	4d07      	ldr	r5, [pc, #28]	@ (800649c <_lseek_r+0x20>)
 8006480:	4604      	mov	r4, r0
 8006482:	4608      	mov	r0, r1
 8006484:	4611      	mov	r1, r2
 8006486:	2200      	movs	r2, #0
 8006488:	602a      	str	r2, [r5, #0]
 800648a:	461a      	mov	r2, r3
 800648c:	f7fb fb4d 	bl	8001b2a <_lseek>
 8006490:	1c43      	adds	r3, r0, #1
 8006492:	d102      	bne.n	800649a <_lseek_r+0x1e>
 8006494:	682b      	ldr	r3, [r5, #0]
 8006496:	b103      	cbz	r3, 800649a <_lseek_r+0x1e>
 8006498:	6023      	str	r3, [r4, #0]
 800649a:	bd38      	pop	{r3, r4, r5, pc}
 800649c:	2000051c 	.word	0x2000051c

080064a0 <_read_r>:
 80064a0:	b538      	push	{r3, r4, r5, lr}
 80064a2:	4d07      	ldr	r5, [pc, #28]	@ (80064c0 <_read_r+0x20>)
 80064a4:	4604      	mov	r4, r0
 80064a6:	4608      	mov	r0, r1
 80064a8:	4611      	mov	r1, r2
 80064aa:	2200      	movs	r2, #0
 80064ac:	602a      	str	r2, [r5, #0]
 80064ae:	461a      	mov	r2, r3
 80064b0:	f7fb fadb 	bl	8001a6a <_read>
 80064b4:	1c43      	adds	r3, r0, #1
 80064b6:	d102      	bne.n	80064be <_read_r+0x1e>
 80064b8:	682b      	ldr	r3, [r5, #0]
 80064ba:	b103      	cbz	r3, 80064be <_read_r+0x1e>
 80064bc:	6023      	str	r3, [r4, #0]
 80064be:	bd38      	pop	{r3, r4, r5, pc}
 80064c0:	2000051c 	.word	0x2000051c

080064c4 <_write_r>:
 80064c4:	b538      	push	{r3, r4, r5, lr}
 80064c6:	4d07      	ldr	r5, [pc, #28]	@ (80064e4 <_write_r+0x20>)
 80064c8:	4604      	mov	r4, r0
 80064ca:	4608      	mov	r0, r1
 80064cc:	4611      	mov	r1, r2
 80064ce:	2200      	movs	r2, #0
 80064d0:	602a      	str	r2, [r5, #0]
 80064d2:	461a      	mov	r2, r3
 80064d4:	f7fb fae6 	bl	8001aa4 <_write>
 80064d8:	1c43      	adds	r3, r0, #1
 80064da:	d102      	bne.n	80064e2 <_write_r+0x1e>
 80064dc:	682b      	ldr	r3, [r5, #0]
 80064de:	b103      	cbz	r3, 80064e2 <_write_r+0x1e>
 80064e0:	6023      	str	r3, [r4, #0]
 80064e2:	bd38      	pop	{r3, r4, r5, pc}
 80064e4:	2000051c 	.word	0x2000051c

080064e8 <__errno>:
 80064e8:	4b01      	ldr	r3, [pc, #4]	@ (80064f0 <__errno+0x8>)
 80064ea:	6818      	ldr	r0, [r3, #0]
 80064ec:	4770      	bx	lr
 80064ee:	bf00      	nop
 80064f0:	20000018 	.word	0x20000018

080064f4 <__libc_init_array>:
 80064f4:	b570      	push	{r4, r5, r6, lr}
 80064f6:	4d0d      	ldr	r5, [pc, #52]	@ (800652c <__libc_init_array+0x38>)
 80064f8:	4c0d      	ldr	r4, [pc, #52]	@ (8006530 <__libc_init_array+0x3c>)
 80064fa:	1b64      	subs	r4, r4, r5
 80064fc:	10a4      	asrs	r4, r4, #2
 80064fe:	2600      	movs	r6, #0
 8006500:	42a6      	cmp	r6, r4
 8006502:	d109      	bne.n	8006518 <__libc_init_array+0x24>
 8006504:	4d0b      	ldr	r5, [pc, #44]	@ (8006534 <__libc_init_array+0x40>)
 8006506:	4c0c      	ldr	r4, [pc, #48]	@ (8006538 <__libc_init_array+0x44>)
 8006508:	f001 fec4 	bl	8008294 <_init>
 800650c:	1b64      	subs	r4, r4, r5
 800650e:	10a4      	asrs	r4, r4, #2
 8006510:	2600      	movs	r6, #0
 8006512:	42a6      	cmp	r6, r4
 8006514:	d105      	bne.n	8006522 <__libc_init_array+0x2e>
 8006516:	bd70      	pop	{r4, r5, r6, pc}
 8006518:	f855 3b04 	ldr.w	r3, [r5], #4
 800651c:	4798      	blx	r3
 800651e:	3601      	adds	r6, #1
 8006520:	e7ee      	b.n	8006500 <__libc_init_array+0xc>
 8006522:	f855 3b04 	ldr.w	r3, [r5], #4
 8006526:	4798      	blx	r3
 8006528:	3601      	adds	r6, #1
 800652a:	e7f2      	b.n	8006512 <__libc_init_array+0x1e>
 800652c:	0800868c 	.word	0x0800868c
 8006530:	0800868c 	.word	0x0800868c
 8006534:	0800868c 	.word	0x0800868c
 8006538:	08008690 	.word	0x08008690

0800653c <__retarget_lock_init_recursive>:
 800653c:	4770      	bx	lr

0800653e <__retarget_lock_acquire_recursive>:
 800653e:	4770      	bx	lr

08006540 <__retarget_lock_release_recursive>:
 8006540:	4770      	bx	lr

08006542 <quorem>:
 8006542:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006546:	6903      	ldr	r3, [r0, #16]
 8006548:	690c      	ldr	r4, [r1, #16]
 800654a:	42a3      	cmp	r3, r4
 800654c:	4607      	mov	r7, r0
 800654e:	db7e      	blt.n	800664e <quorem+0x10c>
 8006550:	3c01      	subs	r4, #1
 8006552:	f101 0814 	add.w	r8, r1, #20
 8006556:	00a3      	lsls	r3, r4, #2
 8006558:	f100 0514 	add.w	r5, r0, #20
 800655c:	9300      	str	r3, [sp, #0]
 800655e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006562:	9301      	str	r3, [sp, #4]
 8006564:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006568:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800656c:	3301      	adds	r3, #1
 800656e:	429a      	cmp	r2, r3
 8006570:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006574:	fbb2 f6f3 	udiv	r6, r2, r3
 8006578:	d32e      	bcc.n	80065d8 <quorem+0x96>
 800657a:	f04f 0a00 	mov.w	sl, #0
 800657e:	46c4      	mov	ip, r8
 8006580:	46ae      	mov	lr, r5
 8006582:	46d3      	mov	fp, sl
 8006584:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006588:	b298      	uxth	r0, r3
 800658a:	fb06 a000 	mla	r0, r6, r0, sl
 800658e:	0c02      	lsrs	r2, r0, #16
 8006590:	0c1b      	lsrs	r3, r3, #16
 8006592:	fb06 2303 	mla	r3, r6, r3, r2
 8006596:	f8de 2000 	ldr.w	r2, [lr]
 800659a:	b280      	uxth	r0, r0
 800659c:	b292      	uxth	r2, r2
 800659e:	1a12      	subs	r2, r2, r0
 80065a0:	445a      	add	r2, fp
 80065a2:	f8de 0000 	ldr.w	r0, [lr]
 80065a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80065aa:	b29b      	uxth	r3, r3
 80065ac:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80065b0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80065b4:	b292      	uxth	r2, r2
 80065b6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80065ba:	45e1      	cmp	r9, ip
 80065bc:	f84e 2b04 	str.w	r2, [lr], #4
 80065c0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80065c4:	d2de      	bcs.n	8006584 <quorem+0x42>
 80065c6:	9b00      	ldr	r3, [sp, #0]
 80065c8:	58eb      	ldr	r3, [r5, r3]
 80065ca:	b92b      	cbnz	r3, 80065d8 <quorem+0x96>
 80065cc:	9b01      	ldr	r3, [sp, #4]
 80065ce:	3b04      	subs	r3, #4
 80065d0:	429d      	cmp	r5, r3
 80065d2:	461a      	mov	r2, r3
 80065d4:	d32f      	bcc.n	8006636 <quorem+0xf4>
 80065d6:	613c      	str	r4, [r7, #16]
 80065d8:	4638      	mov	r0, r7
 80065da:	f001 f97f 	bl	80078dc <__mcmp>
 80065de:	2800      	cmp	r0, #0
 80065e0:	db25      	blt.n	800662e <quorem+0xec>
 80065e2:	4629      	mov	r1, r5
 80065e4:	2000      	movs	r0, #0
 80065e6:	f858 2b04 	ldr.w	r2, [r8], #4
 80065ea:	f8d1 c000 	ldr.w	ip, [r1]
 80065ee:	fa1f fe82 	uxth.w	lr, r2
 80065f2:	fa1f f38c 	uxth.w	r3, ip
 80065f6:	eba3 030e 	sub.w	r3, r3, lr
 80065fa:	4403      	add	r3, r0
 80065fc:	0c12      	lsrs	r2, r2, #16
 80065fe:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006602:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006606:	b29b      	uxth	r3, r3
 8006608:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800660c:	45c1      	cmp	r9, r8
 800660e:	f841 3b04 	str.w	r3, [r1], #4
 8006612:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006616:	d2e6      	bcs.n	80065e6 <quorem+0xa4>
 8006618:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800661c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006620:	b922      	cbnz	r2, 800662c <quorem+0xea>
 8006622:	3b04      	subs	r3, #4
 8006624:	429d      	cmp	r5, r3
 8006626:	461a      	mov	r2, r3
 8006628:	d30b      	bcc.n	8006642 <quorem+0x100>
 800662a:	613c      	str	r4, [r7, #16]
 800662c:	3601      	adds	r6, #1
 800662e:	4630      	mov	r0, r6
 8006630:	b003      	add	sp, #12
 8006632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006636:	6812      	ldr	r2, [r2, #0]
 8006638:	3b04      	subs	r3, #4
 800663a:	2a00      	cmp	r2, #0
 800663c:	d1cb      	bne.n	80065d6 <quorem+0x94>
 800663e:	3c01      	subs	r4, #1
 8006640:	e7c6      	b.n	80065d0 <quorem+0x8e>
 8006642:	6812      	ldr	r2, [r2, #0]
 8006644:	3b04      	subs	r3, #4
 8006646:	2a00      	cmp	r2, #0
 8006648:	d1ef      	bne.n	800662a <quorem+0xe8>
 800664a:	3c01      	subs	r4, #1
 800664c:	e7ea      	b.n	8006624 <quorem+0xe2>
 800664e:	2000      	movs	r0, #0
 8006650:	e7ee      	b.n	8006630 <quorem+0xee>
 8006652:	0000      	movs	r0, r0
 8006654:	0000      	movs	r0, r0
	...

08006658 <_dtoa_r>:
 8006658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800665c:	69c7      	ldr	r7, [r0, #28]
 800665e:	b097      	sub	sp, #92	@ 0x5c
 8006660:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006664:	ec55 4b10 	vmov	r4, r5, d0
 8006668:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800666a:	9107      	str	r1, [sp, #28]
 800666c:	4681      	mov	r9, r0
 800666e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006670:	9311      	str	r3, [sp, #68]	@ 0x44
 8006672:	b97f      	cbnz	r7, 8006694 <_dtoa_r+0x3c>
 8006674:	2010      	movs	r0, #16
 8006676:	f000 fe09 	bl	800728c <malloc>
 800667a:	4602      	mov	r2, r0
 800667c:	f8c9 001c 	str.w	r0, [r9, #28]
 8006680:	b920      	cbnz	r0, 800668c <_dtoa_r+0x34>
 8006682:	4ba9      	ldr	r3, [pc, #676]	@ (8006928 <_dtoa_r+0x2d0>)
 8006684:	21ef      	movs	r1, #239	@ 0xef
 8006686:	48a9      	ldr	r0, [pc, #676]	@ (800692c <_dtoa_r+0x2d4>)
 8006688:	f001 fcd0 	bl	800802c <__assert_func>
 800668c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006690:	6007      	str	r7, [r0, #0]
 8006692:	60c7      	str	r7, [r0, #12]
 8006694:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006698:	6819      	ldr	r1, [r3, #0]
 800669a:	b159      	cbz	r1, 80066b4 <_dtoa_r+0x5c>
 800669c:	685a      	ldr	r2, [r3, #4]
 800669e:	604a      	str	r2, [r1, #4]
 80066a0:	2301      	movs	r3, #1
 80066a2:	4093      	lsls	r3, r2
 80066a4:	608b      	str	r3, [r1, #8]
 80066a6:	4648      	mov	r0, r9
 80066a8:	f000 fee6 	bl	8007478 <_Bfree>
 80066ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80066b0:	2200      	movs	r2, #0
 80066b2:	601a      	str	r2, [r3, #0]
 80066b4:	1e2b      	subs	r3, r5, #0
 80066b6:	bfb9      	ittee	lt
 80066b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80066bc:	9305      	strlt	r3, [sp, #20]
 80066be:	2300      	movge	r3, #0
 80066c0:	6033      	strge	r3, [r6, #0]
 80066c2:	9f05      	ldr	r7, [sp, #20]
 80066c4:	4b9a      	ldr	r3, [pc, #616]	@ (8006930 <_dtoa_r+0x2d8>)
 80066c6:	bfbc      	itt	lt
 80066c8:	2201      	movlt	r2, #1
 80066ca:	6032      	strlt	r2, [r6, #0]
 80066cc:	43bb      	bics	r3, r7
 80066ce:	d112      	bne.n	80066f6 <_dtoa_r+0x9e>
 80066d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80066d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80066d6:	6013      	str	r3, [r2, #0]
 80066d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80066dc:	4323      	orrs	r3, r4
 80066de:	f000 855a 	beq.w	8007196 <_dtoa_r+0xb3e>
 80066e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80066e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006944 <_dtoa_r+0x2ec>
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	f000 855c 	beq.w	80071a6 <_dtoa_r+0xb4e>
 80066ee:	f10a 0303 	add.w	r3, sl, #3
 80066f2:	f000 bd56 	b.w	80071a2 <_dtoa_r+0xb4a>
 80066f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80066fa:	2200      	movs	r2, #0
 80066fc:	ec51 0b17 	vmov	r0, r1, d7
 8006700:	2300      	movs	r3, #0
 8006702:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006706:	f7fa f9ff 	bl	8000b08 <__aeabi_dcmpeq>
 800670a:	4680      	mov	r8, r0
 800670c:	b158      	cbz	r0, 8006726 <_dtoa_r+0xce>
 800670e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006710:	2301      	movs	r3, #1
 8006712:	6013      	str	r3, [r2, #0]
 8006714:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006716:	b113      	cbz	r3, 800671e <_dtoa_r+0xc6>
 8006718:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800671a:	4b86      	ldr	r3, [pc, #536]	@ (8006934 <_dtoa_r+0x2dc>)
 800671c:	6013      	str	r3, [r2, #0]
 800671e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006948 <_dtoa_r+0x2f0>
 8006722:	f000 bd40 	b.w	80071a6 <_dtoa_r+0xb4e>
 8006726:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800672a:	aa14      	add	r2, sp, #80	@ 0x50
 800672c:	a915      	add	r1, sp, #84	@ 0x54
 800672e:	4648      	mov	r0, r9
 8006730:	f001 f984 	bl	8007a3c <__d2b>
 8006734:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006738:	9002      	str	r0, [sp, #8]
 800673a:	2e00      	cmp	r6, #0
 800673c:	d078      	beq.n	8006830 <_dtoa_r+0x1d8>
 800673e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006740:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006744:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006748:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800674c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006750:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006754:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006758:	4619      	mov	r1, r3
 800675a:	2200      	movs	r2, #0
 800675c:	4b76      	ldr	r3, [pc, #472]	@ (8006938 <_dtoa_r+0x2e0>)
 800675e:	f7f9 fdb3 	bl	80002c8 <__aeabi_dsub>
 8006762:	a36b      	add	r3, pc, #428	@ (adr r3, 8006910 <_dtoa_r+0x2b8>)
 8006764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006768:	f7f9 ff66 	bl	8000638 <__aeabi_dmul>
 800676c:	a36a      	add	r3, pc, #424	@ (adr r3, 8006918 <_dtoa_r+0x2c0>)
 800676e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006772:	f7f9 fdab 	bl	80002cc <__adddf3>
 8006776:	4604      	mov	r4, r0
 8006778:	4630      	mov	r0, r6
 800677a:	460d      	mov	r5, r1
 800677c:	f7f9 fef2 	bl	8000564 <__aeabi_i2d>
 8006780:	a367      	add	r3, pc, #412	@ (adr r3, 8006920 <_dtoa_r+0x2c8>)
 8006782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006786:	f7f9 ff57 	bl	8000638 <__aeabi_dmul>
 800678a:	4602      	mov	r2, r0
 800678c:	460b      	mov	r3, r1
 800678e:	4620      	mov	r0, r4
 8006790:	4629      	mov	r1, r5
 8006792:	f7f9 fd9b 	bl	80002cc <__adddf3>
 8006796:	4604      	mov	r4, r0
 8006798:	460d      	mov	r5, r1
 800679a:	f7fa f9fd 	bl	8000b98 <__aeabi_d2iz>
 800679e:	2200      	movs	r2, #0
 80067a0:	4607      	mov	r7, r0
 80067a2:	2300      	movs	r3, #0
 80067a4:	4620      	mov	r0, r4
 80067a6:	4629      	mov	r1, r5
 80067a8:	f7fa f9b8 	bl	8000b1c <__aeabi_dcmplt>
 80067ac:	b140      	cbz	r0, 80067c0 <_dtoa_r+0x168>
 80067ae:	4638      	mov	r0, r7
 80067b0:	f7f9 fed8 	bl	8000564 <__aeabi_i2d>
 80067b4:	4622      	mov	r2, r4
 80067b6:	462b      	mov	r3, r5
 80067b8:	f7fa f9a6 	bl	8000b08 <__aeabi_dcmpeq>
 80067bc:	b900      	cbnz	r0, 80067c0 <_dtoa_r+0x168>
 80067be:	3f01      	subs	r7, #1
 80067c0:	2f16      	cmp	r7, #22
 80067c2:	d852      	bhi.n	800686a <_dtoa_r+0x212>
 80067c4:	4b5d      	ldr	r3, [pc, #372]	@ (800693c <_dtoa_r+0x2e4>)
 80067c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80067ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80067d2:	f7fa f9a3 	bl	8000b1c <__aeabi_dcmplt>
 80067d6:	2800      	cmp	r0, #0
 80067d8:	d049      	beq.n	800686e <_dtoa_r+0x216>
 80067da:	3f01      	subs	r7, #1
 80067dc:	2300      	movs	r3, #0
 80067de:	9310      	str	r3, [sp, #64]	@ 0x40
 80067e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80067e2:	1b9b      	subs	r3, r3, r6
 80067e4:	1e5a      	subs	r2, r3, #1
 80067e6:	bf45      	ittet	mi
 80067e8:	f1c3 0301 	rsbmi	r3, r3, #1
 80067ec:	9300      	strmi	r3, [sp, #0]
 80067ee:	2300      	movpl	r3, #0
 80067f0:	2300      	movmi	r3, #0
 80067f2:	9206      	str	r2, [sp, #24]
 80067f4:	bf54      	ite	pl
 80067f6:	9300      	strpl	r3, [sp, #0]
 80067f8:	9306      	strmi	r3, [sp, #24]
 80067fa:	2f00      	cmp	r7, #0
 80067fc:	db39      	blt.n	8006872 <_dtoa_r+0x21a>
 80067fe:	9b06      	ldr	r3, [sp, #24]
 8006800:	970d      	str	r7, [sp, #52]	@ 0x34
 8006802:	443b      	add	r3, r7
 8006804:	9306      	str	r3, [sp, #24]
 8006806:	2300      	movs	r3, #0
 8006808:	9308      	str	r3, [sp, #32]
 800680a:	9b07      	ldr	r3, [sp, #28]
 800680c:	2b09      	cmp	r3, #9
 800680e:	d863      	bhi.n	80068d8 <_dtoa_r+0x280>
 8006810:	2b05      	cmp	r3, #5
 8006812:	bfc4      	itt	gt
 8006814:	3b04      	subgt	r3, #4
 8006816:	9307      	strgt	r3, [sp, #28]
 8006818:	9b07      	ldr	r3, [sp, #28]
 800681a:	f1a3 0302 	sub.w	r3, r3, #2
 800681e:	bfcc      	ite	gt
 8006820:	2400      	movgt	r4, #0
 8006822:	2401      	movle	r4, #1
 8006824:	2b03      	cmp	r3, #3
 8006826:	d863      	bhi.n	80068f0 <_dtoa_r+0x298>
 8006828:	e8df f003 	tbb	[pc, r3]
 800682c:	2b375452 	.word	0x2b375452
 8006830:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006834:	441e      	add	r6, r3
 8006836:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800683a:	2b20      	cmp	r3, #32
 800683c:	bfc1      	itttt	gt
 800683e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006842:	409f      	lslgt	r7, r3
 8006844:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006848:	fa24 f303 	lsrgt.w	r3, r4, r3
 800684c:	bfd6      	itet	le
 800684e:	f1c3 0320 	rsble	r3, r3, #32
 8006852:	ea47 0003 	orrgt.w	r0, r7, r3
 8006856:	fa04 f003 	lslle.w	r0, r4, r3
 800685a:	f7f9 fe73 	bl	8000544 <__aeabi_ui2d>
 800685e:	2201      	movs	r2, #1
 8006860:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006864:	3e01      	subs	r6, #1
 8006866:	9212      	str	r2, [sp, #72]	@ 0x48
 8006868:	e776      	b.n	8006758 <_dtoa_r+0x100>
 800686a:	2301      	movs	r3, #1
 800686c:	e7b7      	b.n	80067de <_dtoa_r+0x186>
 800686e:	9010      	str	r0, [sp, #64]	@ 0x40
 8006870:	e7b6      	b.n	80067e0 <_dtoa_r+0x188>
 8006872:	9b00      	ldr	r3, [sp, #0]
 8006874:	1bdb      	subs	r3, r3, r7
 8006876:	9300      	str	r3, [sp, #0]
 8006878:	427b      	negs	r3, r7
 800687a:	9308      	str	r3, [sp, #32]
 800687c:	2300      	movs	r3, #0
 800687e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006880:	e7c3      	b.n	800680a <_dtoa_r+0x1b2>
 8006882:	2301      	movs	r3, #1
 8006884:	9309      	str	r3, [sp, #36]	@ 0x24
 8006886:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006888:	eb07 0b03 	add.w	fp, r7, r3
 800688c:	f10b 0301 	add.w	r3, fp, #1
 8006890:	2b01      	cmp	r3, #1
 8006892:	9303      	str	r3, [sp, #12]
 8006894:	bfb8      	it	lt
 8006896:	2301      	movlt	r3, #1
 8006898:	e006      	b.n	80068a8 <_dtoa_r+0x250>
 800689a:	2301      	movs	r3, #1
 800689c:	9309      	str	r3, [sp, #36]	@ 0x24
 800689e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	dd28      	ble.n	80068f6 <_dtoa_r+0x29e>
 80068a4:	469b      	mov	fp, r3
 80068a6:	9303      	str	r3, [sp, #12]
 80068a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80068ac:	2100      	movs	r1, #0
 80068ae:	2204      	movs	r2, #4
 80068b0:	f102 0514 	add.w	r5, r2, #20
 80068b4:	429d      	cmp	r5, r3
 80068b6:	d926      	bls.n	8006906 <_dtoa_r+0x2ae>
 80068b8:	6041      	str	r1, [r0, #4]
 80068ba:	4648      	mov	r0, r9
 80068bc:	f000 fd9c 	bl	80073f8 <_Balloc>
 80068c0:	4682      	mov	sl, r0
 80068c2:	2800      	cmp	r0, #0
 80068c4:	d142      	bne.n	800694c <_dtoa_r+0x2f4>
 80068c6:	4b1e      	ldr	r3, [pc, #120]	@ (8006940 <_dtoa_r+0x2e8>)
 80068c8:	4602      	mov	r2, r0
 80068ca:	f240 11af 	movw	r1, #431	@ 0x1af
 80068ce:	e6da      	b.n	8006686 <_dtoa_r+0x2e>
 80068d0:	2300      	movs	r3, #0
 80068d2:	e7e3      	b.n	800689c <_dtoa_r+0x244>
 80068d4:	2300      	movs	r3, #0
 80068d6:	e7d5      	b.n	8006884 <_dtoa_r+0x22c>
 80068d8:	2401      	movs	r4, #1
 80068da:	2300      	movs	r3, #0
 80068dc:	9307      	str	r3, [sp, #28]
 80068de:	9409      	str	r4, [sp, #36]	@ 0x24
 80068e0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80068e4:	2200      	movs	r2, #0
 80068e6:	f8cd b00c 	str.w	fp, [sp, #12]
 80068ea:	2312      	movs	r3, #18
 80068ec:	920c      	str	r2, [sp, #48]	@ 0x30
 80068ee:	e7db      	b.n	80068a8 <_dtoa_r+0x250>
 80068f0:	2301      	movs	r3, #1
 80068f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80068f4:	e7f4      	b.n	80068e0 <_dtoa_r+0x288>
 80068f6:	f04f 0b01 	mov.w	fp, #1
 80068fa:	f8cd b00c 	str.w	fp, [sp, #12]
 80068fe:	465b      	mov	r3, fp
 8006900:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006904:	e7d0      	b.n	80068a8 <_dtoa_r+0x250>
 8006906:	3101      	adds	r1, #1
 8006908:	0052      	lsls	r2, r2, #1
 800690a:	e7d1      	b.n	80068b0 <_dtoa_r+0x258>
 800690c:	f3af 8000 	nop.w
 8006910:	636f4361 	.word	0x636f4361
 8006914:	3fd287a7 	.word	0x3fd287a7
 8006918:	8b60c8b3 	.word	0x8b60c8b3
 800691c:	3fc68a28 	.word	0x3fc68a28
 8006920:	509f79fb 	.word	0x509f79fb
 8006924:	3fd34413 	.word	0x3fd34413
 8006928:	08008351 	.word	0x08008351
 800692c:	08008368 	.word	0x08008368
 8006930:	7ff00000 	.word	0x7ff00000
 8006934:	08008321 	.word	0x08008321
 8006938:	3ff80000 	.word	0x3ff80000
 800693c:	080084b8 	.word	0x080084b8
 8006940:	080083c0 	.word	0x080083c0
 8006944:	0800834d 	.word	0x0800834d
 8006948:	08008320 	.word	0x08008320
 800694c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006950:	6018      	str	r0, [r3, #0]
 8006952:	9b03      	ldr	r3, [sp, #12]
 8006954:	2b0e      	cmp	r3, #14
 8006956:	f200 80a1 	bhi.w	8006a9c <_dtoa_r+0x444>
 800695a:	2c00      	cmp	r4, #0
 800695c:	f000 809e 	beq.w	8006a9c <_dtoa_r+0x444>
 8006960:	2f00      	cmp	r7, #0
 8006962:	dd33      	ble.n	80069cc <_dtoa_r+0x374>
 8006964:	4b9c      	ldr	r3, [pc, #624]	@ (8006bd8 <_dtoa_r+0x580>)
 8006966:	f007 020f 	and.w	r2, r7, #15
 800696a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800696e:	ed93 7b00 	vldr	d7, [r3]
 8006972:	05f8      	lsls	r0, r7, #23
 8006974:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006978:	ea4f 1427 	mov.w	r4, r7, asr #4
 800697c:	d516      	bpl.n	80069ac <_dtoa_r+0x354>
 800697e:	4b97      	ldr	r3, [pc, #604]	@ (8006bdc <_dtoa_r+0x584>)
 8006980:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006984:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006988:	f7f9 ff80 	bl	800088c <__aeabi_ddiv>
 800698c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006990:	f004 040f 	and.w	r4, r4, #15
 8006994:	2603      	movs	r6, #3
 8006996:	4d91      	ldr	r5, [pc, #580]	@ (8006bdc <_dtoa_r+0x584>)
 8006998:	b954      	cbnz	r4, 80069b0 <_dtoa_r+0x358>
 800699a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800699e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069a2:	f7f9 ff73 	bl	800088c <__aeabi_ddiv>
 80069a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069aa:	e028      	b.n	80069fe <_dtoa_r+0x3a6>
 80069ac:	2602      	movs	r6, #2
 80069ae:	e7f2      	b.n	8006996 <_dtoa_r+0x33e>
 80069b0:	07e1      	lsls	r1, r4, #31
 80069b2:	d508      	bpl.n	80069c6 <_dtoa_r+0x36e>
 80069b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80069b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80069bc:	f7f9 fe3c 	bl	8000638 <__aeabi_dmul>
 80069c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80069c4:	3601      	adds	r6, #1
 80069c6:	1064      	asrs	r4, r4, #1
 80069c8:	3508      	adds	r5, #8
 80069ca:	e7e5      	b.n	8006998 <_dtoa_r+0x340>
 80069cc:	f000 80af 	beq.w	8006b2e <_dtoa_r+0x4d6>
 80069d0:	427c      	negs	r4, r7
 80069d2:	4b81      	ldr	r3, [pc, #516]	@ (8006bd8 <_dtoa_r+0x580>)
 80069d4:	4d81      	ldr	r5, [pc, #516]	@ (8006bdc <_dtoa_r+0x584>)
 80069d6:	f004 020f 	and.w	r2, r4, #15
 80069da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80069de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80069e6:	f7f9 fe27 	bl	8000638 <__aeabi_dmul>
 80069ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069ee:	1124      	asrs	r4, r4, #4
 80069f0:	2300      	movs	r3, #0
 80069f2:	2602      	movs	r6, #2
 80069f4:	2c00      	cmp	r4, #0
 80069f6:	f040 808f 	bne.w	8006b18 <_dtoa_r+0x4c0>
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d1d3      	bne.n	80069a6 <_dtoa_r+0x34e>
 80069fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006a00:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	f000 8094 	beq.w	8006b32 <_dtoa_r+0x4da>
 8006a0a:	4b75      	ldr	r3, [pc, #468]	@ (8006be0 <_dtoa_r+0x588>)
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	4620      	mov	r0, r4
 8006a10:	4629      	mov	r1, r5
 8006a12:	f7fa f883 	bl	8000b1c <__aeabi_dcmplt>
 8006a16:	2800      	cmp	r0, #0
 8006a18:	f000 808b 	beq.w	8006b32 <_dtoa_r+0x4da>
 8006a1c:	9b03      	ldr	r3, [sp, #12]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	f000 8087 	beq.w	8006b32 <_dtoa_r+0x4da>
 8006a24:	f1bb 0f00 	cmp.w	fp, #0
 8006a28:	dd34      	ble.n	8006a94 <_dtoa_r+0x43c>
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	4b6d      	ldr	r3, [pc, #436]	@ (8006be4 <_dtoa_r+0x58c>)
 8006a2e:	2200      	movs	r2, #0
 8006a30:	4629      	mov	r1, r5
 8006a32:	f7f9 fe01 	bl	8000638 <__aeabi_dmul>
 8006a36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a3a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8006a3e:	3601      	adds	r6, #1
 8006a40:	465c      	mov	r4, fp
 8006a42:	4630      	mov	r0, r6
 8006a44:	f7f9 fd8e 	bl	8000564 <__aeabi_i2d>
 8006a48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a4c:	f7f9 fdf4 	bl	8000638 <__aeabi_dmul>
 8006a50:	4b65      	ldr	r3, [pc, #404]	@ (8006be8 <_dtoa_r+0x590>)
 8006a52:	2200      	movs	r2, #0
 8006a54:	f7f9 fc3a 	bl	80002cc <__adddf3>
 8006a58:	4605      	mov	r5, r0
 8006a5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006a5e:	2c00      	cmp	r4, #0
 8006a60:	d16a      	bne.n	8006b38 <_dtoa_r+0x4e0>
 8006a62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a66:	4b61      	ldr	r3, [pc, #388]	@ (8006bec <_dtoa_r+0x594>)
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f7f9 fc2d 	bl	80002c8 <__aeabi_dsub>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	460b      	mov	r3, r1
 8006a72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006a76:	462a      	mov	r2, r5
 8006a78:	4633      	mov	r3, r6
 8006a7a:	f7fa f86d 	bl	8000b58 <__aeabi_dcmpgt>
 8006a7e:	2800      	cmp	r0, #0
 8006a80:	f040 8298 	bne.w	8006fb4 <_dtoa_r+0x95c>
 8006a84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a88:	462a      	mov	r2, r5
 8006a8a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006a8e:	f7fa f845 	bl	8000b1c <__aeabi_dcmplt>
 8006a92:	bb38      	cbnz	r0, 8006ae4 <_dtoa_r+0x48c>
 8006a94:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006a98:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006a9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	f2c0 8157 	blt.w	8006d52 <_dtoa_r+0x6fa>
 8006aa4:	2f0e      	cmp	r7, #14
 8006aa6:	f300 8154 	bgt.w	8006d52 <_dtoa_r+0x6fa>
 8006aaa:	4b4b      	ldr	r3, [pc, #300]	@ (8006bd8 <_dtoa_r+0x580>)
 8006aac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006ab0:	ed93 7b00 	vldr	d7, [r3]
 8006ab4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	ed8d 7b00 	vstr	d7, [sp]
 8006abc:	f280 80e5 	bge.w	8006c8a <_dtoa_r+0x632>
 8006ac0:	9b03      	ldr	r3, [sp, #12]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	f300 80e1 	bgt.w	8006c8a <_dtoa_r+0x632>
 8006ac8:	d10c      	bne.n	8006ae4 <_dtoa_r+0x48c>
 8006aca:	4b48      	ldr	r3, [pc, #288]	@ (8006bec <_dtoa_r+0x594>)
 8006acc:	2200      	movs	r2, #0
 8006ace:	ec51 0b17 	vmov	r0, r1, d7
 8006ad2:	f7f9 fdb1 	bl	8000638 <__aeabi_dmul>
 8006ad6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ada:	f7fa f833 	bl	8000b44 <__aeabi_dcmpge>
 8006ade:	2800      	cmp	r0, #0
 8006ae0:	f000 8266 	beq.w	8006fb0 <_dtoa_r+0x958>
 8006ae4:	2400      	movs	r4, #0
 8006ae6:	4625      	mov	r5, r4
 8006ae8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006aea:	4656      	mov	r6, sl
 8006aec:	ea6f 0803 	mvn.w	r8, r3
 8006af0:	2700      	movs	r7, #0
 8006af2:	4621      	mov	r1, r4
 8006af4:	4648      	mov	r0, r9
 8006af6:	f000 fcbf 	bl	8007478 <_Bfree>
 8006afa:	2d00      	cmp	r5, #0
 8006afc:	f000 80bd 	beq.w	8006c7a <_dtoa_r+0x622>
 8006b00:	b12f      	cbz	r7, 8006b0e <_dtoa_r+0x4b6>
 8006b02:	42af      	cmp	r7, r5
 8006b04:	d003      	beq.n	8006b0e <_dtoa_r+0x4b6>
 8006b06:	4639      	mov	r1, r7
 8006b08:	4648      	mov	r0, r9
 8006b0a:	f000 fcb5 	bl	8007478 <_Bfree>
 8006b0e:	4629      	mov	r1, r5
 8006b10:	4648      	mov	r0, r9
 8006b12:	f000 fcb1 	bl	8007478 <_Bfree>
 8006b16:	e0b0      	b.n	8006c7a <_dtoa_r+0x622>
 8006b18:	07e2      	lsls	r2, r4, #31
 8006b1a:	d505      	bpl.n	8006b28 <_dtoa_r+0x4d0>
 8006b1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006b20:	f7f9 fd8a 	bl	8000638 <__aeabi_dmul>
 8006b24:	3601      	adds	r6, #1
 8006b26:	2301      	movs	r3, #1
 8006b28:	1064      	asrs	r4, r4, #1
 8006b2a:	3508      	adds	r5, #8
 8006b2c:	e762      	b.n	80069f4 <_dtoa_r+0x39c>
 8006b2e:	2602      	movs	r6, #2
 8006b30:	e765      	b.n	80069fe <_dtoa_r+0x3a6>
 8006b32:	9c03      	ldr	r4, [sp, #12]
 8006b34:	46b8      	mov	r8, r7
 8006b36:	e784      	b.n	8006a42 <_dtoa_r+0x3ea>
 8006b38:	4b27      	ldr	r3, [pc, #156]	@ (8006bd8 <_dtoa_r+0x580>)
 8006b3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006b3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006b40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006b44:	4454      	add	r4, sl
 8006b46:	2900      	cmp	r1, #0
 8006b48:	d054      	beq.n	8006bf4 <_dtoa_r+0x59c>
 8006b4a:	4929      	ldr	r1, [pc, #164]	@ (8006bf0 <_dtoa_r+0x598>)
 8006b4c:	2000      	movs	r0, #0
 8006b4e:	f7f9 fe9d 	bl	800088c <__aeabi_ddiv>
 8006b52:	4633      	mov	r3, r6
 8006b54:	462a      	mov	r2, r5
 8006b56:	f7f9 fbb7 	bl	80002c8 <__aeabi_dsub>
 8006b5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006b5e:	4656      	mov	r6, sl
 8006b60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b64:	f7fa f818 	bl	8000b98 <__aeabi_d2iz>
 8006b68:	4605      	mov	r5, r0
 8006b6a:	f7f9 fcfb 	bl	8000564 <__aeabi_i2d>
 8006b6e:	4602      	mov	r2, r0
 8006b70:	460b      	mov	r3, r1
 8006b72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b76:	f7f9 fba7 	bl	80002c8 <__aeabi_dsub>
 8006b7a:	3530      	adds	r5, #48	@ 0x30
 8006b7c:	4602      	mov	r2, r0
 8006b7e:	460b      	mov	r3, r1
 8006b80:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b84:	f806 5b01 	strb.w	r5, [r6], #1
 8006b88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006b8c:	f7f9 ffc6 	bl	8000b1c <__aeabi_dcmplt>
 8006b90:	2800      	cmp	r0, #0
 8006b92:	d172      	bne.n	8006c7a <_dtoa_r+0x622>
 8006b94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b98:	4911      	ldr	r1, [pc, #68]	@ (8006be0 <_dtoa_r+0x588>)
 8006b9a:	2000      	movs	r0, #0
 8006b9c:	f7f9 fb94 	bl	80002c8 <__aeabi_dsub>
 8006ba0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006ba4:	f7f9 ffba 	bl	8000b1c <__aeabi_dcmplt>
 8006ba8:	2800      	cmp	r0, #0
 8006baa:	f040 80b4 	bne.w	8006d16 <_dtoa_r+0x6be>
 8006bae:	42a6      	cmp	r6, r4
 8006bb0:	f43f af70 	beq.w	8006a94 <_dtoa_r+0x43c>
 8006bb4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8006be4 <_dtoa_r+0x58c>)
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f7f9 fd3c 	bl	8000638 <__aeabi_dmul>
 8006bc0:	4b08      	ldr	r3, [pc, #32]	@ (8006be4 <_dtoa_r+0x58c>)
 8006bc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006bcc:	f7f9 fd34 	bl	8000638 <__aeabi_dmul>
 8006bd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006bd4:	e7c4      	b.n	8006b60 <_dtoa_r+0x508>
 8006bd6:	bf00      	nop
 8006bd8:	080084b8 	.word	0x080084b8
 8006bdc:	08008490 	.word	0x08008490
 8006be0:	3ff00000 	.word	0x3ff00000
 8006be4:	40240000 	.word	0x40240000
 8006be8:	401c0000 	.word	0x401c0000
 8006bec:	40140000 	.word	0x40140000
 8006bf0:	3fe00000 	.word	0x3fe00000
 8006bf4:	4631      	mov	r1, r6
 8006bf6:	4628      	mov	r0, r5
 8006bf8:	f7f9 fd1e 	bl	8000638 <__aeabi_dmul>
 8006bfc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006c00:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006c02:	4656      	mov	r6, sl
 8006c04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c08:	f7f9 ffc6 	bl	8000b98 <__aeabi_d2iz>
 8006c0c:	4605      	mov	r5, r0
 8006c0e:	f7f9 fca9 	bl	8000564 <__aeabi_i2d>
 8006c12:	4602      	mov	r2, r0
 8006c14:	460b      	mov	r3, r1
 8006c16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c1a:	f7f9 fb55 	bl	80002c8 <__aeabi_dsub>
 8006c1e:	3530      	adds	r5, #48	@ 0x30
 8006c20:	f806 5b01 	strb.w	r5, [r6], #1
 8006c24:	4602      	mov	r2, r0
 8006c26:	460b      	mov	r3, r1
 8006c28:	42a6      	cmp	r6, r4
 8006c2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006c2e:	f04f 0200 	mov.w	r2, #0
 8006c32:	d124      	bne.n	8006c7e <_dtoa_r+0x626>
 8006c34:	4baf      	ldr	r3, [pc, #700]	@ (8006ef4 <_dtoa_r+0x89c>)
 8006c36:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006c3a:	f7f9 fb47 	bl	80002cc <__adddf3>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	460b      	mov	r3, r1
 8006c42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c46:	f7f9 ff87 	bl	8000b58 <__aeabi_dcmpgt>
 8006c4a:	2800      	cmp	r0, #0
 8006c4c:	d163      	bne.n	8006d16 <_dtoa_r+0x6be>
 8006c4e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006c52:	49a8      	ldr	r1, [pc, #672]	@ (8006ef4 <_dtoa_r+0x89c>)
 8006c54:	2000      	movs	r0, #0
 8006c56:	f7f9 fb37 	bl	80002c8 <__aeabi_dsub>
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	460b      	mov	r3, r1
 8006c5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c62:	f7f9 ff5b 	bl	8000b1c <__aeabi_dcmplt>
 8006c66:	2800      	cmp	r0, #0
 8006c68:	f43f af14 	beq.w	8006a94 <_dtoa_r+0x43c>
 8006c6c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006c6e:	1e73      	subs	r3, r6, #1
 8006c70:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006c72:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006c76:	2b30      	cmp	r3, #48	@ 0x30
 8006c78:	d0f8      	beq.n	8006c6c <_dtoa_r+0x614>
 8006c7a:	4647      	mov	r7, r8
 8006c7c:	e03b      	b.n	8006cf6 <_dtoa_r+0x69e>
 8006c7e:	4b9e      	ldr	r3, [pc, #632]	@ (8006ef8 <_dtoa_r+0x8a0>)
 8006c80:	f7f9 fcda 	bl	8000638 <__aeabi_dmul>
 8006c84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c88:	e7bc      	b.n	8006c04 <_dtoa_r+0x5ac>
 8006c8a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006c8e:	4656      	mov	r6, sl
 8006c90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c94:	4620      	mov	r0, r4
 8006c96:	4629      	mov	r1, r5
 8006c98:	f7f9 fdf8 	bl	800088c <__aeabi_ddiv>
 8006c9c:	f7f9 ff7c 	bl	8000b98 <__aeabi_d2iz>
 8006ca0:	4680      	mov	r8, r0
 8006ca2:	f7f9 fc5f 	bl	8000564 <__aeabi_i2d>
 8006ca6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006caa:	f7f9 fcc5 	bl	8000638 <__aeabi_dmul>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	460b      	mov	r3, r1
 8006cb2:	4620      	mov	r0, r4
 8006cb4:	4629      	mov	r1, r5
 8006cb6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006cba:	f7f9 fb05 	bl	80002c8 <__aeabi_dsub>
 8006cbe:	f806 4b01 	strb.w	r4, [r6], #1
 8006cc2:	9d03      	ldr	r5, [sp, #12]
 8006cc4:	eba6 040a 	sub.w	r4, r6, sl
 8006cc8:	42a5      	cmp	r5, r4
 8006cca:	4602      	mov	r2, r0
 8006ccc:	460b      	mov	r3, r1
 8006cce:	d133      	bne.n	8006d38 <_dtoa_r+0x6e0>
 8006cd0:	f7f9 fafc 	bl	80002cc <__adddf3>
 8006cd4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006cd8:	4604      	mov	r4, r0
 8006cda:	460d      	mov	r5, r1
 8006cdc:	f7f9 ff3c 	bl	8000b58 <__aeabi_dcmpgt>
 8006ce0:	b9c0      	cbnz	r0, 8006d14 <_dtoa_r+0x6bc>
 8006ce2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ce6:	4620      	mov	r0, r4
 8006ce8:	4629      	mov	r1, r5
 8006cea:	f7f9 ff0d 	bl	8000b08 <__aeabi_dcmpeq>
 8006cee:	b110      	cbz	r0, 8006cf6 <_dtoa_r+0x69e>
 8006cf0:	f018 0f01 	tst.w	r8, #1
 8006cf4:	d10e      	bne.n	8006d14 <_dtoa_r+0x6bc>
 8006cf6:	9902      	ldr	r1, [sp, #8]
 8006cf8:	4648      	mov	r0, r9
 8006cfa:	f000 fbbd 	bl	8007478 <_Bfree>
 8006cfe:	2300      	movs	r3, #0
 8006d00:	7033      	strb	r3, [r6, #0]
 8006d02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006d04:	3701      	adds	r7, #1
 8006d06:	601f      	str	r7, [r3, #0]
 8006d08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	f000 824b 	beq.w	80071a6 <_dtoa_r+0xb4e>
 8006d10:	601e      	str	r6, [r3, #0]
 8006d12:	e248      	b.n	80071a6 <_dtoa_r+0xb4e>
 8006d14:	46b8      	mov	r8, r7
 8006d16:	4633      	mov	r3, r6
 8006d18:	461e      	mov	r6, r3
 8006d1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d1e:	2a39      	cmp	r2, #57	@ 0x39
 8006d20:	d106      	bne.n	8006d30 <_dtoa_r+0x6d8>
 8006d22:	459a      	cmp	sl, r3
 8006d24:	d1f8      	bne.n	8006d18 <_dtoa_r+0x6c0>
 8006d26:	2230      	movs	r2, #48	@ 0x30
 8006d28:	f108 0801 	add.w	r8, r8, #1
 8006d2c:	f88a 2000 	strb.w	r2, [sl]
 8006d30:	781a      	ldrb	r2, [r3, #0]
 8006d32:	3201      	adds	r2, #1
 8006d34:	701a      	strb	r2, [r3, #0]
 8006d36:	e7a0      	b.n	8006c7a <_dtoa_r+0x622>
 8006d38:	4b6f      	ldr	r3, [pc, #444]	@ (8006ef8 <_dtoa_r+0x8a0>)
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f7f9 fc7c 	bl	8000638 <__aeabi_dmul>
 8006d40:	2200      	movs	r2, #0
 8006d42:	2300      	movs	r3, #0
 8006d44:	4604      	mov	r4, r0
 8006d46:	460d      	mov	r5, r1
 8006d48:	f7f9 fede 	bl	8000b08 <__aeabi_dcmpeq>
 8006d4c:	2800      	cmp	r0, #0
 8006d4e:	d09f      	beq.n	8006c90 <_dtoa_r+0x638>
 8006d50:	e7d1      	b.n	8006cf6 <_dtoa_r+0x69e>
 8006d52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d54:	2a00      	cmp	r2, #0
 8006d56:	f000 80ea 	beq.w	8006f2e <_dtoa_r+0x8d6>
 8006d5a:	9a07      	ldr	r2, [sp, #28]
 8006d5c:	2a01      	cmp	r2, #1
 8006d5e:	f300 80cd 	bgt.w	8006efc <_dtoa_r+0x8a4>
 8006d62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006d64:	2a00      	cmp	r2, #0
 8006d66:	f000 80c1 	beq.w	8006eec <_dtoa_r+0x894>
 8006d6a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006d6e:	9c08      	ldr	r4, [sp, #32]
 8006d70:	9e00      	ldr	r6, [sp, #0]
 8006d72:	9a00      	ldr	r2, [sp, #0]
 8006d74:	441a      	add	r2, r3
 8006d76:	9200      	str	r2, [sp, #0]
 8006d78:	9a06      	ldr	r2, [sp, #24]
 8006d7a:	2101      	movs	r1, #1
 8006d7c:	441a      	add	r2, r3
 8006d7e:	4648      	mov	r0, r9
 8006d80:	9206      	str	r2, [sp, #24]
 8006d82:	f000 fc2d 	bl	80075e0 <__i2b>
 8006d86:	4605      	mov	r5, r0
 8006d88:	b166      	cbz	r6, 8006da4 <_dtoa_r+0x74c>
 8006d8a:	9b06      	ldr	r3, [sp, #24]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	dd09      	ble.n	8006da4 <_dtoa_r+0x74c>
 8006d90:	42b3      	cmp	r3, r6
 8006d92:	9a00      	ldr	r2, [sp, #0]
 8006d94:	bfa8      	it	ge
 8006d96:	4633      	movge	r3, r6
 8006d98:	1ad2      	subs	r2, r2, r3
 8006d9a:	9200      	str	r2, [sp, #0]
 8006d9c:	9a06      	ldr	r2, [sp, #24]
 8006d9e:	1af6      	subs	r6, r6, r3
 8006da0:	1ad3      	subs	r3, r2, r3
 8006da2:	9306      	str	r3, [sp, #24]
 8006da4:	9b08      	ldr	r3, [sp, #32]
 8006da6:	b30b      	cbz	r3, 8006dec <_dtoa_r+0x794>
 8006da8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	f000 80c6 	beq.w	8006f3c <_dtoa_r+0x8e4>
 8006db0:	2c00      	cmp	r4, #0
 8006db2:	f000 80c0 	beq.w	8006f36 <_dtoa_r+0x8de>
 8006db6:	4629      	mov	r1, r5
 8006db8:	4622      	mov	r2, r4
 8006dba:	4648      	mov	r0, r9
 8006dbc:	f000 fcc8 	bl	8007750 <__pow5mult>
 8006dc0:	9a02      	ldr	r2, [sp, #8]
 8006dc2:	4601      	mov	r1, r0
 8006dc4:	4605      	mov	r5, r0
 8006dc6:	4648      	mov	r0, r9
 8006dc8:	f000 fc20 	bl	800760c <__multiply>
 8006dcc:	9902      	ldr	r1, [sp, #8]
 8006dce:	4680      	mov	r8, r0
 8006dd0:	4648      	mov	r0, r9
 8006dd2:	f000 fb51 	bl	8007478 <_Bfree>
 8006dd6:	9b08      	ldr	r3, [sp, #32]
 8006dd8:	1b1b      	subs	r3, r3, r4
 8006dda:	9308      	str	r3, [sp, #32]
 8006ddc:	f000 80b1 	beq.w	8006f42 <_dtoa_r+0x8ea>
 8006de0:	9a08      	ldr	r2, [sp, #32]
 8006de2:	4641      	mov	r1, r8
 8006de4:	4648      	mov	r0, r9
 8006de6:	f000 fcb3 	bl	8007750 <__pow5mult>
 8006dea:	9002      	str	r0, [sp, #8]
 8006dec:	2101      	movs	r1, #1
 8006dee:	4648      	mov	r0, r9
 8006df0:	f000 fbf6 	bl	80075e0 <__i2b>
 8006df4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006df6:	4604      	mov	r4, r0
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	f000 81d8 	beq.w	80071ae <_dtoa_r+0xb56>
 8006dfe:	461a      	mov	r2, r3
 8006e00:	4601      	mov	r1, r0
 8006e02:	4648      	mov	r0, r9
 8006e04:	f000 fca4 	bl	8007750 <__pow5mult>
 8006e08:	9b07      	ldr	r3, [sp, #28]
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	4604      	mov	r4, r0
 8006e0e:	f300 809f 	bgt.w	8006f50 <_dtoa_r+0x8f8>
 8006e12:	9b04      	ldr	r3, [sp, #16]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	f040 8097 	bne.w	8006f48 <_dtoa_r+0x8f0>
 8006e1a:	9b05      	ldr	r3, [sp, #20]
 8006e1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	f040 8093 	bne.w	8006f4c <_dtoa_r+0x8f4>
 8006e26:	9b05      	ldr	r3, [sp, #20]
 8006e28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006e2c:	0d1b      	lsrs	r3, r3, #20
 8006e2e:	051b      	lsls	r3, r3, #20
 8006e30:	b133      	cbz	r3, 8006e40 <_dtoa_r+0x7e8>
 8006e32:	9b00      	ldr	r3, [sp, #0]
 8006e34:	3301      	adds	r3, #1
 8006e36:	9300      	str	r3, [sp, #0]
 8006e38:	9b06      	ldr	r3, [sp, #24]
 8006e3a:	3301      	adds	r3, #1
 8006e3c:	9306      	str	r3, [sp, #24]
 8006e3e:	2301      	movs	r3, #1
 8006e40:	9308      	str	r3, [sp, #32]
 8006e42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	f000 81b8 	beq.w	80071ba <_dtoa_r+0xb62>
 8006e4a:	6923      	ldr	r3, [r4, #16]
 8006e4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006e50:	6918      	ldr	r0, [r3, #16]
 8006e52:	f000 fb79 	bl	8007548 <__hi0bits>
 8006e56:	f1c0 0020 	rsb	r0, r0, #32
 8006e5a:	9b06      	ldr	r3, [sp, #24]
 8006e5c:	4418      	add	r0, r3
 8006e5e:	f010 001f 	ands.w	r0, r0, #31
 8006e62:	f000 8082 	beq.w	8006f6a <_dtoa_r+0x912>
 8006e66:	f1c0 0320 	rsb	r3, r0, #32
 8006e6a:	2b04      	cmp	r3, #4
 8006e6c:	dd73      	ble.n	8006f56 <_dtoa_r+0x8fe>
 8006e6e:	9b00      	ldr	r3, [sp, #0]
 8006e70:	f1c0 001c 	rsb	r0, r0, #28
 8006e74:	4403      	add	r3, r0
 8006e76:	9300      	str	r3, [sp, #0]
 8006e78:	9b06      	ldr	r3, [sp, #24]
 8006e7a:	4403      	add	r3, r0
 8006e7c:	4406      	add	r6, r0
 8006e7e:	9306      	str	r3, [sp, #24]
 8006e80:	9b00      	ldr	r3, [sp, #0]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	dd05      	ble.n	8006e92 <_dtoa_r+0x83a>
 8006e86:	9902      	ldr	r1, [sp, #8]
 8006e88:	461a      	mov	r2, r3
 8006e8a:	4648      	mov	r0, r9
 8006e8c:	f000 fcba 	bl	8007804 <__lshift>
 8006e90:	9002      	str	r0, [sp, #8]
 8006e92:	9b06      	ldr	r3, [sp, #24]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	dd05      	ble.n	8006ea4 <_dtoa_r+0x84c>
 8006e98:	4621      	mov	r1, r4
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	4648      	mov	r0, r9
 8006e9e:	f000 fcb1 	bl	8007804 <__lshift>
 8006ea2:	4604      	mov	r4, r0
 8006ea4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d061      	beq.n	8006f6e <_dtoa_r+0x916>
 8006eaa:	9802      	ldr	r0, [sp, #8]
 8006eac:	4621      	mov	r1, r4
 8006eae:	f000 fd15 	bl	80078dc <__mcmp>
 8006eb2:	2800      	cmp	r0, #0
 8006eb4:	da5b      	bge.n	8006f6e <_dtoa_r+0x916>
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	9902      	ldr	r1, [sp, #8]
 8006eba:	220a      	movs	r2, #10
 8006ebc:	4648      	mov	r0, r9
 8006ebe:	f000 fafd 	bl	80074bc <__multadd>
 8006ec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ec4:	9002      	str	r0, [sp, #8]
 8006ec6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	f000 8177 	beq.w	80071be <_dtoa_r+0xb66>
 8006ed0:	4629      	mov	r1, r5
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	220a      	movs	r2, #10
 8006ed6:	4648      	mov	r0, r9
 8006ed8:	f000 faf0 	bl	80074bc <__multadd>
 8006edc:	f1bb 0f00 	cmp.w	fp, #0
 8006ee0:	4605      	mov	r5, r0
 8006ee2:	dc6f      	bgt.n	8006fc4 <_dtoa_r+0x96c>
 8006ee4:	9b07      	ldr	r3, [sp, #28]
 8006ee6:	2b02      	cmp	r3, #2
 8006ee8:	dc49      	bgt.n	8006f7e <_dtoa_r+0x926>
 8006eea:	e06b      	b.n	8006fc4 <_dtoa_r+0x96c>
 8006eec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006eee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006ef2:	e73c      	b.n	8006d6e <_dtoa_r+0x716>
 8006ef4:	3fe00000 	.word	0x3fe00000
 8006ef8:	40240000 	.word	0x40240000
 8006efc:	9b03      	ldr	r3, [sp, #12]
 8006efe:	1e5c      	subs	r4, r3, #1
 8006f00:	9b08      	ldr	r3, [sp, #32]
 8006f02:	42a3      	cmp	r3, r4
 8006f04:	db09      	blt.n	8006f1a <_dtoa_r+0x8c2>
 8006f06:	1b1c      	subs	r4, r3, r4
 8006f08:	9b03      	ldr	r3, [sp, #12]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	f6bf af30 	bge.w	8006d70 <_dtoa_r+0x718>
 8006f10:	9b00      	ldr	r3, [sp, #0]
 8006f12:	9a03      	ldr	r2, [sp, #12]
 8006f14:	1a9e      	subs	r6, r3, r2
 8006f16:	2300      	movs	r3, #0
 8006f18:	e72b      	b.n	8006d72 <_dtoa_r+0x71a>
 8006f1a:	9b08      	ldr	r3, [sp, #32]
 8006f1c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f1e:	9408      	str	r4, [sp, #32]
 8006f20:	1ae3      	subs	r3, r4, r3
 8006f22:	441a      	add	r2, r3
 8006f24:	9e00      	ldr	r6, [sp, #0]
 8006f26:	9b03      	ldr	r3, [sp, #12]
 8006f28:	920d      	str	r2, [sp, #52]	@ 0x34
 8006f2a:	2400      	movs	r4, #0
 8006f2c:	e721      	b.n	8006d72 <_dtoa_r+0x71a>
 8006f2e:	9c08      	ldr	r4, [sp, #32]
 8006f30:	9e00      	ldr	r6, [sp, #0]
 8006f32:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006f34:	e728      	b.n	8006d88 <_dtoa_r+0x730>
 8006f36:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006f3a:	e751      	b.n	8006de0 <_dtoa_r+0x788>
 8006f3c:	9a08      	ldr	r2, [sp, #32]
 8006f3e:	9902      	ldr	r1, [sp, #8]
 8006f40:	e750      	b.n	8006de4 <_dtoa_r+0x78c>
 8006f42:	f8cd 8008 	str.w	r8, [sp, #8]
 8006f46:	e751      	b.n	8006dec <_dtoa_r+0x794>
 8006f48:	2300      	movs	r3, #0
 8006f4a:	e779      	b.n	8006e40 <_dtoa_r+0x7e8>
 8006f4c:	9b04      	ldr	r3, [sp, #16]
 8006f4e:	e777      	b.n	8006e40 <_dtoa_r+0x7e8>
 8006f50:	2300      	movs	r3, #0
 8006f52:	9308      	str	r3, [sp, #32]
 8006f54:	e779      	b.n	8006e4a <_dtoa_r+0x7f2>
 8006f56:	d093      	beq.n	8006e80 <_dtoa_r+0x828>
 8006f58:	9a00      	ldr	r2, [sp, #0]
 8006f5a:	331c      	adds	r3, #28
 8006f5c:	441a      	add	r2, r3
 8006f5e:	9200      	str	r2, [sp, #0]
 8006f60:	9a06      	ldr	r2, [sp, #24]
 8006f62:	441a      	add	r2, r3
 8006f64:	441e      	add	r6, r3
 8006f66:	9206      	str	r2, [sp, #24]
 8006f68:	e78a      	b.n	8006e80 <_dtoa_r+0x828>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	e7f4      	b.n	8006f58 <_dtoa_r+0x900>
 8006f6e:	9b03      	ldr	r3, [sp, #12]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	46b8      	mov	r8, r7
 8006f74:	dc20      	bgt.n	8006fb8 <_dtoa_r+0x960>
 8006f76:	469b      	mov	fp, r3
 8006f78:	9b07      	ldr	r3, [sp, #28]
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	dd1e      	ble.n	8006fbc <_dtoa_r+0x964>
 8006f7e:	f1bb 0f00 	cmp.w	fp, #0
 8006f82:	f47f adb1 	bne.w	8006ae8 <_dtoa_r+0x490>
 8006f86:	4621      	mov	r1, r4
 8006f88:	465b      	mov	r3, fp
 8006f8a:	2205      	movs	r2, #5
 8006f8c:	4648      	mov	r0, r9
 8006f8e:	f000 fa95 	bl	80074bc <__multadd>
 8006f92:	4601      	mov	r1, r0
 8006f94:	4604      	mov	r4, r0
 8006f96:	9802      	ldr	r0, [sp, #8]
 8006f98:	f000 fca0 	bl	80078dc <__mcmp>
 8006f9c:	2800      	cmp	r0, #0
 8006f9e:	f77f ada3 	ble.w	8006ae8 <_dtoa_r+0x490>
 8006fa2:	4656      	mov	r6, sl
 8006fa4:	2331      	movs	r3, #49	@ 0x31
 8006fa6:	f806 3b01 	strb.w	r3, [r6], #1
 8006faa:	f108 0801 	add.w	r8, r8, #1
 8006fae:	e59f      	b.n	8006af0 <_dtoa_r+0x498>
 8006fb0:	9c03      	ldr	r4, [sp, #12]
 8006fb2:	46b8      	mov	r8, r7
 8006fb4:	4625      	mov	r5, r4
 8006fb6:	e7f4      	b.n	8006fa2 <_dtoa_r+0x94a>
 8006fb8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006fbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	f000 8101 	beq.w	80071c6 <_dtoa_r+0xb6e>
 8006fc4:	2e00      	cmp	r6, #0
 8006fc6:	dd05      	ble.n	8006fd4 <_dtoa_r+0x97c>
 8006fc8:	4629      	mov	r1, r5
 8006fca:	4632      	mov	r2, r6
 8006fcc:	4648      	mov	r0, r9
 8006fce:	f000 fc19 	bl	8007804 <__lshift>
 8006fd2:	4605      	mov	r5, r0
 8006fd4:	9b08      	ldr	r3, [sp, #32]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d05c      	beq.n	8007094 <_dtoa_r+0xa3c>
 8006fda:	6869      	ldr	r1, [r5, #4]
 8006fdc:	4648      	mov	r0, r9
 8006fde:	f000 fa0b 	bl	80073f8 <_Balloc>
 8006fe2:	4606      	mov	r6, r0
 8006fe4:	b928      	cbnz	r0, 8006ff2 <_dtoa_r+0x99a>
 8006fe6:	4b82      	ldr	r3, [pc, #520]	@ (80071f0 <_dtoa_r+0xb98>)
 8006fe8:	4602      	mov	r2, r0
 8006fea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006fee:	f7ff bb4a 	b.w	8006686 <_dtoa_r+0x2e>
 8006ff2:	692a      	ldr	r2, [r5, #16]
 8006ff4:	3202      	adds	r2, #2
 8006ff6:	0092      	lsls	r2, r2, #2
 8006ff8:	f105 010c 	add.w	r1, r5, #12
 8006ffc:	300c      	adds	r0, #12
 8006ffe:	f001 f807 	bl	8008010 <memcpy>
 8007002:	2201      	movs	r2, #1
 8007004:	4631      	mov	r1, r6
 8007006:	4648      	mov	r0, r9
 8007008:	f000 fbfc 	bl	8007804 <__lshift>
 800700c:	f10a 0301 	add.w	r3, sl, #1
 8007010:	9300      	str	r3, [sp, #0]
 8007012:	eb0a 030b 	add.w	r3, sl, fp
 8007016:	9308      	str	r3, [sp, #32]
 8007018:	9b04      	ldr	r3, [sp, #16]
 800701a:	f003 0301 	and.w	r3, r3, #1
 800701e:	462f      	mov	r7, r5
 8007020:	9306      	str	r3, [sp, #24]
 8007022:	4605      	mov	r5, r0
 8007024:	9b00      	ldr	r3, [sp, #0]
 8007026:	9802      	ldr	r0, [sp, #8]
 8007028:	4621      	mov	r1, r4
 800702a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800702e:	f7ff fa88 	bl	8006542 <quorem>
 8007032:	4603      	mov	r3, r0
 8007034:	3330      	adds	r3, #48	@ 0x30
 8007036:	9003      	str	r0, [sp, #12]
 8007038:	4639      	mov	r1, r7
 800703a:	9802      	ldr	r0, [sp, #8]
 800703c:	9309      	str	r3, [sp, #36]	@ 0x24
 800703e:	f000 fc4d 	bl	80078dc <__mcmp>
 8007042:	462a      	mov	r2, r5
 8007044:	9004      	str	r0, [sp, #16]
 8007046:	4621      	mov	r1, r4
 8007048:	4648      	mov	r0, r9
 800704a:	f000 fc63 	bl	8007914 <__mdiff>
 800704e:	68c2      	ldr	r2, [r0, #12]
 8007050:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007052:	4606      	mov	r6, r0
 8007054:	bb02      	cbnz	r2, 8007098 <_dtoa_r+0xa40>
 8007056:	4601      	mov	r1, r0
 8007058:	9802      	ldr	r0, [sp, #8]
 800705a:	f000 fc3f 	bl	80078dc <__mcmp>
 800705e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007060:	4602      	mov	r2, r0
 8007062:	4631      	mov	r1, r6
 8007064:	4648      	mov	r0, r9
 8007066:	920c      	str	r2, [sp, #48]	@ 0x30
 8007068:	9309      	str	r3, [sp, #36]	@ 0x24
 800706a:	f000 fa05 	bl	8007478 <_Bfree>
 800706e:	9b07      	ldr	r3, [sp, #28]
 8007070:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007072:	9e00      	ldr	r6, [sp, #0]
 8007074:	ea42 0103 	orr.w	r1, r2, r3
 8007078:	9b06      	ldr	r3, [sp, #24]
 800707a:	4319      	orrs	r1, r3
 800707c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800707e:	d10d      	bne.n	800709c <_dtoa_r+0xa44>
 8007080:	2b39      	cmp	r3, #57	@ 0x39
 8007082:	d027      	beq.n	80070d4 <_dtoa_r+0xa7c>
 8007084:	9a04      	ldr	r2, [sp, #16]
 8007086:	2a00      	cmp	r2, #0
 8007088:	dd01      	ble.n	800708e <_dtoa_r+0xa36>
 800708a:	9b03      	ldr	r3, [sp, #12]
 800708c:	3331      	adds	r3, #49	@ 0x31
 800708e:	f88b 3000 	strb.w	r3, [fp]
 8007092:	e52e      	b.n	8006af2 <_dtoa_r+0x49a>
 8007094:	4628      	mov	r0, r5
 8007096:	e7b9      	b.n	800700c <_dtoa_r+0x9b4>
 8007098:	2201      	movs	r2, #1
 800709a:	e7e2      	b.n	8007062 <_dtoa_r+0xa0a>
 800709c:	9904      	ldr	r1, [sp, #16]
 800709e:	2900      	cmp	r1, #0
 80070a0:	db04      	blt.n	80070ac <_dtoa_r+0xa54>
 80070a2:	9807      	ldr	r0, [sp, #28]
 80070a4:	4301      	orrs	r1, r0
 80070a6:	9806      	ldr	r0, [sp, #24]
 80070a8:	4301      	orrs	r1, r0
 80070aa:	d120      	bne.n	80070ee <_dtoa_r+0xa96>
 80070ac:	2a00      	cmp	r2, #0
 80070ae:	ddee      	ble.n	800708e <_dtoa_r+0xa36>
 80070b0:	9902      	ldr	r1, [sp, #8]
 80070b2:	9300      	str	r3, [sp, #0]
 80070b4:	2201      	movs	r2, #1
 80070b6:	4648      	mov	r0, r9
 80070b8:	f000 fba4 	bl	8007804 <__lshift>
 80070bc:	4621      	mov	r1, r4
 80070be:	9002      	str	r0, [sp, #8]
 80070c0:	f000 fc0c 	bl	80078dc <__mcmp>
 80070c4:	2800      	cmp	r0, #0
 80070c6:	9b00      	ldr	r3, [sp, #0]
 80070c8:	dc02      	bgt.n	80070d0 <_dtoa_r+0xa78>
 80070ca:	d1e0      	bne.n	800708e <_dtoa_r+0xa36>
 80070cc:	07da      	lsls	r2, r3, #31
 80070ce:	d5de      	bpl.n	800708e <_dtoa_r+0xa36>
 80070d0:	2b39      	cmp	r3, #57	@ 0x39
 80070d2:	d1da      	bne.n	800708a <_dtoa_r+0xa32>
 80070d4:	2339      	movs	r3, #57	@ 0x39
 80070d6:	f88b 3000 	strb.w	r3, [fp]
 80070da:	4633      	mov	r3, r6
 80070dc:	461e      	mov	r6, r3
 80070de:	3b01      	subs	r3, #1
 80070e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80070e4:	2a39      	cmp	r2, #57	@ 0x39
 80070e6:	d04e      	beq.n	8007186 <_dtoa_r+0xb2e>
 80070e8:	3201      	adds	r2, #1
 80070ea:	701a      	strb	r2, [r3, #0]
 80070ec:	e501      	b.n	8006af2 <_dtoa_r+0x49a>
 80070ee:	2a00      	cmp	r2, #0
 80070f0:	dd03      	ble.n	80070fa <_dtoa_r+0xaa2>
 80070f2:	2b39      	cmp	r3, #57	@ 0x39
 80070f4:	d0ee      	beq.n	80070d4 <_dtoa_r+0xa7c>
 80070f6:	3301      	adds	r3, #1
 80070f8:	e7c9      	b.n	800708e <_dtoa_r+0xa36>
 80070fa:	9a00      	ldr	r2, [sp, #0]
 80070fc:	9908      	ldr	r1, [sp, #32]
 80070fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007102:	428a      	cmp	r2, r1
 8007104:	d028      	beq.n	8007158 <_dtoa_r+0xb00>
 8007106:	9902      	ldr	r1, [sp, #8]
 8007108:	2300      	movs	r3, #0
 800710a:	220a      	movs	r2, #10
 800710c:	4648      	mov	r0, r9
 800710e:	f000 f9d5 	bl	80074bc <__multadd>
 8007112:	42af      	cmp	r7, r5
 8007114:	9002      	str	r0, [sp, #8]
 8007116:	f04f 0300 	mov.w	r3, #0
 800711a:	f04f 020a 	mov.w	r2, #10
 800711e:	4639      	mov	r1, r7
 8007120:	4648      	mov	r0, r9
 8007122:	d107      	bne.n	8007134 <_dtoa_r+0xadc>
 8007124:	f000 f9ca 	bl	80074bc <__multadd>
 8007128:	4607      	mov	r7, r0
 800712a:	4605      	mov	r5, r0
 800712c:	9b00      	ldr	r3, [sp, #0]
 800712e:	3301      	adds	r3, #1
 8007130:	9300      	str	r3, [sp, #0]
 8007132:	e777      	b.n	8007024 <_dtoa_r+0x9cc>
 8007134:	f000 f9c2 	bl	80074bc <__multadd>
 8007138:	4629      	mov	r1, r5
 800713a:	4607      	mov	r7, r0
 800713c:	2300      	movs	r3, #0
 800713e:	220a      	movs	r2, #10
 8007140:	4648      	mov	r0, r9
 8007142:	f000 f9bb 	bl	80074bc <__multadd>
 8007146:	4605      	mov	r5, r0
 8007148:	e7f0      	b.n	800712c <_dtoa_r+0xad4>
 800714a:	f1bb 0f00 	cmp.w	fp, #0
 800714e:	bfcc      	ite	gt
 8007150:	465e      	movgt	r6, fp
 8007152:	2601      	movle	r6, #1
 8007154:	4456      	add	r6, sl
 8007156:	2700      	movs	r7, #0
 8007158:	9902      	ldr	r1, [sp, #8]
 800715a:	9300      	str	r3, [sp, #0]
 800715c:	2201      	movs	r2, #1
 800715e:	4648      	mov	r0, r9
 8007160:	f000 fb50 	bl	8007804 <__lshift>
 8007164:	4621      	mov	r1, r4
 8007166:	9002      	str	r0, [sp, #8]
 8007168:	f000 fbb8 	bl	80078dc <__mcmp>
 800716c:	2800      	cmp	r0, #0
 800716e:	dcb4      	bgt.n	80070da <_dtoa_r+0xa82>
 8007170:	d102      	bne.n	8007178 <_dtoa_r+0xb20>
 8007172:	9b00      	ldr	r3, [sp, #0]
 8007174:	07db      	lsls	r3, r3, #31
 8007176:	d4b0      	bmi.n	80070da <_dtoa_r+0xa82>
 8007178:	4633      	mov	r3, r6
 800717a:	461e      	mov	r6, r3
 800717c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007180:	2a30      	cmp	r2, #48	@ 0x30
 8007182:	d0fa      	beq.n	800717a <_dtoa_r+0xb22>
 8007184:	e4b5      	b.n	8006af2 <_dtoa_r+0x49a>
 8007186:	459a      	cmp	sl, r3
 8007188:	d1a8      	bne.n	80070dc <_dtoa_r+0xa84>
 800718a:	2331      	movs	r3, #49	@ 0x31
 800718c:	f108 0801 	add.w	r8, r8, #1
 8007190:	f88a 3000 	strb.w	r3, [sl]
 8007194:	e4ad      	b.n	8006af2 <_dtoa_r+0x49a>
 8007196:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007198:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80071f4 <_dtoa_r+0xb9c>
 800719c:	b11b      	cbz	r3, 80071a6 <_dtoa_r+0xb4e>
 800719e:	f10a 0308 	add.w	r3, sl, #8
 80071a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80071a4:	6013      	str	r3, [r2, #0]
 80071a6:	4650      	mov	r0, sl
 80071a8:	b017      	add	sp, #92	@ 0x5c
 80071aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ae:	9b07      	ldr	r3, [sp, #28]
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	f77f ae2e 	ble.w	8006e12 <_dtoa_r+0x7ba>
 80071b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80071b8:	9308      	str	r3, [sp, #32]
 80071ba:	2001      	movs	r0, #1
 80071bc:	e64d      	b.n	8006e5a <_dtoa_r+0x802>
 80071be:	f1bb 0f00 	cmp.w	fp, #0
 80071c2:	f77f aed9 	ble.w	8006f78 <_dtoa_r+0x920>
 80071c6:	4656      	mov	r6, sl
 80071c8:	9802      	ldr	r0, [sp, #8]
 80071ca:	4621      	mov	r1, r4
 80071cc:	f7ff f9b9 	bl	8006542 <quorem>
 80071d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80071d4:	f806 3b01 	strb.w	r3, [r6], #1
 80071d8:	eba6 020a 	sub.w	r2, r6, sl
 80071dc:	4593      	cmp	fp, r2
 80071de:	ddb4      	ble.n	800714a <_dtoa_r+0xaf2>
 80071e0:	9902      	ldr	r1, [sp, #8]
 80071e2:	2300      	movs	r3, #0
 80071e4:	220a      	movs	r2, #10
 80071e6:	4648      	mov	r0, r9
 80071e8:	f000 f968 	bl	80074bc <__multadd>
 80071ec:	9002      	str	r0, [sp, #8]
 80071ee:	e7eb      	b.n	80071c8 <_dtoa_r+0xb70>
 80071f0:	080083c0 	.word	0x080083c0
 80071f4:	08008344 	.word	0x08008344

080071f8 <_free_r>:
 80071f8:	b538      	push	{r3, r4, r5, lr}
 80071fa:	4605      	mov	r5, r0
 80071fc:	2900      	cmp	r1, #0
 80071fe:	d041      	beq.n	8007284 <_free_r+0x8c>
 8007200:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007204:	1f0c      	subs	r4, r1, #4
 8007206:	2b00      	cmp	r3, #0
 8007208:	bfb8      	it	lt
 800720a:	18e4      	addlt	r4, r4, r3
 800720c:	f000 f8e8 	bl	80073e0 <__malloc_lock>
 8007210:	4a1d      	ldr	r2, [pc, #116]	@ (8007288 <_free_r+0x90>)
 8007212:	6813      	ldr	r3, [r2, #0]
 8007214:	b933      	cbnz	r3, 8007224 <_free_r+0x2c>
 8007216:	6063      	str	r3, [r4, #4]
 8007218:	6014      	str	r4, [r2, #0]
 800721a:	4628      	mov	r0, r5
 800721c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007220:	f000 b8e4 	b.w	80073ec <__malloc_unlock>
 8007224:	42a3      	cmp	r3, r4
 8007226:	d908      	bls.n	800723a <_free_r+0x42>
 8007228:	6820      	ldr	r0, [r4, #0]
 800722a:	1821      	adds	r1, r4, r0
 800722c:	428b      	cmp	r3, r1
 800722e:	bf01      	itttt	eq
 8007230:	6819      	ldreq	r1, [r3, #0]
 8007232:	685b      	ldreq	r3, [r3, #4]
 8007234:	1809      	addeq	r1, r1, r0
 8007236:	6021      	streq	r1, [r4, #0]
 8007238:	e7ed      	b.n	8007216 <_free_r+0x1e>
 800723a:	461a      	mov	r2, r3
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	b10b      	cbz	r3, 8007244 <_free_r+0x4c>
 8007240:	42a3      	cmp	r3, r4
 8007242:	d9fa      	bls.n	800723a <_free_r+0x42>
 8007244:	6811      	ldr	r1, [r2, #0]
 8007246:	1850      	adds	r0, r2, r1
 8007248:	42a0      	cmp	r0, r4
 800724a:	d10b      	bne.n	8007264 <_free_r+0x6c>
 800724c:	6820      	ldr	r0, [r4, #0]
 800724e:	4401      	add	r1, r0
 8007250:	1850      	adds	r0, r2, r1
 8007252:	4283      	cmp	r3, r0
 8007254:	6011      	str	r1, [r2, #0]
 8007256:	d1e0      	bne.n	800721a <_free_r+0x22>
 8007258:	6818      	ldr	r0, [r3, #0]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	6053      	str	r3, [r2, #4]
 800725e:	4408      	add	r0, r1
 8007260:	6010      	str	r0, [r2, #0]
 8007262:	e7da      	b.n	800721a <_free_r+0x22>
 8007264:	d902      	bls.n	800726c <_free_r+0x74>
 8007266:	230c      	movs	r3, #12
 8007268:	602b      	str	r3, [r5, #0]
 800726a:	e7d6      	b.n	800721a <_free_r+0x22>
 800726c:	6820      	ldr	r0, [r4, #0]
 800726e:	1821      	adds	r1, r4, r0
 8007270:	428b      	cmp	r3, r1
 8007272:	bf04      	itt	eq
 8007274:	6819      	ldreq	r1, [r3, #0]
 8007276:	685b      	ldreq	r3, [r3, #4]
 8007278:	6063      	str	r3, [r4, #4]
 800727a:	bf04      	itt	eq
 800727c:	1809      	addeq	r1, r1, r0
 800727e:	6021      	streq	r1, [r4, #0]
 8007280:	6054      	str	r4, [r2, #4]
 8007282:	e7ca      	b.n	800721a <_free_r+0x22>
 8007284:	bd38      	pop	{r3, r4, r5, pc}
 8007286:	bf00      	nop
 8007288:	20000528 	.word	0x20000528

0800728c <malloc>:
 800728c:	4b02      	ldr	r3, [pc, #8]	@ (8007298 <malloc+0xc>)
 800728e:	4601      	mov	r1, r0
 8007290:	6818      	ldr	r0, [r3, #0]
 8007292:	f000 b825 	b.w	80072e0 <_malloc_r>
 8007296:	bf00      	nop
 8007298:	20000018 	.word	0x20000018

0800729c <sbrk_aligned>:
 800729c:	b570      	push	{r4, r5, r6, lr}
 800729e:	4e0f      	ldr	r6, [pc, #60]	@ (80072dc <sbrk_aligned+0x40>)
 80072a0:	460c      	mov	r4, r1
 80072a2:	6831      	ldr	r1, [r6, #0]
 80072a4:	4605      	mov	r5, r0
 80072a6:	b911      	cbnz	r1, 80072ae <sbrk_aligned+0x12>
 80072a8:	f000 fea2 	bl	8007ff0 <_sbrk_r>
 80072ac:	6030      	str	r0, [r6, #0]
 80072ae:	4621      	mov	r1, r4
 80072b0:	4628      	mov	r0, r5
 80072b2:	f000 fe9d 	bl	8007ff0 <_sbrk_r>
 80072b6:	1c43      	adds	r3, r0, #1
 80072b8:	d103      	bne.n	80072c2 <sbrk_aligned+0x26>
 80072ba:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80072be:	4620      	mov	r0, r4
 80072c0:	bd70      	pop	{r4, r5, r6, pc}
 80072c2:	1cc4      	adds	r4, r0, #3
 80072c4:	f024 0403 	bic.w	r4, r4, #3
 80072c8:	42a0      	cmp	r0, r4
 80072ca:	d0f8      	beq.n	80072be <sbrk_aligned+0x22>
 80072cc:	1a21      	subs	r1, r4, r0
 80072ce:	4628      	mov	r0, r5
 80072d0:	f000 fe8e 	bl	8007ff0 <_sbrk_r>
 80072d4:	3001      	adds	r0, #1
 80072d6:	d1f2      	bne.n	80072be <sbrk_aligned+0x22>
 80072d8:	e7ef      	b.n	80072ba <sbrk_aligned+0x1e>
 80072da:	bf00      	nop
 80072dc:	20000524 	.word	0x20000524

080072e0 <_malloc_r>:
 80072e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072e4:	1ccd      	adds	r5, r1, #3
 80072e6:	f025 0503 	bic.w	r5, r5, #3
 80072ea:	3508      	adds	r5, #8
 80072ec:	2d0c      	cmp	r5, #12
 80072ee:	bf38      	it	cc
 80072f0:	250c      	movcc	r5, #12
 80072f2:	2d00      	cmp	r5, #0
 80072f4:	4606      	mov	r6, r0
 80072f6:	db01      	blt.n	80072fc <_malloc_r+0x1c>
 80072f8:	42a9      	cmp	r1, r5
 80072fa:	d904      	bls.n	8007306 <_malloc_r+0x26>
 80072fc:	230c      	movs	r3, #12
 80072fe:	6033      	str	r3, [r6, #0]
 8007300:	2000      	movs	r0, #0
 8007302:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007306:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80073dc <_malloc_r+0xfc>
 800730a:	f000 f869 	bl	80073e0 <__malloc_lock>
 800730e:	f8d8 3000 	ldr.w	r3, [r8]
 8007312:	461c      	mov	r4, r3
 8007314:	bb44      	cbnz	r4, 8007368 <_malloc_r+0x88>
 8007316:	4629      	mov	r1, r5
 8007318:	4630      	mov	r0, r6
 800731a:	f7ff ffbf 	bl	800729c <sbrk_aligned>
 800731e:	1c43      	adds	r3, r0, #1
 8007320:	4604      	mov	r4, r0
 8007322:	d158      	bne.n	80073d6 <_malloc_r+0xf6>
 8007324:	f8d8 4000 	ldr.w	r4, [r8]
 8007328:	4627      	mov	r7, r4
 800732a:	2f00      	cmp	r7, #0
 800732c:	d143      	bne.n	80073b6 <_malloc_r+0xd6>
 800732e:	2c00      	cmp	r4, #0
 8007330:	d04b      	beq.n	80073ca <_malloc_r+0xea>
 8007332:	6823      	ldr	r3, [r4, #0]
 8007334:	4639      	mov	r1, r7
 8007336:	4630      	mov	r0, r6
 8007338:	eb04 0903 	add.w	r9, r4, r3
 800733c:	f000 fe58 	bl	8007ff0 <_sbrk_r>
 8007340:	4581      	cmp	r9, r0
 8007342:	d142      	bne.n	80073ca <_malloc_r+0xea>
 8007344:	6821      	ldr	r1, [r4, #0]
 8007346:	1a6d      	subs	r5, r5, r1
 8007348:	4629      	mov	r1, r5
 800734a:	4630      	mov	r0, r6
 800734c:	f7ff ffa6 	bl	800729c <sbrk_aligned>
 8007350:	3001      	adds	r0, #1
 8007352:	d03a      	beq.n	80073ca <_malloc_r+0xea>
 8007354:	6823      	ldr	r3, [r4, #0]
 8007356:	442b      	add	r3, r5
 8007358:	6023      	str	r3, [r4, #0]
 800735a:	f8d8 3000 	ldr.w	r3, [r8]
 800735e:	685a      	ldr	r2, [r3, #4]
 8007360:	bb62      	cbnz	r2, 80073bc <_malloc_r+0xdc>
 8007362:	f8c8 7000 	str.w	r7, [r8]
 8007366:	e00f      	b.n	8007388 <_malloc_r+0xa8>
 8007368:	6822      	ldr	r2, [r4, #0]
 800736a:	1b52      	subs	r2, r2, r5
 800736c:	d420      	bmi.n	80073b0 <_malloc_r+0xd0>
 800736e:	2a0b      	cmp	r2, #11
 8007370:	d917      	bls.n	80073a2 <_malloc_r+0xc2>
 8007372:	1961      	adds	r1, r4, r5
 8007374:	42a3      	cmp	r3, r4
 8007376:	6025      	str	r5, [r4, #0]
 8007378:	bf18      	it	ne
 800737a:	6059      	strne	r1, [r3, #4]
 800737c:	6863      	ldr	r3, [r4, #4]
 800737e:	bf08      	it	eq
 8007380:	f8c8 1000 	streq.w	r1, [r8]
 8007384:	5162      	str	r2, [r4, r5]
 8007386:	604b      	str	r3, [r1, #4]
 8007388:	4630      	mov	r0, r6
 800738a:	f000 f82f 	bl	80073ec <__malloc_unlock>
 800738e:	f104 000b 	add.w	r0, r4, #11
 8007392:	1d23      	adds	r3, r4, #4
 8007394:	f020 0007 	bic.w	r0, r0, #7
 8007398:	1ac2      	subs	r2, r0, r3
 800739a:	bf1c      	itt	ne
 800739c:	1a1b      	subne	r3, r3, r0
 800739e:	50a3      	strne	r3, [r4, r2]
 80073a0:	e7af      	b.n	8007302 <_malloc_r+0x22>
 80073a2:	6862      	ldr	r2, [r4, #4]
 80073a4:	42a3      	cmp	r3, r4
 80073a6:	bf0c      	ite	eq
 80073a8:	f8c8 2000 	streq.w	r2, [r8]
 80073ac:	605a      	strne	r2, [r3, #4]
 80073ae:	e7eb      	b.n	8007388 <_malloc_r+0xa8>
 80073b0:	4623      	mov	r3, r4
 80073b2:	6864      	ldr	r4, [r4, #4]
 80073b4:	e7ae      	b.n	8007314 <_malloc_r+0x34>
 80073b6:	463c      	mov	r4, r7
 80073b8:	687f      	ldr	r7, [r7, #4]
 80073ba:	e7b6      	b.n	800732a <_malloc_r+0x4a>
 80073bc:	461a      	mov	r2, r3
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	42a3      	cmp	r3, r4
 80073c2:	d1fb      	bne.n	80073bc <_malloc_r+0xdc>
 80073c4:	2300      	movs	r3, #0
 80073c6:	6053      	str	r3, [r2, #4]
 80073c8:	e7de      	b.n	8007388 <_malloc_r+0xa8>
 80073ca:	230c      	movs	r3, #12
 80073cc:	6033      	str	r3, [r6, #0]
 80073ce:	4630      	mov	r0, r6
 80073d0:	f000 f80c 	bl	80073ec <__malloc_unlock>
 80073d4:	e794      	b.n	8007300 <_malloc_r+0x20>
 80073d6:	6005      	str	r5, [r0, #0]
 80073d8:	e7d6      	b.n	8007388 <_malloc_r+0xa8>
 80073da:	bf00      	nop
 80073dc:	20000528 	.word	0x20000528

080073e0 <__malloc_lock>:
 80073e0:	4801      	ldr	r0, [pc, #4]	@ (80073e8 <__malloc_lock+0x8>)
 80073e2:	f7ff b8ac 	b.w	800653e <__retarget_lock_acquire_recursive>
 80073e6:	bf00      	nop
 80073e8:	20000520 	.word	0x20000520

080073ec <__malloc_unlock>:
 80073ec:	4801      	ldr	r0, [pc, #4]	@ (80073f4 <__malloc_unlock+0x8>)
 80073ee:	f7ff b8a7 	b.w	8006540 <__retarget_lock_release_recursive>
 80073f2:	bf00      	nop
 80073f4:	20000520 	.word	0x20000520

080073f8 <_Balloc>:
 80073f8:	b570      	push	{r4, r5, r6, lr}
 80073fa:	69c6      	ldr	r6, [r0, #28]
 80073fc:	4604      	mov	r4, r0
 80073fe:	460d      	mov	r5, r1
 8007400:	b976      	cbnz	r6, 8007420 <_Balloc+0x28>
 8007402:	2010      	movs	r0, #16
 8007404:	f7ff ff42 	bl	800728c <malloc>
 8007408:	4602      	mov	r2, r0
 800740a:	61e0      	str	r0, [r4, #28]
 800740c:	b920      	cbnz	r0, 8007418 <_Balloc+0x20>
 800740e:	4b18      	ldr	r3, [pc, #96]	@ (8007470 <_Balloc+0x78>)
 8007410:	4818      	ldr	r0, [pc, #96]	@ (8007474 <_Balloc+0x7c>)
 8007412:	216b      	movs	r1, #107	@ 0x6b
 8007414:	f000 fe0a 	bl	800802c <__assert_func>
 8007418:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800741c:	6006      	str	r6, [r0, #0]
 800741e:	60c6      	str	r6, [r0, #12]
 8007420:	69e6      	ldr	r6, [r4, #28]
 8007422:	68f3      	ldr	r3, [r6, #12]
 8007424:	b183      	cbz	r3, 8007448 <_Balloc+0x50>
 8007426:	69e3      	ldr	r3, [r4, #28]
 8007428:	68db      	ldr	r3, [r3, #12]
 800742a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800742e:	b9b8      	cbnz	r0, 8007460 <_Balloc+0x68>
 8007430:	2101      	movs	r1, #1
 8007432:	fa01 f605 	lsl.w	r6, r1, r5
 8007436:	1d72      	adds	r2, r6, #5
 8007438:	0092      	lsls	r2, r2, #2
 800743a:	4620      	mov	r0, r4
 800743c:	f000 fe14 	bl	8008068 <_calloc_r>
 8007440:	b160      	cbz	r0, 800745c <_Balloc+0x64>
 8007442:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007446:	e00e      	b.n	8007466 <_Balloc+0x6e>
 8007448:	2221      	movs	r2, #33	@ 0x21
 800744a:	2104      	movs	r1, #4
 800744c:	4620      	mov	r0, r4
 800744e:	f000 fe0b 	bl	8008068 <_calloc_r>
 8007452:	69e3      	ldr	r3, [r4, #28]
 8007454:	60f0      	str	r0, [r6, #12]
 8007456:	68db      	ldr	r3, [r3, #12]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d1e4      	bne.n	8007426 <_Balloc+0x2e>
 800745c:	2000      	movs	r0, #0
 800745e:	bd70      	pop	{r4, r5, r6, pc}
 8007460:	6802      	ldr	r2, [r0, #0]
 8007462:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007466:	2300      	movs	r3, #0
 8007468:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800746c:	e7f7      	b.n	800745e <_Balloc+0x66>
 800746e:	bf00      	nop
 8007470:	08008351 	.word	0x08008351
 8007474:	080083d1 	.word	0x080083d1

08007478 <_Bfree>:
 8007478:	b570      	push	{r4, r5, r6, lr}
 800747a:	69c6      	ldr	r6, [r0, #28]
 800747c:	4605      	mov	r5, r0
 800747e:	460c      	mov	r4, r1
 8007480:	b976      	cbnz	r6, 80074a0 <_Bfree+0x28>
 8007482:	2010      	movs	r0, #16
 8007484:	f7ff ff02 	bl	800728c <malloc>
 8007488:	4602      	mov	r2, r0
 800748a:	61e8      	str	r0, [r5, #28]
 800748c:	b920      	cbnz	r0, 8007498 <_Bfree+0x20>
 800748e:	4b09      	ldr	r3, [pc, #36]	@ (80074b4 <_Bfree+0x3c>)
 8007490:	4809      	ldr	r0, [pc, #36]	@ (80074b8 <_Bfree+0x40>)
 8007492:	218f      	movs	r1, #143	@ 0x8f
 8007494:	f000 fdca 	bl	800802c <__assert_func>
 8007498:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800749c:	6006      	str	r6, [r0, #0]
 800749e:	60c6      	str	r6, [r0, #12]
 80074a0:	b13c      	cbz	r4, 80074b2 <_Bfree+0x3a>
 80074a2:	69eb      	ldr	r3, [r5, #28]
 80074a4:	6862      	ldr	r2, [r4, #4]
 80074a6:	68db      	ldr	r3, [r3, #12]
 80074a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80074ac:	6021      	str	r1, [r4, #0]
 80074ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80074b2:	bd70      	pop	{r4, r5, r6, pc}
 80074b4:	08008351 	.word	0x08008351
 80074b8:	080083d1 	.word	0x080083d1

080074bc <__multadd>:
 80074bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074c0:	690d      	ldr	r5, [r1, #16]
 80074c2:	4607      	mov	r7, r0
 80074c4:	460c      	mov	r4, r1
 80074c6:	461e      	mov	r6, r3
 80074c8:	f101 0c14 	add.w	ip, r1, #20
 80074cc:	2000      	movs	r0, #0
 80074ce:	f8dc 3000 	ldr.w	r3, [ip]
 80074d2:	b299      	uxth	r1, r3
 80074d4:	fb02 6101 	mla	r1, r2, r1, r6
 80074d8:	0c1e      	lsrs	r6, r3, #16
 80074da:	0c0b      	lsrs	r3, r1, #16
 80074dc:	fb02 3306 	mla	r3, r2, r6, r3
 80074e0:	b289      	uxth	r1, r1
 80074e2:	3001      	adds	r0, #1
 80074e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80074e8:	4285      	cmp	r5, r0
 80074ea:	f84c 1b04 	str.w	r1, [ip], #4
 80074ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80074f2:	dcec      	bgt.n	80074ce <__multadd+0x12>
 80074f4:	b30e      	cbz	r6, 800753a <__multadd+0x7e>
 80074f6:	68a3      	ldr	r3, [r4, #8]
 80074f8:	42ab      	cmp	r3, r5
 80074fa:	dc19      	bgt.n	8007530 <__multadd+0x74>
 80074fc:	6861      	ldr	r1, [r4, #4]
 80074fe:	4638      	mov	r0, r7
 8007500:	3101      	adds	r1, #1
 8007502:	f7ff ff79 	bl	80073f8 <_Balloc>
 8007506:	4680      	mov	r8, r0
 8007508:	b928      	cbnz	r0, 8007516 <__multadd+0x5a>
 800750a:	4602      	mov	r2, r0
 800750c:	4b0c      	ldr	r3, [pc, #48]	@ (8007540 <__multadd+0x84>)
 800750e:	480d      	ldr	r0, [pc, #52]	@ (8007544 <__multadd+0x88>)
 8007510:	21ba      	movs	r1, #186	@ 0xba
 8007512:	f000 fd8b 	bl	800802c <__assert_func>
 8007516:	6922      	ldr	r2, [r4, #16]
 8007518:	3202      	adds	r2, #2
 800751a:	f104 010c 	add.w	r1, r4, #12
 800751e:	0092      	lsls	r2, r2, #2
 8007520:	300c      	adds	r0, #12
 8007522:	f000 fd75 	bl	8008010 <memcpy>
 8007526:	4621      	mov	r1, r4
 8007528:	4638      	mov	r0, r7
 800752a:	f7ff ffa5 	bl	8007478 <_Bfree>
 800752e:	4644      	mov	r4, r8
 8007530:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007534:	3501      	adds	r5, #1
 8007536:	615e      	str	r6, [r3, #20]
 8007538:	6125      	str	r5, [r4, #16]
 800753a:	4620      	mov	r0, r4
 800753c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007540:	080083c0 	.word	0x080083c0
 8007544:	080083d1 	.word	0x080083d1

08007548 <__hi0bits>:
 8007548:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800754c:	4603      	mov	r3, r0
 800754e:	bf36      	itet	cc
 8007550:	0403      	lslcc	r3, r0, #16
 8007552:	2000      	movcs	r0, #0
 8007554:	2010      	movcc	r0, #16
 8007556:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800755a:	bf3c      	itt	cc
 800755c:	021b      	lslcc	r3, r3, #8
 800755e:	3008      	addcc	r0, #8
 8007560:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007564:	bf3c      	itt	cc
 8007566:	011b      	lslcc	r3, r3, #4
 8007568:	3004      	addcc	r0, #4
 800756a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800756e:	bf3c      	itt	cc
 8007570:	009b      	lslcc	r3, r3, #2
 8007572:	3002      	addcc	r0, #2
 8007574:	2b00      	cmp	r3, #0
 8007576:	db05      	blt.n	8007584 <__hi0bits+0x3c>
 8007578:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800757c:	f100 0001 	add.w	r0, r0, #1
 8007580:	bf08      	it	eq
 8007582:	2020      	moveq	r0, #32
 8007584:	4770      	bx	lr

08007586 <__lo0bits>:
 8007586:	6803      	ldr	r3, [r0, #0]
 8007588:	4602      	mov	r2, r0
 800758a:	f013 0007 	ands.w	r0, r3, #7
 800758e:	d00b      	beq.n	80075a8 <__lo0bits+0x22>
 8007590:	07d9      	lsls	r1, r3, #31
 8007592:	d421      	bmi.n	80075d8 <__lo0bits+0x52>
 8007594:	0798      	lsls	r0, r3, #30
 8007596:	bf49      	itett	mi
 8007598:	085b      	lsrmi	r3, r3, #1
 800759a:	089b      	lsrpl	r3, r3, #2
 800759c:	2001      	movmi	r0, #1
 800759e:	6013      	strmi	r3, [r2, #0]
 80075a0:	bf5c      	itt	pl
 80075a2:	6013      	strpl	r3, [r2, #0]
 80075a4:	2002      	movpl	r0, #2
 80075a6:	4770      	bx	lr
 80075a8:	b299      	uxth	r1, r3
 80075aa:	b909      	cbnz	r1, 80075b0 <__lo0bits+0x2a>
 80075ac:	0c1b      	lsrs	r3, r3, #16
 80075ae:	2010      	movs	r0, #16
 80075b0:	b2d9      	uxtb	r1, r3
 80075b2:	b909      	cbnz	r1, 80075b8 <__lo0bits+0x32>
 80075b4:	3008      	adds	r0, #8
 80075b6:	0a1b      	lsrs	r3, r3, #8
 80075b8:	0719      	lsls	r1, r3, #28
 80075ba:	bf04      	itt	eq
 80075bc:	091b      	lsreq	r3, r3, #4
 80075be:	3004      	addeq	r0, #4
 80075c0:	0799      	lsls	r1, r3, #30
 80075c2:	bf04      	itt	eq
 80075c4:	089b      	lsreq	r3, r3, #2
 80075c6:	3002      	addeq	r0, #2
 80075c8:	07d9      	lsls	r1, r3, #31
 80075ca:	d403      	bmi.n	80075d4 <__lo0bits+0x4e>
 80075cc:	085b      	lsrs	r3, r3, #1
 80075ce:	f100 0001 	add.w	r0, r0, #1
 80075d2:	d003      	beq.n	80075dc <__lo0bits+0x56>
 80075d4:	6013      	str	r3, [r2, #0]
 80075d6:	4770      	bx	lr
 80075d8:	2000      	movs	r0, #0
 80075da:	4770      	bx	lr
 80075dc:	2020      	movs	r0, #32
 80075de:	4770      	bx	lr

080075e0 <__i2b>:
 80075e0:	b510      	push	{r4, lr}
 80075e2:	460c      	mov	r4, r1
 80075e4:	2101      	movs	r1, #1
 80075e6:	f7ff ff07 	bl	80073f8 <_Balloc>
 80075ea:	4602      	mov	r2, r0
 80075ec:	b928      	cbnz	r0, 80075fa <__i2b+0x1a>
 80075ee:	4b05      	ldr	r3, [pc, #20]	@ (8007604 <__i2b+0x24>)
 80075f0:	4805      	ldr	r0, [pc, #20]	@ (8007608 <__i2b+0x28>)
 80075f2:	f240 1145 	movw	r1, #325	@ 0x145
 80075f6:	f000 fd19 	bl	800802c <__assert_func>
 80075fa:	2301      	movs	r3, #1
 80075fc:	6144      	str	r4, [r0, #20]
 80075fe:	6103      	str	r3, [r0, #16]
 8007600:	bd10      	pop	{r4, pc}
 8007602:	bf00      	nop
 8007604:	080083c0 	.word	0x080083c0
 8007608:	080083d1 	.word	0x080083d1

0800760c <__multiply>:
 800760c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007610:	4617      	mov	r7, r2
 8007612:	690a      	ldr	r2, [r1, #16]
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	429a      	cmp	r2, r3
 8007618:	bfa8      	it	ge
 800761a:	463b      	movge	r3, r7
 800761c:	4689      	mov	r9, r1
 800761e:	bfa4      	itt	ge
 8007620:	460f      	movge	r7, r1
 8007622:	4699      	movge	r9, r3
 8007624:	693d      	ldr	r5, [r7, #16]
 8007626:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	6879      	ldr	r1, [r7, #4]
 800762e:	eb05 060a 	add.w	r6, r5, sl
 8007632:	42b3      	cmp	r3, r6
 8007634:	b085      	sub	sp, #20
 8007636:	bfb8      	it	lt
 8007638:	3101      	addlt	r1, #1
 800763a:	f7ff fedd 	bl	80073f8 <_Balloc>
 800763e:	b930      	cbnz	r0, 800764e <__multiply+0x42>
 8007640:	4602      	mov	r2, r0
 8007642:	4b41      	ldr	r3, [pc, #260]	@ (8007748 <__multiply+0x13c>)
 8007644:	4841      	ldr	r0, [pc, #260]	@ (800774c <__multiply+0x140>)
 8007646:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800764a:	f000 fcef 	bl	800802c <__assert_func>
 800764e:	f100 0414 	add.w	r4, r0, #20
 8007652:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007656:	4623      	mov	r3, r4
 8007658:	2200      	movs	r2, #0
 800765a:	4573      	cmp	r3, lr
 800765c:	d320      	bcc.n	80076a0 <__multiply+0x94>
 800765e:	f107 0814 	add.w	r8, r7, #20
 8007662:	f109 0114 	add.w	r1, r9, #20
 8007666:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800766a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800766e:	9302      	str	r3, [sp, #8]
 8007670:	1beb      	subs	r3, r5, r7
 8007672:	3b15      	subs	r3, #21
 8007674:	f023 0303 	bic.w	r3, r3, #3
 8007678:	3304      	adds	r3, #4
 800767a:	3715      	adds	r7, #21
 800767c:	42bd      	cmp	r5, r7
 800767e:	bf38      	it	cc
 8007680:	2304      	movcc	r3, #4
 8007682:	9301      	str	r3, [sp, #4]
 8007684:	9b02      	ldr	r3, [sp, #8]
 8007686:	9103      	str	r1, [sp, #12]
 8007688:	428b      	cmp	r3, r1
 800768a:	d80c      	bhi.n	80076a6 <__multiply+0x9a>
 800768c:	2e00      	cmp	r6, #0
 800768e:	dd03      	ble.n	8007698 <__multiply+0x8c>
 8007690:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007694:	2b00      	cmp	r3, #0
 8007696:	d055      	beq.n	8007744 <__multiply+0x138>
 8007698:	6106      	str	r6, [r0, #16]
 800769a:	b005      	add	sp, #20
 800769c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076a0:	f843 2b04 	str.w	r2, [r3], #4
 80076a4:	e7d9      	b.n	800765a <__multiply+0x4e>
 80076a6:	f8b1 a000 	ldrh.w	sl, [r1]
 80076aa:	f1ba 0f00 	cmp.w	sl, #0
 80076ae:	d01f      	beq.n	80076f0 <__multiply+0xe4>
 80076b0:	46c4      	mov	ip, r8
 80076b2:	46a1      	mov	r9, r4
 80076b4:	2700      	movs	r7, #0
 80076b6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80076ba:	f8d9 3000 	ldr.w	r3, [r9]
 80076be:	fa1f fb82 	uxth.w	fp, r2
 80076c2:	b29b      	uxth	r3, r3
 80076c4:	fb0a 330b 	mla	r3, sl, fp, r3
 80076c8:	443b      	add	r3, r7
 80076ca:	f8d9 7000 	ldr.w	r7, [r9]
 80076ce:	0c12      	lsrs	r2, r2, #16
 80076d0:	0c3f      	lsrs	r7, r7, #16
 80076d2:	fb0a 7202 	mla	r2, sl, r2, r7
 80076d6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80076da:	b29b      	uxth	r3, r3
 80076dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80076e0:	4565      	cmp	r5, ip
 80076e2:	f849 3b04 	str.w	r3, [r9], #4
 80076e6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80076ea:	d8e4      	bhi.n	80076b6 <__multiply+0xaa>
 80076ec:	9b01      	ldr	r3, [sp, #4]
 80076ee:	50e7      	str	r7, [r4, r3]
 80076f0:	9b03      	ldr	r3, [sp, #12]
 80076f2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80076f6:	3104      	adds	r1, #4
 80076f8:	f1b9 0f00 	cmp.w	r9, #0
 80076fc:	d020      	beq.n	8007740 <__multiply+0x134>
 80076fe:	6823      	ldr	r3, [r4, #0]
 8007700:	4647      	mov	r7, r8
 8007702:	46a4      	mov	ip, r4
 8007704:	f04f 0a00 	mov.w	sl, #0
 8007708:	f8b7 b000 	ldrh.w	fp, [r7]
 800770c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007710:	fb09 220b 	mla	r2, r9, fp, r2
 8007714:	4452      	add	r2, sl
 8007716:	b29b      	uxth	r3, r3
 8007718:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800771c:	f84c 3b04 	str.w	r3, [ip], #4
 8007720:	f857 3b04 	ldr.w	r3, [r7], #4
 8007724:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007728:	f8bc 3000 	ldrh.w	r3, [ip]
 800772c:	fb09 330a 	mla	r3, r9, sl, r3
 8007730:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007734:	42bd      	cmp	r5, r7
 8007736:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800773a:	d8e5      	bhi.n	8007708 <__multiply+0xfc>
 800773c:	9a01      	ldr	r2, [sp, #4]
 800773e:	50a3      	str	r3, [r4, r2]
 8007740:	3404      	adds	r4, #4
 8007742:	e79f      	b.n	8007684 <__multiply+0x78>
 8007744:	3e01      	subs	r6, #1
 8007746:	e7a1      	b.n	800768c <__multiply+0x80>
 8007748:	080083c0 	.word	0x080083c0
 800774c:	080083d1 	.word	0x080083d1

08007750 <__pow5mult>:
 8007750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007754:	4615      	mov	r5, r2
 8007756:	f012 0203 	ands.w	r2, r2, #3
 800775a:	4607      	mov	r7, r0
 800775c:	460e      	mov	r6, r1
 800775e:	d007      	beq.n	8007770 <__pow5mult+0x20>
 8007760:	4c25      	ldr	r4, [pc, #148]	@ (80077f8 <__pow5mult+0xa8>)
 8007762:	3a01      	subs	r2, #1
 8007764:	2300      	movs	r3, #0
 8007766:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800776a:	f7ff fea7 	bl	80074bc <__multadd>
 800776e:	4606      	mov	r6, r0
 8007770:	10ad      	asrs	r5, r5, #2
 8007772:	d03d      	beq.n	80077f0 <__pow5mult+0xa0>
 8007774:	69fc      	ldr	r4, [r7, #28]
 8007776:	b97c      	cbnz	r4, 8007798 <__pow5mult+0x48>
 8007778:	2010      	movs	r0, #16
 800777a:	f7ff fd87 	bl	800728c <malloc>
 800777e:	4602      	mov	r2, r0
 8007780:	61f8      	str	r0, [r7, #28]
 8007782:	b928      	cbnz	r0, 8007790 <__pow5mult+0x40>
 8007784:	4b1d      	ldr	r3, [pc, #116]	@ (80077fc <__pow5mult+0xac>)
 8007786:	481e      	ldr	r0, [pc, #120]	@ (8007800 <__pow5mult+0xb0>)
 8007788:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800778c:	f000 fc4e 	bl	800802c <__assert_func>
 8007790:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007794:	6004      	str	r4, [r0, #0]
 8007796:	60c4      	str	r4, [r0, #12]
 8007798:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800779c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80077a0:	b94c      	cbnz	r4, 80077b6 <__pow5mult+0x66>
 80077a2:	f240 2171 	movw	r1, #625	@ 0x271
 80077a6:	4638      	mov	r0, r7
 80077a8:	f7ff ff1a 	bl	80075e0 <__i2b>
 80077ac:	2300      	movs	r3, #0
 80077ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80077b2:	4604      	mov	r4, r0
 80077b4:	6003      	str	r3, [r0, #0]
 80077b6:	f04f 0900 	mov.w	r9, #0
 80077ba:	07eb      	lsls	r3, r5, #31
 80077bc:	d50a      	bpl.n	80077d4 <__pow5mult+0x84>
 80077be:	4631      	mov	r1, r6
 80077c0:	4622      	mov	r2, r4
 80077c2:	4638      	mov	r0, r7
 80077c4:	f7ff ff22 	bl	800760c <__multiply>
 80077c8:	4631      	mov	r1, r6
 80077ca:	4680      	mov	r8, r0
 80077cc:	4638      	mov	r0, r7
 80077ce:	f7ff fe53 	bl	8007478 <_Bfree>
 80077d2:	4646      	mov	r6, r8
 80077d4:	106d      	asrs	r5, r5, #1
 80077d6:	d00b      	beq.n	80077f0 <__pow5mult+0xa0>
 80077d8:	6820      	ldr	r0, [r4, #0]
 80077da:	b938      	cbnz	r0, 80077ec <__pow5mult+0x9c>
 80077dc:	4622      	mov	r2, r4
 80077de:	4621      	mov	r1, r4
 80077e0:	4638      	mov	r0, r7
 80077e2:	f7ff ff13 	bl	800760c <__multiply>
 80077e6:	6020      	str	r0, [r4, #0]
 80077e8:	f8c0 9000 	str.w	r9, [r0]
 80077ec:	4604      	mov	r4, r0
 80077ee:	e7e4      	b.n	80077ba <__pow5mult+0x6a>
 80077f0:	4630      	mov	r0, r6
 80077f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077f6:	bf00      	nop
 80077f8:	08008484 	.word	0x08008484
 80077fc:	08008351 	.word	0x08008351
 8007800:	080083d1 	.word	0x080083d1

08007804 <__lshift>:
 8007804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007808:	460c      	mov	r4, r1
 800780a:	6849      	ldr	r1, [r1, #4]
 800780c:	6923      	ldr	r3, [r4, #16]
 800780e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007812:	68a3      	ldr	r3, [r4, #8]
 8007814:	4607      	mov	r7, r0
 8007816:	4691      	mov	r9, r2
 8007818:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800781c:	f108 0601 	add.w	r6, r8, #1
 8007820:	42b3      	cmp	r3, r6
 8007822:	db0b      	blt.n	800783c <__lshift+0x38>
 8007824:	4638      	mov	r0, r7
 8007826:	f7ff fde7 	bl	80073f8 <_Balloc>
 800782a:	4605      	mov	r5, r0
 800782c:	b948      	cbnz	r0, 8007842 <__lshift+0x3e>
 800782e:	4602      	mov	r2, r0
 8007830:	4b28      	ldr	r3, [pc, #160]	@ (80078d4 <__lshift+0xd0>)
 8007832:	4829      	ldr	r0, [pc, #164]	@ (80078d8 <__lshift+0xd4>)
 8007834:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007838:	f000 fbf8 	bl	800802c <__assert_func>
 800783c:	3101      	adds	r1, #1
 800783e:	005b      	lsls	r3, r3, #1
 8007840:	e7ee      	b.n	8007820 <__lshift+0x1c>
 8007842:	2300      	movs	r3, #0
 8007844:	f100 0114 	add.w	r1, r0, #20
 8007848:	f100 0210 	add.w	r2, r0, #16
 800784c:	4618      	mov	r0, r3
 800784e:	4553      	cmp	r3, sl
 8007850:	db33      	blt.n	80078ba <__lshift+0xb6>
 8007852:	6920      	ldr	r0, [r4, #16]
 8007854:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007858:	f104 0314 	add.w	r3, r4, #20
 800785c:	f019 091f 	ands.w	r9, r9, #31
 8007860:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007864:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007868:	d02b      	beq.n	80078c2 <__lshift+0xbe>
 800786a:	f1c9 0e20 	rsb	lr, r9, #32
 800786e:	468a      	mov	sl, r1
 8007870:	2200      	movs	r2, #0
 8007872:	6818      	ldr	r0, [r3, #0]
 8007874:	fa00 f009 	lsl.w	r0, r0, r9
 8007878:	4310      	orrs	r0, r2
 800787a:	f84a 0b04 	str.w	r0, [sl], #4
 800787e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007882:	459c      	cmp	ip, r3
 8007884:	fa22 f20e 	lsr.w	r2, r2, lr
 8007888:	d8f3      	bhi.n	8007872 <__lshift+0x6e>
 800788a:	ebac 0304 	sub.w	r3, ip, r4
 800788e:	3b15      	subs	r3, #21
 8007890:	f023 0303 	bic.w	r3, r3, #3
 8007894:	3304      	adds	r3, #4
 8007896:	f104 0015 	add.w	r0, r4, #21
 800789a:	4560      	cmp	r0, ip
 800789c:	bf88      	it	hi
 800789e:	2304      	movhi	r3, #4
 80078a0:	50ca      	str	r2, [r1, r3]
 80078a2:	b10a      	cbz	r2, 80078a8 <__lshift+0xa4>
 80078a4:	f108 0602 	add.w	r6, r8, #2
 80078a8:	3e01      	subs	r6, #1
 80078aa:	4638      	mov	r0, r7
 80078ac:	612e      	str	r6, [r5, #16]
 80078ae:	4621      	mov	r1, r4
 80078b0:	f7ff fde2 	bl	8007478 <_Bfree>
 80078b4:	4628      	mov	r0, r5
 80078b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80078be:	3301      	adds	r3, #1
 80078c0:	e7c5      	b.n	800784e <__lshift+0x4a>
 80078c2:	3904      	subs	r1, #4
 80078c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80078c8:	f841 2f04 	str.w	r2, [r1, #4]!
 80078cc:	459c      	cmp	ip, r3
 80078ce:	d8f9      	bhi.n	80078c4 <__lshift+0xc0>
 80078d0:	e7ea      	b.n	80078a8 <__lshift+0xa4>
 80078d2:	bf00      	nop
 80078d4:	080083c0 	.word	0x080083c0
 80078d8:	080083d1 	.word	0x080083d1

080078dc <__mcmp>:
 80078dc:	690a      	ldr	r2, [r1, #16]
 80078de:	4603      	mov	r3, r0
 80078e0:	6900      	ldr	r0, [r0, #16]
 80078e2:	1a80      	subs	r0, r0, r2
 80078e4:	b530      	push	{r4, r5, lr}
 80078e6:	d10e      	bne.n	8007906 <__mcmp+0x2a>
 80078e8:	3314      	adds	r3, #20
 80078ea:	3114      	adds	r1, #20
 80078ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80078f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80078f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80078f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80078fc:	4295      	cmp	r5, r2
 80078fe:	d003      	beq.n	8007908 <__mcmp+0x2c>
 8007900:	d205      	bcs.n	800790e <__mcmp+0x32>
 8007902:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007906:	bd30      	pop	{r4, r5, pc}
 8007908:	42a3      	cmp	r3, r4
 800790a:	d3f3      	bcc.n	80078f4 <__mcmp+0x18>
 800790c:	e7fb      	b.n	8007906 <__mcmp+0x2a>
 800790e:	2001      	movs	r0, #1
 8007910:	e7f9      	b.n	8007906 <__mcmp+0x2a>
	...

08007914 <__mdiff>:
 8007914:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007918:	4689      	mov	r9, r1
 800791a:	4606      	mov	r6, r0
 800791c:	4611      	mov	r1, r2
 800791e:	4648      	mov	r0, r9
 8007920:	4614      	mov	r4, r2
 8007922:	f7ff ffdb 	bl	80078dc <__mcmp>
 8007926:	1e05      	subs	r5, r0, #0
 8007928:	d112      	bne.n	8007950 <__mdiff+0x3c>
 800792a:	4629      	mov	r1, r5
 800792c:	4630      	mov	r0, r6
 800792e:	f7ff fd63 	bl	80073f8 <_Balloc>
 8007932:	4602      	mov	r2, r0
 8007934:	b928      	cbnz	r0, 8007942 <__mdiff+0x2e>
 8007936:	4b3f      	ldr	r3, [pc, #252]	@ (8007a34 <__mdiff+0x120>)
 8007938:	f240 2137 	movw	r1, #567	@ 0x237
 800793c:	483e      	ldr	r0, [pc, #248]	@ (8007a38 <__mdiff+0x124>)
 800793e:	f000 fb75 	bl	800802c <__assert_func>
 8007942:	2301      	movs	r3, #1
 8007944:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007948:	4610      	mov	r0, r2
 800794a:	b003      	add	sp, #12
 800794c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007950:	bfbc      	itt	lt
 8007952:	464b      	movlt	r3, r9
 8007954:	46a1      	movlt	r9, r4
 8007956:	4630      	mov	r0, r6
 8007958:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800795c:	bfba      	itte	lt
 800795e:	461c      	movlt	r4, r3
 8007960:	2501      	movlt	r5, #1
 8007962:	2500      	movge	r5, #0
 8007964:	f7ff fd48 	bl	80073f8 <_Balloc>
 8007968:	4602      	mov	r2, r0
 800796a:	b918      	cbnz	r0, 8007974 <__mdiff+0x60>
 800796c:	4b31      	ldr	r3, [pc, #196]	@ (8007a34 <__mdiff+0x120>)
 800796e:	f240 2145 	movw	r1, #581	@ 0x245
 8007972:	e7e3      	b.n	800793c <__mdiff+0x28>
 8007974:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007978:	6926      	ldr	r6, [r4, #16]
 800797a:	60c5      	str	r5, [r0, #12]
 800797c:	f109 0310 	add.w	r3, r9, #16
 8007980:	f109 0514 	add.w	r5, r9, #20
 8007984:	f104 0e14 	add.w	lr, r4, #20
 8007988:	f100 0b14 	add.w	fp, r0, #20
 800798c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007990:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007994:	9301      	str	r3, [sp, #4]
 8007996:	46d9      	mov	r9, fp
 8007998:	f04f 0c00 	mov.w	ip, #0
 800799c:	9b01      	ldr	r3, [sp, #4]
 800799e:	f85e 0b04 	ldr.w	r0, [lr], #4
 80079a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80079a6:	9301      	str	r3, [sp, #4]
 80079a8:	fa1f f38a 	uxth.w	r3, sl
 80079ac:	4619      	mov	r1, r3
 80079ae:	b283      	uxth	r3, r0
 80079b0:	1acb      	subs	r3, r1, r3
 80079b2:	0c00      	lsrs	r0, r0, #16
 80079b4:	4463      	add	r3, ip
 80079b6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80079ba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80079be:	b29b      	uxth	r3, r3
 80079c0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80079c4:	4576      	cmp	r6, lr
 80079c6:	f849 3b04 	str.w	r3, [r9], #4
 80079ca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80079ce:	d8e5      	bhi.n	800799c <__mdiff+0x88>
 80079d0:	1b33      	subs	r3, r6, r4
 80079d2:	3b15      	subs	r3, #21
 80079d4:	f023 0303 	bic.w	r3, r3, #3
 80079d8:	3415      	adds	r4, #21
 80079da:	3304      	adds	r3, #4
 80079dc:	42a6      	cmp	r6, r4
 80079de:	bf38      	it	cc
 80079e0:	2304      	movcc	r3, #4
 80079e2:	441d      	add	r5, r3
 80079e4:	445b      	add	r3, fp
 80079e6:	461e      	mov	r6, r3
 80079e8:	462c      	mov	r4, r5
 80079ea:	4544      	cmp	r4, r8
 80079ec:	d30e      	bcc.n	8007a0c <__mdiff+0xf8>
 80079ee:	f108 0103 	add.w	r1, r8, #3
 80079f2:	1b49      	subs	r1, r1, r5
 80079f4:	f021 0103 	bic.w	r1, r1, #3
 80079f8:	3d03      	subs	r5, #3
 80079fa:	45a8      	cmp	r8, r5
 80079fc:	bf38      	it	cc
 80079fe:	2100      	movcc	r1, #0
 8007a00:	440b      	add	r3, r1
 8007a02:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007a06:	b191      	cbz	r1, 8007a2e <__mdiff+0x11a>
 8007a08:	6117      	str	r7, [r2, #16]
 8007a0a:	e79d      	b.n	8007948 <__mdiff+0x34>
 8007a0c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007a10:	46e6      	mov	lr, ip
 8007a12:	0c08      	lsrs	r0, r1, #16
 8007a14:	fa1c fc81 	uxtah	ip, ip, r1
 8007a18:	4471      	add	r1, lr
 8007a1a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007a1e:	b289      	uxth	r1, r1
 8007a20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007a24:	f846 1b04 	str.w	r1, [r6], #4
 8007a28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007a2c:	e7dd      	b.n	80079ea <__mdiff+0xd6>
 8007a2e:	3f01      	subs	r7, #1
 8007a30:	e7e7      	b.n	8007a02 <__mdiff+0xee>
 8007a32:	bf00      	nop
 8007a34:	080083c0 	.word	0x080083c0
 8007a38:	080083d1 	.word	0x080083d1

08007a3c <__d2b>:
 8007a3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007a40:	460f      	mov	r7, r1
 8007a42:	2101      	movs	r1, #1
 8007a44:	ec59 8b10 	vmov	r8, r9, d0
 8007a48:	4616      	mov	r6, r2
 8007a4a:	f7ff fcd5 	bl	80073f8 <_Balloc>
 8007a4e:	4604      	mov	r4, r0
 8007a50:	b930      	cbnz	r0, 8007a60 <__d2b+0x24>
 8007a52:	4602      	mov	r2, r0
 8007a54:	4b23      	ldr	r3, [pc, #140]	@ (8007ae4 <__d2b+0xa8>)
 8007a56:	4824      	ldr	r0, [pc, #144]	@ (8007ae8 <__d2b+0xac>)
 8007a58:	f240 310f 	movw	r1, #783	@ 0x30f
 8007a5c:	f000 fae6 	bl	800802c <__assert_func>
 8007a60:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007a64:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007a68:	b10d      	cbz	r5, 8007a6e <__d2b+0x32>
 8007a6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a6e:	9301      	str	r3, [sp, #4]
 8007a70:	f1b8 0300 	subs.w	r3, r8, #0
 8007a74:	d023      	beq.n	8007abe <__d2b+0x82>
 8007a76:	4668      	mov	r0, sp
 8007a78:	9300      	str	r3, [sp, #0]
 8007a7a:	f7ff fd84 	bl	8007586 <__lo0bits>
 8007a7e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007a82:	b1d0      	cbz	r0, 8007aba <__d2b+0x7e>
 8007a84:	f1c0 0320 	rsb	r3, r0, #32
 8007a88:	fa02 f303 	lsl.w	r3, r2, r3
 8007a8c:	430b      	orrs	r3, r1
 8007a8e:	40c2      	lsrs	r2, r0
 8007a90:	6163      	str	r3, [r4, #20]
 8007a92:	9201      	str	r2, [sp, #4]
 8007a94:	9b01      	ldr	r3, [sp, #4]
 8007a96:	61a3      	str	r3, [r4, #24]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	bf0c      	ite	eq
 8007a9c:	2201      	moveq	r2, #1
 8007a9e:	2202      	movne	r2, #2
 8007aa0:	6122      	str	r2, [r4, #16]
 8007aa2:	b1a5      	cbz	r5, 8007ace <__d2b+0x92>
 8007aa4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007aa8:	4405      	add	r5, r0
 8007aaa:	603d      	str	r5, [r7, #0]
 8007aac:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007ab0:	6030      	str	r0, [r6, #0]
 8007ab2:	4620      	mov	r0, r4
 8007ab4:	b003      	add	sp, #12
 8007ab6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007aba:	6161      	str	r1, [r4, #20]
 8007abc:	e7ea      	b.n	8007a94 <__d2b+0x58>
 8007abe:	a801      	add	r0, sp, #4
 8007ac0:	f7ff fd61 	bl	8007586 <__lo0bits>
 8007ac4:	9b01      	ldr	r3, [sp, #4]
 8007ac6:	6163      	str	r3, [r4, #20]
 8007ac8:	3020      	adds	r0, #32
 8007aca:	2201      	movs	r2, #1
 8007acc:	e7e8      	b.n	8007aa0 <__d2b+0x64>
 8007ace:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007ad2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007ad6:	6038      	str	r0, [r7, #0]
 8007ad8:	6918      	ldr	r0, [r3, #16]
 8007ada:	f7ff fd35 	bl	8007548 <__hi0bits>
 8007ade:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007ae2:	e7e5      	b.n	8007ab0 <__d2b+0x74>
 8007ae4:	080083c0 	.word	0x080083c0
 8007ae8:	080083d1 	.word	0x080083d1

08007aec <__sfputc_r>:
 8007aec:	6893      	ldr	r3, [r2, #8]
 8007aee:	3b01      	subs	r3, #1
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	b410      	push	{r4}
 8007af4:	6093      	str	r3, [r2, #8]
 8007af6:	da08      	bge.n	8007b0a <__sfputc_r+0x1e>
 8007af8:	6994      	ldr	r4, [r2, #24]
 8007afa:	42a3      	cmp	r3, r4
 8007afc:	db01      	blt.n	8007b02 <__sfputc_r+0x16>
 8007afe:	290a      	cmp	r1, #10
 8007b00:	d103      	bne.n	8007b0a <__sfputc_r+0x1e>
 8007b02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b06:	f000 b9df 	b.w	8007ec8 <__swbuf_r>
 8007b0a:	6813      	ldr	r3, [r2, #0]
 8007b0c:	1c58      	adds	r0, r3, #1
 8007b0e:	6010      	str	r0, [r2, #0]
 8007b10:	7019      	strb	r1, [r3, #0]
 8007b12:	4608      	mov	r0, r1
 8007b14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b18:	4770      	bx	lr

08007b1a <__sfputs_r>:
 8007b1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b1c:	4606      	mov	r6, r0
 8007b1e:	460f      	mov	r7, r1
 8007b20:	4614      	mov	r4, r2
 8007b22:	18d5      	adds	r5, r2, r3
 8007b24:	42ac      	cmp	r4, r5
 8007b26:	d101      	bne.n	8007b2c <__sfputs_r+0x12>
 8007b28:	2000      	movs	r0, #0
 8007b2a:	e007      	b.n	8007b3c <__sfputs_r+0x22>
 8007b2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b30:	463a      	mov	r2, r7
 8007b32:	4630      	mov	r0, r6
 8007b34:	f7ff ffda 	bl	8007aec <__sfputc_r>
 8007b38:	1c43      	adds	r3, r0, #1
 8007b3a:	d1f3      	bne.n	8007b24 <__sfputs_r+0xa>
 8007b3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007b40 <_vfiprintf_r>:
 8007b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b44:	460d      	mov	r5, r1
 8007b46:	b09d      	sub	sp, #116	@ 0x74
 8007b48:	4614      	mov	r4, r2
 8007b4a:	4698      	mov	r8, r3
 8007b4c:	4606      	mov	r6, r0
 8007b4e:	b118      	cbz	r0, 8007b58 <_vfiprintf_r+0x18>
 8007b50:	6a03      	ldr	r3, [r0, #32]
 8007b52:	b90b      	cbnz	r3, 8007b58 <_vfiprintf_r+0x18>
 8007b54:	f7fe fbea 	bl	800632c <__sinit>
 8007b58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b5a:	07d9      	lsls	r1, r3, #31
 8007b5c:	d405      	bmi.n	8007b6a <_vfiprintf_r+0x2a>
 8007b5e:	89ab      	ldrh	r3, [r5, #12]
 8007b60:	059a      	lsls	r2, r3, #22
 8007b62:	d402      	bmi.n	8007b6a <_vfiprintf_r+0x2a>
 8007b64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b66:	f7fe fcea 	bl	800653e <__retarget_lock_acquire_recursive>
 8007b6a:	89ab      	ldrh	r3, [r5, #12]
 8007b6c:	071b      	lsls	r3, r3, #28
 8007b6e:	d501      	bpl.n	8007b74 <_vfiprintf_r+0x34>
 8007b70:	692b      	ldr	r3, [r5, #16]
 8007b72:	b99b      	cbnz	r3, 8007b9c <_vfiprintf_r+0x5c>
 8007b74:	4629      	mov	r1, r5
 8007b76:	4630      	mov	r0, r6
 8007b78:	f000 f9e4 	bl	8007f44 <__swsetup_r>
 8007b7c:	b170      	cbz	r0, 8007b9c <_vfiprintf_r+0x5c>
 8007b7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b80:	07dc      	lsls	r4, r3, #31
 8007b82:	d504      	bpl.n	8007b8e <_vfiprintf_r+0x4e>
 8007b84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007b88:	b01d      	add	sp, #116	@ 0x74
 8007b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b8e:	89ab      	ldrh	r3, [r5, #12]
 8007b90:	0598      	lsls	r0, r3, #22
 8007b92:	d4f7      	bmi.n	8007b84 <_vfiprintf_r+0x44>
 8007b94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b96:	f7fe fcd3 	bl	8006540 <__retarget_lock_release_recursive>
 8007b9a:	e7f3      	b.n	8007b84 <_vfiprintf_r+0x44>
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ba0:	2320      	movs	r3, #32
 8007ba2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007ba6:	f8cd 800c 	str.w	r8, [sp, #12]
 8007baa:	2330      	movs	r3, #48	@ 0x30
 8007bac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007d5c <_vfiprintf_r+0x21c>
 8007bb0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007bb4:	f04f 0901 	mov.w	r9, #1
 8007bb8:	4623      	mov	r3, r4
 8007bba:	469a      	mov	sl, r3
 8007bbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bc0:	b10a      	cbz	r2, 8007bc6 <_vfiprintf_r+0x86>
 8007bc2:	2a25      	cmp	r2, #37	@ 0x25
 8007bc4:	d1f9      	bne.n	8007bba <_vfiprintf_r+0x7a>
 8007bc6:	ebba 0b04 	subs.w	fp, sl, r4
 8007bca:	d00b      	beq.n	8007be4 <_vfiprintf_r+0xa4>
 8007bcc:	465b      	mov	r3, fp
 8007bce:	4622      	mov	r2, r4
 8007bd0:	4629      	mov	r1, r5
 8007bd2:	4630      	mov	r0, r6
 8007bd4:	f7ff ffa1 	bl	8007b1a <__sfputs_r>
 8007bd8:	3001      	adds	r0, #1
 8007bda:	f000 80a7 	beq.w	8007d2c <_vfiprintf_r+0x1ec>
 8007bde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007be0:	445a      	add	r2, fp
 8007be2:	9209      	str	r2, [sp, #36]	@ 0x24
 8007be4:	f89a 3000 	ldrb.w	r3, [sl]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	f000 809f 	beq.w	8007d2c <_vfiprintf_r+0x1ec>
 8007bee:	2300      	movs	r3, #0
 8007bf0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007bf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007bf8:	f10a 0a01 	add.w	sl, sl, #1
 8007bfc:	9304      	str	r3, [sp, #16]
 8007bfe:	9307      	str	r3, [sp, #28]
 8007c00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007c04:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c06:	4654      	mov	r4, sl
 8007c08:	2205      	movs	r2, #5
 8007c0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c0e:	4853      	ldr	r0, [pc, #332]	@ (8007d5c <_vfiprintf_r+0x21c>)
 8007c10:	f7f8 fafe 	bl	8000210 <memchr>
 8007c14:	9a04      	ldr	r2, [sp, #16]
 8007c16:	b9d8      	cbnz	r0, 8007c50 <_vfiprintf_r+0x110>
 8007c18:	06d1      	lsls	r1, r2, #27
 8007c1a:	bf44      	itt	mi
 8007c1c:	2320      	movmi	r3, #32
 8007c1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c22:	0713      	lsls	r3, r2, #28
 8007c24:	bf44      	itt	mi
 8007c26:	232b      	movmi	r3, #43	@ 0x2b
 8007c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c2c:	f89a 3000 	ldrb.w	r3, [sl]
 8007c30:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c32:	d015      	beq.n	8007c60 <_vfiprintf_r+0x120>
 8007c34:	9a07      	ldr	r2, [sp, #28]
 8007c36:	4654      	mov	r4, sl
 8007c38:	2000      	movs	r0, #0
 8007c3a:	f04f 0c0a 	mov.w	ip, #10
 8007c3e:	4621      	mov	r1, r4
 8007c40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c44:	3b30      	subs	r3, #48	@ 0x30
 8007c46:	2b09      	cmp	r3, #9
 8007c48:	d94b      	bls.n	8007ce2 <_vfiprintf_r+0x1a2>
 8007c4a:	b1b0      	cbz	r0, 8007c7a <_vfiprintf_r+0x13a>
 8007c4c:	9207      	str	r2, [sp, #28]
 8007c4e:	e014      	b.n	8007c7a <_vfiprintf_r+0x13a>
 8007c50:	eba0 0308 	sub.w	r3, r0, r8
 8007c54:	fa09 f303 	lsl.w	r3, r9, r3
 8007c58:	4313      	orrs	r3, r2
 8007c5a:	9304      	str	r3, [sp, #16]
 8007c5c:	46a2      	mov	sl, r4
 8007c5e:	e7d2      	b.n	8007c06 <_vfiprintf_r+0xc6>
 8007c60:	9b03      	ldr	r3, [sp, #12]
 8007c62:	1d19      	adds	r1, r3, #4
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	9103      	str	r1, [sp, #12]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	bfbb      	ittet	lt
 8007c6c:	425b      	neglt	r3, r3
 8007c6e:	f042 0202 	orrlt.w	r2, r2, #2
 8007c72:	9307      	strge	r3, [sp, #28]
 8007c74:	9307      	strlt	r3, [sp, #28]
 8007c76:	bfb8      	it	lt
 8007c78:	9204      	strlt	r2, [sp, #16]
 8007c7a:	7823      	ldrb	r3, [r4, #0]
 8007c7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8007c7e:	d10a      	bne.n	8007c96 <_vfiprintf_r+0x156>
 8007c80:	7863      	ldrb	r3, [r4, #1]
 8007c82:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c84:	d132      	bne.n	8007cec <_vfiprintf_r+0x1ac>
 8007c86:	9b03      	ldr	r3, [sp, #12]
 8007c88:	1d1a      	adds	r2, r3, #4
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	9203      	str	r2, [sp, #12]
 8007c8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007c92:	3402      	adds	r4, #2
 8007c94:	9305      	str	r3, [sp, #20]
 8007c96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007d6c <_vfiprintf_r+0x22c>
 8007c9a:	7821      	ldrb	r1, [r4, #0]
 8007c9c:	2203      	movs	r2, #3
 8007c9e:	4650      	mov	r0, sl
 8007ca0:	f7f8 fab6 	bl	8000210 <memchr>
 8007ca4:	b138      	cbz	r0, 8007cb6 <_vfiprintf_r+0x176>
 8007ca6:	9b04      	ldr	r3, [sp, #16]
 8007ca8:	eba0 000a 	sub.w	r0, r0, sl
 8007cac:	2240      	movs	r2, #64	@ 0x40
 8007cae:	4082      	lsls	r2, r0
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	3401      	adds	r4, #1
 8007cb4:	9304      	str	r3, [sp, #16]
 8007cb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cba:	4829      	ldr	r0, [pc, #164]	@ (8007d60 <_vfiprintf_r+0x220>)
 8007cbc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007cc0:	2206      	movs	r2, #6
 8007cc2:	f7f8 faa5 	bl	8000210 <memchr>
 8007cc6:	2800      	cmp	r0, #0
 8007cc8:	d03f      	beq.n	8007d4a <_vfiprintf_r+0x20a>
 8007cca:	4b26      	ldr	r3, [pc, #152]	@ (8007d64 <_vfiprintf_r+0x224>)
 8007ccc:	bb1b      	cbnz	r3, 8007d16 <_vfiprintf_r+0x1d6>
 8007cce:	9b03      	ldr	r3, [sp, #12]
 8007cd0:	3307      	adds	r3, #7
 8007cd2:	f023 0307 	bic.w	r3, r3, #7
 8007cd6:	3308      	adds	r3, #8
 8007cd8:	9303      	str	r3, [sp, #12]
 8007cda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cdc:	443b      	add	r3, r7
 8007cde:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ce0:	e76a      	b.n	8007bb8 <_vfiprintf_r+0x78>
 8007ce2:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ce6:	460c      	mov	r4, r1
 8007ce8:	2001      	movs	r0, #1
 8007cea:	e7a8      	b.n	8007c3e <_vfiprintf_r+0xfe>
 8007cec:	2300      	movs	r3, #0
 8007cee:	3401      	adds	r4, #1
 8007cf0:	9305      	str	r3, [sp, #20]
 8007cf2:	4619      	mov	r1, r3
 8007cf4:	f04f 0c0a 	mov.w	ip, #10
 8007cf8:	4620      	mov	r0, r4
 8007cfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007cfe:	3a30      	subs	r2, #48	@ 0x30
 8007d00:	2a09      	cmp	r2, #9
 8007d02:	d903      	bls.n	8007d0c <_vfiprintf_r+0x1cc>
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d0c6      	beq.n	8007c96 <_vfiprintf_r+0x156>
 8007d08:	9105      	str	r1, [sp, #20]
 8007d0a:	e7c4      	b.n	8007c96 <_vfiprintf_r+0x156>
 8007d0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d10:	4604      	mov	r4, r0
 8007d12:	2301      	movs	r3, #1
 8007d14:	e7f0      	b.n	8007cf8 <_vfiprintf_r+0x1b8>
 8007d16:	ab03      	add	r3, sp, #12
 8007d18:	9300      	str	r3, [sp, #0]
 8007d1a:	462a      	mov	r2, r5
 8007d1c:	4b12      	ldr	r3, [pc, #72]	@ (8007d68 <_vfiprintf_r+0x228>)
 8007d1e:	a904      	add	r1, sp, #16
 8007d20:	4630      	mov	r0, r6
 8007d22:	f7fd fec1 	bl	8005aa8 <_printf_float>
 8007d26:	4607      	mov	r7, r0
 8007d28:	1c78      	adds	r0, r7, #1
 8007d2a:	d1d6      	bne.n	8007cda <_vfiprintf_r+0x19a>
 8007d2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d2e:	07d9      	lsls	r1, r3, #31
 8007d30:	d405      	bmi.n	8007d3e <_vfiprintf_r+0x1fe>
 8007d32:	89ab      	ldrh	r3, [r5, #12]
 8007d34:	059a      	lsls	r2, r3, #22
 8007d36:	d402      	bmi.n	8007d3e <_vfiprintf_r+0x1fe>
 8007d38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d3a:	f7fe fc01 	bl	8006540 <__retarget_lock_release_recursive>
 8007d3e:	89ab      	ldrh	r3, [r5, #12]
 8007d40:	065b      	lsls	r3, r3, #25
 8007d42:	f53f af1f 	bmi.w	8007b84 <_vfiprintf_r+0x44>
 8007d46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007d48:	e71e      	b.n	8007b88 <_vfiprintf_r+0x48>
 8007d4a:	ab03      	add	r3, sp, #12
 8007d4c:	9300      	str	r3, [sp, #0]
 8007d4e:	462a      	mov	r2, r5
 8007d50:	4b05      	ldr	r3, [pc, #20]	@ (8007d68 <_vfiprintf_r+0x228>)
 8007d52:	a904      	add	r1, sp, #16
 8007d54:	4630      	mov	r0, r6
 8007d56:	f7fe f93f 	bl	8005fd8 <_printf_i>
 8007d5a:	e7e4      	b.n	8007d26 <_vfiprintf_r+0x1e6>
 8007d5c:	0800842a 	.word	0x0800842a
 8007d60:	08008434 	.word	0x08008434
 8007d64:	08005aa9 	.word	0x08005aa9
 8007d68:	08007b1b 	.word	0x08007b1b
 8007d6c:	08008430 	.word	0x08008430

08007d70 <__sflush_r>:
 8007d70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d78:	0716      	lsls	r6, r2, #28
 8007d7a:	4605      	mov	r5, r0
 8007d7c:	460c      	mov	r4, r1
 8007d7e:	d454      	bmi.n	8007e2a <__sflush_r+0xba>
 8007d80:	684b      	ldr	r3, [r1, #4]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	dc02      	bgt.n	8007d8c <__sflush_r+0x1c>
 8007d86:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	dd48      	ble.n	8007e1e <__sflush_r+0xae>
 8007d8c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007d8e:	2e00      	cmp	r6, #0
 8007d90:	d045      	beq.n	8007e1e <__sflush_r+0xae>
 8007d92:	2300      	movs	r3, #0
 8007d94:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007d98:	682f      	ldr	r7, [r5, #0]
 8007d9a:	6a21      	ldr	r1, [r4, #32]
 8007d9c:	602b      	str	r3, [r5, #0]
 8007d9e:	d030      	beq.n	8007e02 <__sflush_r+0x92>
 8007da0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007da2:	89a3      	ldrh	r3, [r4, #12]
 8007da4:	0759      	lsls	r1, r3, #29
 8007da6:	d505      	bpl.n	8007db4 <__sflush_r+0x44>
 8007da8:	6863      	ldr	r3, [r4, #4]
 8007daa:	1ad2      	subs	r2, r2, r3
 8007dac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007dae:	b10b      	cbz	r3, 8007db4 <__sflush_r+0x44>
 8007db0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007db2:	1ad2      	subs	r2, r2, r3
 8007db4:	2300      	movs	r3, #0
 8007db6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007db8:	6a21      	ldr	r1, [r4, #32]
 8007dba:	4628      	mov	r0, r5
 8007dbc:	47b0      	blx	r6
 8007dbe:	1c43      	adds	r3, r0, #1
 8007dc0:	89a3      	ldrh	r3, [r4, #12]
 8007dc2:	d106      	bne.n	8007dd2 <__sflush_r+0x62>
 8007dc4:	6829      	ldr	r1, [r5, #0]
 8007dc6:	291d      	cmp	r1, #29
 8007dc8:	d82b      	bhi.n	8007e22 <__sflush_r+0xb2>
 8007dca:	4a2a      	ldr	r2, [pc, #168]	@ (8007e74 <__sflush_r+0x104>)
 8007dcc:	40ca      	lsrs	r2, r1
 8007dce:	07d6      	lsls	r6, r2, #31
 8007dd0:	d527      	bpl.n	8007e22 <__sflush_r+0xb2>
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	6062      	str	r2, [r4, #4]
 8007dd6:	04d9      	lsls	r1, r3, #19
 8007dd8:	6922      	ldr	r2, [r4, #16]
 8007dda:	6022      	str	r2, [r4, #0]
 8007ddc:	d504      	bpl.n	8007de8 <__sflush_r+0x78>
 8007dde:	1c42      	adds	r2, r0, #1
 8007de0:	d101      	bne.n	8007de6 <__sflush_r+0x76>
 8007de2:	682b      	ldr	r3, [r5, #0]
 8007de4:	b903      	cbnz	r3, 8007de8 <__sflush_r+0x78>
 8007de6:	6560      	str	r0, [r4, #84]	@ 0x54
 8007de8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007dea:	602f      	str	r7, [r5, #0]
 8007dec:	b1b9      	cbz	r1, 8007e1e <__sflush_r+0xae>
 8007dee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007df2:	4299      	cmp	r1, r3
 8007df4:	d002      	beq.n	8007dfc <__sflush_r+0x8c>
 8007df6:	4628      	mov	r0, r5
 8007df8:	f7ff f9fe 	bl	80071f8 <_free_r>
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e00:	e00d      	b.n	8007e1e <__sflush_r+0xae>
 8007e02:	2301      	movs	r3, #1
 8007e04:	4628      	mov	r0, r5
 8007e06:	47b0      	blx	r6
 8007e08:	4602      	mov	r2, r0
 8007e0a:	1c50      	adds	r0, r2, #1
 8007e0c:	d1c9      	bne.n	8007da2 <__sflush_r+0x32>
 8007e0e:	682b      	ldr	r3, [r5, #0]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d0c6      	beq.n	8007da2 <__sflush_r+0x32>
 8007e14:	2b1d      	cmp	r3, #29
 8007e16:	d001      	beq.n	8007e1c <__sflush_r+0xac>
 8007e18:	2b16      	cmp	r3, #22
 8007e1a:	d11e      	bne.n	8007e5a <__sflush_r+0xea>
 8007e1c:	602f      	str	r7, [r5, #0]
 8007e1e:	2000      	movs	r0, #0
 8007e20:	e022      	b.n	8007e68 <__sflush_r+0xf8>
 8007e22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e26:	b21b      	sxth	r3, r3
 8007e28:	e01b      	b.n	8007e62 <__sflush_r+0xf2>
 8007e2a:	690f      	ldr	r7, [r1, #16]
 8007e2c:	2f00      	cmp	r7, #0
 8007e2e:	d0f6      	beq.n	8007e1e <__sflush_r+0xae>
 8007e30:	0793      	lsls	r3, r2, #30
 8007e32:	680e      	ldr	r6, [r1, #0]
 8007e34:	bf08      	it	eq
 8007e36:	694b      	ldreq	r3, [r1, #20]
 8007e38:	600f      	str	r7, [r1, #0]
 8007e3a:	bf18      	it	ne
 8007e3c:	2300      	movne	r3, #0
 8007e3e:	eba6 0807 	sub.w	r8, r6, r7
 8007e42:	608b      	str	r3, [r1, #8]
 8007e44:	f1b8 0f00 	cmp.w	r8, #0
 8007e48:	dde9      	ble.n	8007e1e <__sflush_r+0xae>
 8007e4a:	6a21      	ldr	r1, [r4, #32]
 8007e4c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007e4e:	4643      	mov	r3, r8
 8007e50:	463a      	mov	r2, r7
 8007e52:	4628      	mov	r0, r5
 8007e54:	47b0      	blx	r6
 8007e56:	2800      	cmp	r0, #0
 8007e58:	dc08      	bgt.n	8007e6c <__sflush_r+0xfc>
 8007e5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e62:	81a3      	strh	r3, [r4, #12]
 8007e64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e6c:	4407      	add	r7, r0
 8007e6e:	eba8 0800 	sub.w	r8, r8, r0
 8007e72:	e7e7      	b.n	8007e44 <__sflush_r+0xd4>
 8007e74:	20400001 	.word	0x20400001

08007e78 <_fflush_r>:
 8007e78:	b538      	push	{r3, r4, r5, lr}
 8007e7a:	690b      	ldr	r3, [r1, #16]
 8007e7c:	4605      	mov	r5, r0
 8007e7e:	460c      	mov	r4, r1
 8007e80:	b913      	cbnz	r3, 8007e88 <_fflush_r+0x10>
 8007e82:	2500      	movs	r5, #0
 8007e84:	4628      	mov	r0, r5
 8007e86:	bd38      	pop	{r3, r4, r5, pc}
 8007e88:	b118      	cbz	r0, 8007e92 <_fflush_r+0x1a>
 8007e8a:	6a03      	ldr	r3, [r0, #32]
 8007e8c:	b90b      	cbnz	r3, 8007e92 <_fflush_r+0x1a>
 8007e8e:	f7fe fa4d 	bl	800632c <__sinit>
 8007e92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d0f3      	beq.n	8007e82 <_fflush_r+0xa>
 8007e9a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007e9c:	07d0      	lsls	r0, r2, #31
 8007e9e:	d404      	bmi.n	8007eaa <_fflush_r+0x32>
 8007ea0:	0599      	lsls	r1, r3, #22
 8007ea2:	d402      	bmi.n	8007eaa <_fflush_r+0x32>
 8007ea4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ea6:	f7fe fb4a 	bl	800653e <__retarget_lock_acquire_recursive>
 8007eaa:	4628      	mov	r0, r5
 8007eac:	4621      	mov	r1, r4
 8007eae:	f7ff ff5f 	bl	8007d70 <__sflush_r>
 8007eb2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007eb4:	07da      	lsls	r2, r3, #31
 8007eb6:	4605      	mov	r5, r0
 8007eb8:	d4e4      	bmi.n	8007e84 <_fflush_r+0xc>
 8007eba:	89a3      	ldrh	r3, [r4, #12]
 8007ebc:	059b      	lsls	r3, r3, #22
 8007ebe:	d4e1      	bmi.n	8007e84 <_fflush_r+0xc>
 8007ec0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ec2:	f7fe fb3d 	bl	8006540 <__retarget_lock_release_recursive>
 8007ec6:	e7dd      	b.n	8007e84 <_fflush_r+0xc>

08007ec8 <__swbuf_r>:
 8007ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eca:	460e      	mov	r6, r1
 8007ecc:	4614      	mov	r4, r2
 8007ece:	4605      	mov	r5, r0
 8007ed0:	b118      	cbz	r0, 8007eda <__swbuf_r+0x12>
 8007ed2:	6a03      	ldr	r3, [r0, #32]
 8007ed4:	b90b      	cbnz	r3, 8007eda <__swbuf_r+0x12>
 8007ed6:	f7fe fa29 	bl	800632c <__sinit>
 8007eda:	69a3      	ldr	r3, [r4, #24]
 8007edc:	60a3      	str	r3, [r4, #8]
 8007ede:	89a3      	ldrh	r3, [r4, #12]
 8007ee0:	071a      	lsls	r2, r3, #28
 8007ee2:	d501      	bpl.n	8007ee8 <__swbuf_r+0x20>
 8007ee4:	6923      	ldr	r3, [r4, #16]
 8007ee6:	b943      	cbnz	r3, 8007efa <__swbuf_r+0x32>
 8007ee8:	4621      	mov	r1, r4
 8007eea:	4628      	mov	r0, r5
 8007eec:	f000 f82a 	bl	8007f44 <__swsetup_r>
 8007ef0:	b118      	cbz	r0, 8007efa <__swbuf_r+0x32>
 8007ef2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007ef6:	4638      	mov	r0, r7
 8007ef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007efa:	6823      	ldr	r3, [r4, #0]
 8007efc:	6922      	ldr	r2, [r4, #16]
 8007efe:	1a98      	subs	r0, r3, r2
 8007f00:	6963      	ldr	r3, [r4, #20]
 8007f02:	b2f6      	uxtb	r6, r6
 8007f04:	4283      	cmp	r3, r0
 8007f06:	4637      	mov	r7, r6
 8007f08:	dc05      	bgt.n	8007f16 <__swbuf_r+0x4e>
 8007f0a:	4621      	mov	r1, r4
 8007f0c:	4628      	mov	r0, r5
 8007f0e:	f7ff ffb3 	bl	8007e78 <_fflush_r>
 8007f12:	2800      	cmp	r0, #0
 8007f14:	d1ed      	bne.n	8007ef2 <__swbuf_r+0x2a>
 8007f16:	68a3      	ldr	r3, [r4, #8]
 8007f18:	3b01      	subs	r3, #1
 8007f1a:	60a3      	str	r3, [r4, #8]
 8007f1c:	6823      	ldr	r3, [r4, #0]
 8007f1e:	1c5a      	adds	r2, r3, #1
 8007f20:	6022      	str	r2, [r4, #0]
 8007f22:	701e      	strb	r6, [r3, #0]
 8007f24:	6962      	ldr	r2, [r4, #20]
 8007f26:	1c43      	adds	r3, r0, #1
 8007f28:	429a      	cmp	r2, r3
 8007f2a:	d004      	beq.n	8007f36 <__swbuf_r+0x6e>
 8007f2c:	89a3      	ldrh	r3, [r4, #12]
 8007f2e:	07db      	lsls	r3, r3, #31
 8007f30:	d5e1      	bpl.n	8007ef6 <__swbuf_r+0x2e>
 8007f32:	2e0a      	cmp	r6, #10
 8007f34:	d1df      	bne.n	8007ef6 <__swbuf_r+0x2e>
 8007f36:	4621      	mov	r1, r4
 8007f38:	4628      	mov	r0, r5
 8007f3a:	f7ff ff9d 	bl	8007e78 <_fflush_r>
 8007f3e:	2800      	cmp	r0, #0
 8007f40:	d0d9      	beq.n	8007ef6 <__swbuf_r+0x2e>
 8007f42:	e7d6      	b.n	8007ef2 <__swbuf_r+0x2a>

08007f44 <__swsetup_r>:
 8007f44:	b538      	push	{r3, r4, r5, lr}
 8007f46:	4b29      	ldr	r3, [pc, #164]	@ (8007fec <__swsetup_r+0xa8>)
 8007f48:	4605      	mov	r5, r0
 8007f4a:	6818      	ldr	r0, [r3, #0]
 8007f4c:	460c      	mov	r4, r1
 8007f4e:	b118      	cbz	r0, 8007f58 <__swsetup_r+0x14>
 8007f50:	6a03      	ldr	r3, [r0, #32]
 8007f52:	b90b      	cbnz	r3, 8007f58 <__swsetup_r+0x14>
 8007f54:	f7fe f9ea 	bl	800632c <__sinit>
 8007f58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f5c:	0719      	lsls	r1, r3, #28
 8007f5e:	d422      	bmi.n	8007fa6 <__swsetup_r+0x62>
 8007f60:	06da      	lsls	r2, r3, #27
 8007f62:	d407      	bmi.n	8007f74 <__swsetup_r+0x30>
 8007f64:	2209      	movs	r2, #9
 8007f66:	602a      	str	r2, [r5, #0]
 8007f68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f6c:	81a3      	strh	r3, [r4, #12]
 8007f6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f72:	e033      	b.n	8007fdc <__swsetup_r+0x98>
 8007f74:	0758      	lsls	r0, r3, #29
 8007f76:	d512      	bpl.n	8007f9e <__swsetup_r+0x5a>
 8007f78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f7a:	b141      	cbz	r1, 8007f8e <__swsetup_r+0x4a>
 8007f7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f80:	4299      	cmp	r1, r3
 8007f82:	d002      	beq.n	8007f8a <__swsetup_r+0x46>
 8007f84:	4628      	mov	r0, r5
 8007f86:	f7ff f937 	bl	80071f8 <_free_r>
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f8e:	89a3      	ldrh	r3, [r4, #12]
 8007f90:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007f94:	81a3      	strh	r3, [r4, #12]
 8007f96:	2300      	movs	r3, #0
 8007f98:	6063      	str	r3, [r4, #4]
 8007f9a:	6923      	ldr	r3, [r4, #16]
 8007f9c:	6023      	str	r3, [r4, #0]
 8007f9e:	89a3      	ldrh	r3, [r4, #12]
 8007fa0:	f043 0308 	orr.w	r3, r3, #8
 8007fa4:	81a3      	strh	r3, [r4, #12]
 8007fa6:	6923      	ldr	r3, [r4, #16]
 8007fa8:	b94b      	cbnz	r3, 8007fbe <__swsetup_r+0x7a>
 8007faa:	89a3      	ldrh	r3, [r4, #12]
 8007fac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007fb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fb4:	d003      	beq.n	8007fbe <__swsetup_r+0x7a>
 8007fb6:	4621      	mov	r1, r4
 8007fb8:	4628      	mov	r0, r5
 8007fba:	f000 f8c1 	bl	8008140 <__smakebuf_r>
 8007fbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fc2:	f013 0201 	ands.w	r2, r3, #1
 8007fc6:	d00a      	beq.n	8007fde <__swsetup_r+0x9a>
 8007fc8:	2200      	movs	r2, #0
 8007fca:	60a2      	str	r2, [r4, #8]
 8007fcc:	6962      	ldr	r2, [r4, #20]
 8007fce:	4252      	negs	r2, r2
 8007fd0:	61a2      	str	r2, [r4, #24]
 8007fd2:	6922      	ldr	r2, [r4, #16]
 8007fd4:	b942      	cbnz	r2, 8007fe8 <__swsetup_r+0xa4>
 8007fd6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007fda:	d1c5      	bne.n	8007f68 <__swsetup_r+0x24>
 8007fdc:	bd38      	pop	{r3, r4, r5, pc}
 8007fde:	0799      	lsls	r1, r3, #30
 8007fe0:	bf58      	it	pl
 8007fe2:	6962      	ldrpl	r2, [r4, #20]
 8007fe4:	60a2      	str	r2, [r4, #8]
 8007fe6:	e7f4      	b.n	8007fd2 <__swsetup_r+0x8e>
 8007fe8:	2000      	movs	r0, #0
 8007fea:	e7f7      	b.n	8007fdc <__swsetup_r+0x98>
 8007fec:	20000018 	.word	0x20000018

08007ff0 <_sbrk_r>:
 8007ff0:	b538      	push	{r3, r4, r5, lr}
 8007ff2:	4d06      	ldr	r5, [pc, #24]	@ (800800c <_sbrk_r+0x1c>)
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	4604      	mov	r4, r0
 8007ff8:	4608      	mov	r0, r1
 8007ffa:	602b      	str	r3, [r5, #0]
 8007ffc:	f7f9 fda2 	bl	8001b44 <_sbrk>
 8008000:	1c43      	adds	r3, r0, #1
 8008002:	d102      	bne.n	800800a <_sbrk_r+0x1a>
 8008004:	682b      	ldr	r3, [r5, #0]
 8008006:	b103      	cbz	r3, 800800a <_sbrk_r+0x1a>
 8008008:	6023      	str	r3, [r4, #0]
 800800a:	bd38      	pop	{r3, r4, r5, pc}
 800800c:	2000051c 	.word	0x2000051c

08008010 <memcpy>:
 8008010:	440a      	add	r2, r1
 8008012:	4291      	cmp	r1, r2
 8008014:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008018:	d100      	bne.n	800801c <memcpy+0xc>
 800801a:	4770      	bx	lr
 800801c:	b510      	push	{r4, lr}
 800801e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008022:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008026:	4291      	cmp	r1, r2
 8008028:	d1f9      	bne.n	800801e <memcpy+0xe>
 800802a:	bd10      	pop	{r4, pc}

0800802c <__assert_func>:
 800802c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800802e:	4614      	mov	r4, r2
 8008030:	461a      	mov	r2, r3
 8008032:	4b09      	ldr	r3, [pc, #36]	@ (8008058 <__assert_func+0x2c>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4605      	mov	r5, r0
 8008038:	68d8      	ldr	r0, [r3, #12]
 800803a:	b14c      	cbz	r4, 8008050 <__assert_func+0x24>
 800803c:	4b07      	ldr	r3, [pc, #28]	@ (800805c <__assert_func+0x30>)
 800803e:	9100      	str	r1, [sp, #0]
 8008040:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008044:	4906      	ldr	r1, [pc, #24]	@ (8008060 <__assert_func+0x34>)
 8008046:	462b      	mov	r3, r5
 8008048:	f000 f842 	bl	80080d0 <fiprintf>
 800804c:	f000 f8d6 	bl	80081fc <abort>
 8008050:	4b04      	ldr	r3, [pc, #16]	@ (8008064 <__assert_func+0x38>)
 8008052:	461c      	mov	r4, r3
 8008054:	e7f3      	b.n	800803e <__assert_func+0x12>
 8008056:	bf00      	nop
 8008058:	20000018 	.word	0x20000018
 800805c:	08008445 	.word	0x08008445
 8008060:	08008452 	.word	0x08008452
 8008064:	08008480 	.word	0x08008480

08008068 <_calloc_r>:
 8008068:	b570      	push	{r4, r5, r6, lr}
 800806a:	fba1 5402 	umull	r5, r4, r1, r2
 800806e:	b934      	cbnz	r4, 800807e <_calloc_r+0x16>
 8008070:	4629      	mov	r1, r5
 8008072:	f7ff f935 	bl	80072e0 <_malloc_r>
 8008076:	4606      	mov	r6, r0
 8008078:	b928      	cbnz	r0, 8008086 <_calloc_r+0x1e>
 800807a:	4630      	mov	r0, r6
 800807c:	bd70      	pop	{r4, r5, r6, pc}
 800807e:	220c      	movs	r2, #12
 8008080:	6002      	str	r2, [r0, #0]
 8008082:	2600      	movs	r6, #0
 8008084:	e7f9      	b.n	800807a <_calloc_r+0x12>
 8008086:	462a      	mov	r2, r5
 8008088:	4621      	mov	r1, r4
 800808a:	f7fe f9da 	bl	8006442 <memset>
 800808e:	e7f4      	b.n	800807a <_calloc_r+0x12>

08008090 <__ascii_mbtowc>:
 8008090:	b082      	sub	sp, #8
 8008092:	b901      	cbnz	r1, 8008096 <__ascii_mbtowc+0x6>
 8008094:	a901      	add	r1, sp, #4
 8008096:	b142      	cbz	r2, 80080aa <__ascii_mbtowc+0x1a>
 8008098:	b14b      	cbz	r3, 80080ae <__ascii_mbtowc+0x1e>
 800809a:	7813      	ldrb	r3, [r2, #0]
 800809c:	600b      	str	r3, [r1, #0]
 800809e:	7812      	ldrb	r2, [r2, #0]
 80080a0:	1e10      	subs	r0, r2, #0
 80080a2:	bf18      	it	ne
 80080a4:	2001      	movne	r0, #1
 80080a6:	b002      	add	sp, #8
 80080a8:	4770      	bx	lr
 80080aa:	4610      	mov	r0, r2
 80080ac:	e7fb      	b.n	80080a6 <__ascii_mbtowc+0x16>
 80080ae:	f06f 0001 	mvn.w	r0, #1
 80080b2:	e7f8      	b.n	80080a6 <__ascii_mbtowc+0x16>

080080b4 <__ascii_wctomb>:
 80080b4:	4603      	mov	r3, r0
 80080b6:	4608      	mov	r0, r1
 80080b8:	b141      	cbz	r1, 80080cc <__ascii_wctomb+0x18>
 80080ba:	2aff      	cmp	r2, #255	@ 0xff
 80080bc:	d904      	bls.n	80080c8 <__ascii_wctomb+0x14>
 80080be:	228a      	movs	r2, #138	@ 0x8a
 80080c0:	601a      	str	r2, [r3, #0]
 80080c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80080c6:	4770      	bx	lr
 80080c8:	700a      	strb	r2, [r1, #0]
 80080ca:	2001      	movs	r0, #1
 80080cc:	4770      	bx	lr
	...

080080d0 <fiprintf>:
 80080d0:	b40e      	push	{r1, r2, r3}
 80080d2:	b503      	push	{r0, r1, lr}
 80080d4:	4601      	mov	r1, r0
 80080d6:	ab03      	add	r3, sp, #12
 80080d8:	4805      	ldr	r0, [pc, #20]	@ (80080f0 <fiprintf+0x20>)
 80080da:	f853 2b04 	ldr.w	r2, [r3], #4
 80080de:	6800      	ldr	r0, [r0, #0]
 80080e0:	9301      	str	r3, [sp, #4]
 80080e2:	f7ff fd2d 	bl	8007b40 <_vfiprintf_r>
 80080e6:	b002      	add	sp, #8
 80080e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80080ec:	b003      	add	sp, #12
 80080ee:	4770      	bx	lr
 80080f0:	20000018 	.word	0x20000018

080080f4 <__swhatbuf_r>:
 80080f4:	b570      	push	{r4, r5, r6, lr}
 80080f6:	460c      	mov	r4, r1
 80080f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080fc:	2900      	cmp	r1, #0
 80080fe:	b096      	sub	sp, #88	@ 0x58
 8008100:	4615      	mov	r5, r2
 8008102:	461e      	mov	r6, r3
 8008104:	da0d      	bge.n	8008122 <__swhatbuf_r+0x2e>
 8008106:	89a3      	ldrh	r3, [r4, #12]
 8008108:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800810c:	f04f 0100 	mov.w	r1, #0
 8008110:	bf14      	ite	ne
 8008112:	2340      	movne	r3, #64	@ 0x40
 8008114:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008118:	2000      	movs	r0, #0
 800811a:	6031      	str	r1, [r6, #0]
 800811c:	602b      	str	r3, [r5, #0]
 800811e:	b016      	add	sp, #88	@ 0x58
 8008120:	bd70      	pop	{r4, r5, r6, pc}
 8008122:	466a      	mov	r2, sp
 8008124:	f000 f848 	bl	80081b8 <_fstat_r>
 8008128:	2800      	cmp	r0, #0
 800812a:	dbec      	blt.n	8008106 <__swhatbuf_r+0x12>
 800812c:	9901      	ldr	r1, [sp, #4]
 800812e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008132:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008136:	4259      	negs	r1, r3
 8008138:	4159      	adcs	r1, r3
 800813a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800813e:	e7eb      	b.n	8008118 <__swhatbuf_r+0x24>

08008140 <__smakebuf_r>:
 8008140:	898b      	ldrh	r3, [r1, #12]
 8008142:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008144:	079d      	lsls	r5, r3, #30
 8008146:	4606      	mov	r6, r0
 8008148:	460c      	mov	r4, r1
 800814a:	d507      	bpl.n	800815c <__smakebuf_r+0x1c>
 800814c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008150:	6023      	str	r3, [r4, #0]
 8008152:	6123      	str	r3, [r4, #16]
 8008154:	2301      	movs	r3, #1
 8008156:	6163      	str	r3, [r4, #20]
 8008158:	b003      	add	sp, #12
 800815a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800815c:	ab01      	add	r3, sp, #4
 800815e:	466a      	mov	r2, sp
 8008160:	f7ff ffc8 	bl	80080f4 <__swhatbuf_r>
 8008164:	9f00      	ldr	r7, [sp, #0]
 8008166:	4605      	mov	r5, r0
 8008168:	4639      	mov	r1, r7
 800816a:	4630      	mov	r0, r6
 800816c:	f7ff f8b8 	bl	80072e0 <_malloc_r>
 8008170:	b948      	cbnz	r0, 8008186 <__smakebuf_r+0x46>
 8008172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008176:	059a      	lsls	r2, r3, #22
 8008178:	d4ee      	bmi.n	8008158 <__smakebuf_r+0x18>
 800817a:	f023 0303 	bic.w	r3, r3, #3
 800817e:	f043 0302 	orr.w	r3, r3, #2
 8008182:	81a3      	strh	r3, [r4, #12]
 8008184:	e7e2      	b.n	800814c <__smakebuf_r+0xc>
 8008186:	89a3      	ldrh	r3, [r4, #12]
 8008188:	6020      	str	r0, [r4, #0]
 800818a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800818e:	81a3      	strh	r3, [r4, #12]
 8008190:	9b01      	ldr	r3, [sp, #4]
 8008192:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008196:	b15b      	cbz	r3, 80081b0 <__smakebuf_r+0x70>
 8008198:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800819c:	4630      	mov	r0, r6
 800819e:	f000 f81d 	bl	80081dc <_isatty_r>
 80081a2:	b128      	cbz	r0, 80081b0 <__smakebuf_r+0x70>
 80081a4:	89a3      	ldrh	r3, [r4, #12]
 80081a6:	f023 0303 	bic.w	r3, r3, #3
 80081aa:	f043 0301 	orr.w	r3, r3, #1
 80081ae:	81a3      	strh	r3, [r4, #12]
 80081b0:	89a3      	ldrh	r3, [r4, #12]
 80081b2:	431d      	orrs	r5, r3
 80081b4:	81a5      	strh	r5, [r4, #12]
 80081b6:	e7cf      	b.n	8008158 <__smakebuf_r+0x18>

080081b8 <_fstat_r>:
 80081b8:	b538      	push	{r3, r4, r5, lr}
 80081ba:	4d07      	ldr	r5, [pc, #28]	@ (80081d8 <_fstat_r+0x20>)
 80081bc:	2300      	movs	r3, #0
 80081be:	4604      	mov	r4, r0
 80081c0:	4608      	mov	r0, r1
 80081c2:	4611      	mov	r1, r2
 80081c4:	602b      	str	r3, [r5, #0]
 80081c6:	f7f9 fc95 	bl	8001af4 <_fstat>
 80081ca:	1c43      	adds	r3, r0, #1
 80081cc:	d102      	bne.n	80081d4 <_fstat_r+0x1c>
 80081ce:	682b      	ldr	r3, [r5, #0]
 80081d0:	b103      	cbz	r3, 80081d4 <_fstat_r+0x1c>
 80081d2:	6023      	str	r3, [r4, #0]
 80081d4:	bd38      	pop	{r3, r4, r5, pc}
 80081d6:	bf00      	nop
 80081d8:	2000051c 	.word	0x2000051c

080081dc <_isatty_r>:
 80081dc:	b538      	push	{r3, r4, r5, lr}
 80081de:	4d06      	ldr	r5, [pc, #24]	@ (80081f8 <_isatty_r+0x1c>)
 80081e0:	2300      	movs	r3, #0
 80081e2:	4604      	mov	r4, r0
 80081e4:	4608      	mov	r0, r1
 80081e6:	602b      	str	r3, [r5, #0]
 80081e8:	f7f9 fc94 	bl	8001b14 <_isatty>
 80081ec:	1c43      	adds	r3, r0, #1
 80081ee:	d102      	bne.n	80081f6 <_isatty_r+0x1a>
 80081f0:	682b      	ldr	r3, [r5, #0]
 80081f2:	b103      	cbz	r3, 80081f6 <_isatty_r+0x1a>
 80081f4:	6023      	str	r3, [r4, #0]
 80081f6:	bd38      	pop	{r3, r4, r5, pc}
 80081f8:	2000051c 	.word	0x2000051c

080081fc <abort>:
 80081fc:	b508      	push	{r3, lr}
 80081fe:	2006      	movs	r0, #6
 8008200:	f000 f82c 	bl	800825c <raise>
 8008204:	2001      	movs	r0, #1
 8008206:	f7f9 fc25 	bl	8001a54 <_exit>

0800820a <_raise_r>:
 800820a:	291f      	cmp	r1, #31
 800820c:	b538      	push	{r3, r4, r5, lr}
 800820e:	4605      	mov	r5, r0
 8008210:	460c      	mov	r4, r1
 8008212:	d904      	bls.n	800821e <_raise_r+0x14>
 8008214:	2316      	movs	r3, #22
 8008216:	6003      	str	r3, [r0, #0]
 8008218:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800821c:	bd38      	pop	{r3, r4, r5, pc}
 800821e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008220:	b112      	cbz	r2, 8008228 <_raise_r+0x1e>
 8008222:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008226:	b94b      	cbnz	r3, 800823c <_raise_r+0x32>
 8008228:	4628      	mov	r0, r5
 800822a:	f000 f831 	bl	8008290 <_getpid_r>
 800822e:	4622      	mov	r2, r4
 8008230:	4601      	mov	r1, r0
 8008232:	4628      	mov	r0, r5
 8008234:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008238:	f000 b818 	b.w	800826c <_kill_r>
 800823c:	2b01      	cmp	r3, #1
 800823e:	d00a      	beq.n	8008256 <_raise_r+0x4c>
 8008240:	1c59      	adds	r1, r3, #1
 8008242:	d103      	bne.n	800824c <_raise_r+0x42>
 8008244:	2316      	movs	r3, #22
 8008246:	6003      	str	r3, [r0, #0]
 8008248:	2001      	movs	r0, #1
 800824a:	e7e7      	b.n	800821c <_raise_r+0x12>
 800824c:	2100      	movs	r1, #0
 800824e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008252:	4620      	mov	r0, r4
 8008254:	4798      	blx	r3
 8008256:	2000      	movs	r0, #0
 8008258:	e7e0      	b.n	800821c <_raise_r+0x12>
	...

0800825c <raise>:
 800825c:	4b02      	ldr	r3, [pc, #8]	@ (8008268 <raise+0xc>)
 800825e:	4601      	mov	r1, r0
 8008260:	6818      	ldr	r0, [r3, #0]
 8008262:	f7ff bfd2 	b.w	800820a <_raise_r>
 8008266:	bf00      	nop
 8008268:	20000018 	.word	0x20000018

0800826c <_kill_r>:
 800826c:	b538      	push	{r3, r4, r5, lr}
 800826e:	4d07      	ldr	r5, [pc, #28]	@ (800828c <_kill_r+0x20>)
 8008270:	2300      	movs	r3, #0
 8008272:	4604      	mov	r4, r0
 8008274:	4608      	mov	r0, r1
 8008276:	4611      	mov	r1, r2
 8008278:	602b      	str	r3, [r5, #0]
 800827a:	f7f9 fbdb 	bl	8001a34 <_kill>
 800827e:	1c43      	adds	r3, r0, #1
 8008280:	d102      	bne.n	8008288 <_kill_r+0x1c>
 8008282:	682b      	ldr	r3, [r5, #0]
 8008284:	b103      	cbz	r3, 8008288 <_kill_r+0x1c>
 8008286:	6023      	str	r3, [r4, #0]
 8008288:	bd38      	pop	{r3, r4, r5, pc}
 800828a:	bf00      	nop
 800828c:	2000051c 	.word	0x2000051c

08008290 <_getpid_r>:
 8008290:	f7f9 bbc8 	b.w	8001a24 <_getpid>

08008294 <_init>:
 8008294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008296:	bf00      	nop
 8008298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800829a:	bc08      	pop	{r3}
 800829c:	469e      	mov	lr, r3
 800829e:	4770      	bx	lr

080082a0 <_fini>:
 80082a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082a2:	bf00      	nop
 80082a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082a6:	bc08      	pop	{r3}
 80082a8:	469e      	mov	lr, r3
 80082aa:	4770      	bx	lr
