
*** Running vivado
    with args -log wrap.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source wrap.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source wrap.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 394.004 ; gain = 67.406
Command: link_design -top wrap -part xcau25p-sfvb784-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcau25p-sfvb784-2-e
INFO: [Project 1-454] Reading design checkpoint 'd:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyber/wrapKyber.gen/sources_1/ip/MULT3/MULT3.dcp' for cell 'ibutterfly1/iMULT31'
INFO: [Project 1-454] Reading design checkpoint 'd:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyber/wrapKyber.gen/sources_1/ip/MULT6/MULT6.dcp' for cell 'ibutterfly1/ibarrett/iMULT62'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1517.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3312 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyber/wrapKyber.srcs/constrs_1/new/260.xdc]
create_clock: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1658.418 ; gain = 30.652
Finished Parsing XDC File [D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyber/wrapKyber.srcs/constrs_1/new/260.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1661.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 18 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1661.395 ; gain = 1195.293
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1689.332 ; gain = 27.938

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f9fb2261

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1978.207 ; gain = 288.875

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1486e74b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11c9058aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2321.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1586acfe5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2321.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 100 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1586acfe5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2321.492 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1586acfe5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2321.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1586acfe5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2321.492 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             100  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2321.492 ; gain = 0.000
Ending Logic Optimization Task | Checksum: b53288ec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2321.492 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: b53288ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2810.938 ; gain = 0.000
Ending Power Optimization Task | Checksum: b53288ec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2810.938 ; gain = 489.445

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b53288ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2810.938 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2810.938 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: b53288ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2810.938 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 2810.938 ; gain = 1149.543
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyber/wrapKyber.runs/impl_1/wrap_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file wrap_drc_opted.rpt -pb wrap_drc_opted.pb -rpx wrap_drc_opted.rpx
Command: report_drc -file wrap_drc_opted.rpt -pb wrap_drc_opted.pb -rpx wrap_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyber/wrapKyber.runs/impl_1/wrap_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2810.938 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1abaa0d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2810.938 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2810.938 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10b516e45

Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f91f53de

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f91f53de

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 3690.062 ; gain = 879.125
Phase 1 Placer Initialization | Checksum: 1f91f53de

Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1f46ed6b4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 20208ae7a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:49 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 20208ae7a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1b6e54890

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1b6e54890

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 3690.062 ; gain = 879.125
Phase 2.1.1 Partition Driven Placement | Checksum: 1b6e54890

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 3690.062 ; gain = 879.125
Phase 2.1 Floorplanning | Checksum: 1839ed224

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1839ed224

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1839ed224

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c72afe8c

Time (s): cpu = 00:02:17 ; elapsed = 00:01:42 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 20 LUTNM shape to break, 33 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 12, two critical 8, total 20, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 35 nets or LUTs. Breaked 20 LUTs, combined 15 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 81 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 8 nets.  Re-placed 29 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 29 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net iAddress_Gen1/Raddb2_reg[7]_18[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net iAddress_Gen1/Radda2_reg[7]_0[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net iAddress_Gen1/Radda1_reg[7]_0[1]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 19 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 19 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [Physopt 32-457] Pass 1. Identified 4 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell ibutterfly2/iMULT31/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell ibutterfly1/iMULT31/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell ibutterfly2/iMULT31/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell ibutterfly1/iMULT31/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg. 16 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 4 nets or cells. Created 96 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3690.062 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           20  |             15  |                    35  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     8  |           0  |           1  |  00:00:03  |
|  Very High Fanout                                 |           19  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |           96  |              0  |                     4  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          135  |             15  |                    50  |           0  |          11  |  00:00:06  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1dc86dec1

Time (s): cpu = 00:02:25 ; elapsed = 00:01:50 . Memory (MB): peak = 3690.062 ; gain = 879.125
Phase 2.4 Global Placement Core | Checksum: 1eb179ea6

Time (s): cpu = 00:02:27 ; elapsed = 00:01:51 . Memory (MB): peak = 3690.062 ; gain = 879.125
Phase 2 Global Placement | Checksum: 1eb179ea6

Time (s): cpu = 00:02:27 ; elapsed = 00:01:51 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b2a9d7b5

Time (s): cpu = 00:02:29 ; elapsed = 00:01:53 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fd79865e

Time (s): cpu = 00:02:31 ; elapsed = 00:01:54 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 140bf7420

Time (s): cpu = 00:02:53 ; elapsed = 00:02:12 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1322f49c3

Time (s): cpu = 00:02:55 ; elapsed = 00:02:13 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1d75cdcd2

Time (s): cpu = 00:02:59 ; elapsed = 00:02:17 . Memory (MB): peak = 3690.062 ; gain = 879.125
Phase 3.3.3 Slice Area Swap | Checksum: 1d75cdcd2

Time (s): cpu = 00:02:59 ; elapsed = 00:02:17 . Memory (MB): peak = 3690.062 ; gain = 879.125
Phase 3.3 Small Shape DP | Checksum: 177378248

Time (s): cpu = 00:03:10 ; elapsed = 00:02:23 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1ab9386f3

Time (s): cpu = 00:03:14 ; elapsed = 00:02:29 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1908a4a4a

Time (s): cpu = 00:03:14 ; elapsed = 00:02:30 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2630354d0

Time (s): cpu = 00:04:04 ; elapsed = 00:03:16 . Memory (MB): peak = 3690.062 ; gain = 879.125
Phase 3 Detail Placement | Checksum: 2630354d0

Time (s): cpu = 00:04:05 ; elapsed = 00:03:16 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16e4356ff

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.374 | TNS=-208.756 |
Phase 1 Physical Synthesis Initialization | Checksum: 10cf4622f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.496 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a411776f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.675 . Memory (MB): peak = 3690.062 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16e4356ff

Time (s): cpu = 00:04:21 ; elapsed = 00:03:27 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.130. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f6ff439f

Time (s): cpu = 00:05:39 ; elapsed = 00:04:48 . Memory (MB): peak = 3690.062 ; gain = 879.125

Time (s): cpu = 00:05:39 ; elapsed = 00:04:48 . Memory (MB): peak = 3690.062 ; gain = 879.125
Phase 4.1 Post Commit Optimization | Checksum: f6ff439f

Time (s): cpu = 00:05:39 ; elapsed = 00:04:48 . Memory (MB): peak = 3690.062 ; gain = 879.125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 181aff762

Time (s): cpu = 00:05:47 ; elapsed = 00:04:57 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                2x2|              16x16|                2x2|
|___________|___________________|___________________|___________________|
|       East|                8x8|              16x16|                2x2|
|___________|___________________|___________________|___________________|
|       West|                2x2|                8x8|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 181aff762

Time (s): cpu = 00:05:47 ; elapsed = 00:04:57 . Memory (MB): peak = 3690.062 ; gain = 879.125
Phase 4.3 Placer Reporting | Checksum: 181aff762

Time (s): cpu = 00:05:48 ; elapsed = 00:04:57 . Memory (MB): peak = 3690.062 ; gain = 879.125

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3690.062 ; gain = 0.000

Time (s): cpu = 00:05:48 ; elapsed = 00:04:57 . Memory (MB): peak = 3690.062 ; gain = 879.125
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 212ac43d4

Time (s): cpu = 00:05:48 ; elapsed = 00:04:57 . Memory (MB): peak = 3690.062 ; gain = 879.125
Ending Placer Task | Checksum: 1cf037dad

Time (s): cpu = 00:05:48 ; elapsed = 00:04:57 . Memory (MB): peak = 3690.062 ; gain = 879.125
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:54 ; elapsed = 00:05:01 . Memory (MB): peak = 3690.062 ; gain = 879.125
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyber/wrapKyber.runs/impl_1/wrap_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file wrap_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file wrap_utilization_placed.rpt -pb wrap_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file wrap_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3690.062 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyber/wrapKyber.runs/impl_1/wrap_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3690.062 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 792028e9 ConstDB: 0 ShapeSum: cb32a101 RouteDB: 8ab0b3c3
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3690.062 ; gain = 0.000
Post Restoration Checksum: NetGraph: e69260ef NumContArr: 663e0d49 Constraints: 42abfd16 Timing: 0
Phase 1 Build RT Design | Checksum: 18f7c6b4e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18f7c6b4e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 18f7c6b4e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 76b05bd5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f09ca89b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.340  | TNS=0.000  | WHS=0.023  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13273
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7241
  Number of Partially Routed Nets     = 6032
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d039b732

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d039b732

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 3690.062 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 163d0136b

Time (s): cpu = 00:01:13 ; elapsed = 00:00:49 . Memory (MB): peak = 3690.062 ; gain = 0.000

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.12|     2x2|      0.12|     4x4|      0.29|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      1.07|   32x32|      2.46|     8x8|      0.83|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      1.19|   32x32|      1.75|     8x8|      0.93|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.44|   16x16|      0.77|     4x4|      0.42|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X17Y174->INT_X24Y189 (BRAM_X17Y170->CLEL_R_X24Y189)
	INT_X16Y176->INT_X23Y183 (CLEM_X16Y176->CLEL_R_X23Y183)
	INT_X16Y175->INT_X23Y182 (CLEM_X16Y175->CLEL_R_X23Y182)
	INT_X16Y174->INT_X23Y181 (CLEM_X16Y174->CLEL_R_X23Y181)
	INT_X16Y181->INT_X23Y188 (CLEM_X16Y181->CLEL_R_X23Y188)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X16Y181->INT_X31Y220 (CLEM_X16Y181->CLEL_R_X31Y220)
	INT_X16Y192->INT_X31Y207 (CLEM_X16Y192->CLEL_R_X31Y207)
	INT_X16Y207->INT_X31Y222 (CLEM_X16Y207->CLEL_R_X31Y222)
	INT_X16Y191->INT_X31Y206 (CLEM_X16Y191->CLEL_R_X31Y206)
	INT_X16Y206->INT_X31Y221 (CLEM_X16Y206->CLEL_R_X31Y221)
EAST
	INT_X17Y176->INT_X32Y207 (BRAM_X17Y175->DSP_X32Y205)
	INT_X16Y191->INT_X31Y206 (CLEM_X16Y191->CLEL_R_X31Y206)
	INT_X16Y190->INT_X31Y205 (CLEM_X16Y190->CLEL_R_X31Y205)
	INT_X16Y189->INT_X31Y204 (CLEM_X16Y189->CLEL_R_X31Y204)
	INT_X16Y188->INT_X31Y203 (CLEM_X16Y188->CLEL_R_X31Y203)
WEST
	INT_X14Y183->INT_X21Y202 (CLEM_X14Y183->CLEL_R_X21Y202)
	INT_X16Y192->INT_X23Y199 (CLEM_X16Y192->CLEL_R_X23Y199)
	INT_X16Y184->INT_X23Y191 (CLEM_X16Y184->CLEL_R_X23Y191)
	INT_X16Y191->INT_X23Y198 (CLEM_X16Y191->CLEL_R_X23Y198)
	INT_X16Y183->INT_X23Y190 (CLEM_X16Y183->CLEL_R_X23Y190)

INFO: [Route 35-581] Estimated Timing congestion is level 5 (32x32). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6747
 Number of Nodes with overlaps = 822
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.388 | TNS=-184.070| WHS=0.043  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: d6ddc8eb

Time (s): cpu = 00:03:14 ; elapsed = 00:02:06 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.160 | TNS=-8.364 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17f3afde0

Time (s): cpu = 00:03:24 ; elapsed = 00:02:15 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.086 | TNS=-2.453 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 186a957f5

Time (s): cpu = 00:03:39 ; elapsed = 00:02:29 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.005 | TNS=-0.007 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1ffa2c4ef

Time (s): cpu = 00:03:56 ; elapsed = 00:02:44 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.038 | TNS=-0.070 | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 21cbd5536

Time (s): cpu = 00:04:02 ; elapsed = 00:02:50 . Memory (MB): peak = 3690.062 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 21cbd5536

Time (s): cpu = 00:04:02 ; elapsed = 00:02:50 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15369da26

Time (s): cpu = 00:04:09 ; elapsed = 00:02:55 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.005 | TNS=-0.007 | WHS=0.043  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 17d1968b9

Time (s): cpu = 00:04:14 ; elapsed = 00:02:58 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.005 | TNS=-0.007 | WHS=0.043  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 27276730b

Time (s): cpu = 00:04:15 ; elapsed = 00:02:58 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27276730b

Time (s): cpu = 00:04:15 ; elapsed = 00:02:58 . Memory (MB): peak = 3690.062 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 27276730b

Time (s): cpu = 00:04:15 ; elapsed = 00:02:59 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27d7e1a06

Time (s): cpu = 00:04:21 ; elapsed = 00:03:02 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.004  | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 27d7e1a06

Time (s): cpu = 00:04:21 ; elapsed = 00:03:02 . Memory (MB): peak = 3690.062 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 27d7e1a06

Time (s): cpu = 00:04:21 ; elapsed = 00:03:02 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.76014 %
  Global Horizontal Routing Utilization  = 4.10692 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26e6d4382

Time (s): cpu = 00:04:22 ; elapsed = 00:03:03 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26e6d4382

Time (s): cpu = 00:04:22 ; elapsed = 00:03:03 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 26e6d4382

Time (s): cpu = 00:04:27 ; elapsed = 00:03:08 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 26e6d4382

Time (s): cpu = 00:04:27 ; elapsed = 00:03:08 . Memory (MB): peak = 3690.062 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.004  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 26e6d4382

Time (s): cpu = 00:04:29 ; elapsed = 00:03:09 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:29 ; elapsed = 00:03:10 . Memory (MB): peak = 3690.062 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:39 ; elapsed = 00:03:15 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyber/wrapKyber.runs/impl_1/wrap_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file wrap_drc_routed.rpt -pb wrap_drc_routed.pb -rpx wrap_drc_routed.rpx
Command: report_drc -file wrap_drc_routed.rpt -pb wrap_drc_routed.pb -rpx wrap_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyber/wrapKyber.runs/impl_1/wrap_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file wrap_methodology_drc_routed.rpt -pb wrap_methodology_drc_routed.pb -rpx wrap_methodology_drc_routed.rpx
Command: report_methodology -file wrap_methodology_drc_routed.rpt -pb wrap_methodology_drc_routed.pb -rpx wrap_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Vivado/wrapKyber/wrapKyber.runs/impl_1/wrap_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file wrap_power_routed.rpt -pb wrap_power_summary_routed.pb -rpx wrap_power_routed.rpx
Command: report_power -file wrap_power_routed.rpt -pb wrap_power_summary_routed.pb -rpx wrap_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
128 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3690.062 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file wrap_route_status.rpt -pb wrap_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file wrap_timing_summary_routed.rpt -pb wrap_timing_summary_routed.pb -rpx wrap_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file wrap_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file wrap_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file wrap_bus_skew_routed.rpt -pb wrap_bus_skew_routed.pb -rpx wrap_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 12:25:50 2023...
