m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/git-repository/fpga_training/uart_loopback/prj/simulation/questa
T_opt
!s110 1726475350
VA`fQoh7Dm6[kJc`XcdmdO3
04 16 4 work uart_loopback_tb fast 0
=20-00d861e3bc76-66e7ec55-332-dab8
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vbaud_select
!s110 1726474309
!i10b 1
!s100 1?39RbcGc>>0THA2YCnO33
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I09YWAneEAJYjTU@Qz6R5W2
R0
w1726458006
8D:/git-repository/fpga_training/uart_loopback/rtl/baud_select.v
FD:/git-repository/fpga_training/uart_loopback/rtl/baud_select.v
!i122 59
L0 1 66
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2020.4;71
r1
!s85 0
31
!s108 1726474309.000000
!s107 D:/git-repository/fpga_training/uart_loopback/rtl/baud_select.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_loopback/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_loopback/rtl/baud_select.v|
!i113 0
Z5 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z6 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_loopback/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vdiv_clk
Z7 !s110 1726474308
!i10b 1
!s100 oTdRTb;EiK8h^TOA^3h;O2
R2
IOX6Af0KfJ70lCic456dlB0
R0
w1726305828
8D:/git-repository/fpga_training/uart_loopback/rtl/div_clk.v
FD:/git-repository/fpga_training/uart_loopback/rtl/div_clk.v
!i122 58
L0 2 23
R3
R4
r1
!s85 0
31
Z8 !s108 1726474308.000000
!s107 D:/git-repository/fpga_training/uart_loopback/rtl/div_clk.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_loopback/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_loopback/rtl/div_clk.v|
!i113 0
R5
R6
R1
vkey_filter
R7
!i10b 1
!s100 c7>^m]dH2Lfm06jXDZe=E3
R2
Id@GGFTC]80i]TbYVzM``B0
R0
w1725360467
8D:/git-repository/fpga_training/uart_loopback/rtl/key_filter.v
FD:/git-repository/fpga_training/uart_loopback/rtl/key_filter.v
!i122 57
L0 3 52
R3
R4
r1
!s85 0
31
R8
!s107 D:/git-repository/fpga_training/uart_loopback/rtl/key_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_loopback/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_loopback/rtl/key_filter.v|
!i113 0
R5
R6
R1
vpulse_cnt
R7
!i10b 1
!s100 5F12<Kn79X_K84Hk`:YJ<0
R2
Iihf<5<0@L4I1QmJXdQaVO0
R0
w1726450094
8D:/git-repository/fpga_training/uart_loopback/rtl/pulse_cnt.v
FD:/git-repository/fpga_training/uart_loopback/rtl/pulse_cnt.v
!i122 56
L0 1 28
R3
R4
r1
!s85 0
31
R8
!s107 D:/git-repository/fpga_training/uart_loopback/rtl/pulse_cnt.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_loopback/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_loopback/rtl/pulse_cnt.v|
!i113 0
R5
R6
R1
vseg_ctrl
R7
!i10b 1
!s100 AQ71B43WJViFM=8a[z>]U0
R2
I6Ha]oT7Rj:Pa88hzC^]_13
R0
w1723186538
8D:/git-repository/fpga_training/uart_loopback/rtl/seg_ctrl.v
FD:/git-repository/fpga_training/uart_loopback/rtl/seg_ctrl.v
!i122 55
L0 1 61
R3
R4
r1
!s85 0
31
R8
!s107 D:/git-repository/fpga_training/uart_loopback/rtl/seg_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_loopback/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_loopback/rtl/seg_ctrl.v|
!i113 0
R5
R6
R1
vuart_clk_div
Z9 !s110 1726474307
!i10b 1
!s100 5ff[zlc:>[PO]PMGX^mDi3
R2
I^o2idMogV>eJz;9KU6S5?1
R0
w1726306461
8D:/git-repository/fpga_training/uart_loopback/rtl/uart_clk_div.v
FD:/git-repository/fpga_training/uart_loopback/rtl/uart_clk_div.v
!i122 54
L0 1 25
R3
R4
r1
!s85 0
31
Z10 !s108 1726474307.000000
!s107 D:/git-repository/fpga_training/uart_loopback/rtl/uart_clk_div.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_loopback/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_loopback/rtl/uart_clk_div.v|
!i113 0
R5
R6
R1
vuart_loopback
R9
!i10b 1
!s100 7]Nib4VK:f^PUDfcROkEh0
R2
IcnM[DR^9MM3SLJ;Q<YTm70
R0
w1726463544
8D:/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v
FD:/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v
!i122 53
L0 1 117
R3
R4
r1
!s85 0
31
R10
!s107 D:/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_loopback/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_loopback/rtl/uart_loopback.v|
!i113 0
R5
R6
R1
vuart_loopback_tb
!s110 1726475337
!i10b 1
!s100 BR>k>LK>bXl2hKO:3HW^@3
R2
IaLi0kEhz@1TfUEB]`FkcQ2
R0
w1726475270
8D:/git-repository/fpga_training/uart_loopback/sim/uart_loopback_tb.v
FD:/git-repository/fpga_training/uart_loopback/sim/uart_loopback_tb.v
!i122 61
L0 3 119
R3
R4
r1
!s85 0
31
!s108 1726475337.000000
!s107 D:/git-repository/fpga_training/uart_loopback/sim/uart_loopback_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_loopback/prj/../sim|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_loopback/sim/uart_loopback_tb.v|
!i113 0
R5
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_loopback/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vuart_rx
R9
!i10b 1
!s100 Qa:KTbV33W7E9E8W7VOf_3
R2
IC`UWd6d9bSDAVgj<o;8kd3
R0
w1726463300
8D:/git-repository/fpga_training/uart_loopback/rtl/uart_rx.v
FD:/git-repository/fpga_training/uart_loopback/rtl/uart_rx.v
!i122 51
L0 3 68
R3
R4
r1
!s85 0
31
R10
!s107 D:/git-repository/fpga_training/uart_loopback/rtl/uart_rx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_loopback/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_loopback/rtl/uart_rx.v|
!i113 0
R5
R6
R1
vuart_tx
!s110 1726474306
!i10b 1
!s100 I?JIHi5IWfE6b_YHY[cAQ3
R2
I]Mo58BSaDUPX`ldZdib2:0
R0
w1726464983
8D:/git-repository/fpga_training/uart_loopback/rtl/uart_tx.v
FD:/git-repository/fpga_training/uart_loopback/rtl/uart_tx.v
!i122 50
L0 1 84
R3
R4
r1
!s85 0
31
!s108 1726474306.000000
!s107 D:/git-repository/fpga_training/uart_loopback/rtl/uart_tx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_loopback/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_loopback/rtl/uart_tx.v|
!i113 0
R5
R6
R1
