Drill report for C:/Projects/OpenCPLC/devices/modem/design/stlink/Stlink.kicad_pcb
Created on 2/14/2023 9:35:56 AM

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'Stlink-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.40mm  0.016"  (24 holes)
    T2  1.00mm  0.039"  (8 holes)
    T3  1.50mm  0.059"  (8 holes)

    Total plated holes count 40


Drill file 'Stlink-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  2.10mm  0.083"  (1 hole)
    T2  2.50mm  0.098"  (1 hole)

    Total unplated holes count 2
