INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab3a/Lab3a.srcs/sources_1/new/CounterMod4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterMod4
WARNING: [VRFC 10-8426] non-net output port 'value' cannot be initialized at declaration in SystemVerilog mode [C:/Users/samum/Comp541/Lab3a/Lab3a.srcs/sources_1/new/CounterMod4.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab3a/Lab3a.srcs/sim_1/new/CounterMod4_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterMod4_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samum/Comp541/Lab3a/Lab3a.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
