{
  "name": "arch::mm::activate_page_table",
  "safe": false,
  "callees": {
    "x86_64::PhysAddr::new": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Creates a new physical address.\n\n ## Panics\n\n This function panics if a bit in the range 52 to 64 is set.\n",
      "adt": {}
    },
    "x86_64::structures::paging::PhysFrame::<S>::from_start_address": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns the frame that starts at the given virtual address.\n\n Returns an error if the address is not correctly aligned (i.e. is not a valid frame start).\n",
      "adt": {}
    },
    "core::result::Result::<T, E>::unwrap": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns the contained [`Ok`] value, consuming the `self` value.\n\n Because this function may panic, its use is generally discouraged.\n Panics are meant for unrecoverable errors, and\n [may abort the entire program][panic-abort].\n\n Instead, prefer to use [the `?` (try) operator][try-operator], or pattern matching\n to handle the [`Err`] case explicitly, or call [`unwrap_or`],\n [`unwrap_or_else`], or [`unwrap_or_default`].\n\n [panic-abort]: https://doc.rust-lang.org/book/ch09-01-unrecoverable-errors-with-panic.html\n [try-operator]: https://doc.rust-lang.org/book/ch09-02-recoverable-errors-with-result.html#a-shortcut-for-propagating-errors-the--operator\n [`unwrap_or`]: Result::unwrap_or\n [`unwrap_or_else`]: Result::unwrap_or_else\n [`unwrap_or_default`]: Result::unwrap_or_default\n\n # Panics\n\n Panics if the value is an [`Err`], with a panic message provided by the\n [`Err`]'s value.\n\n\n # Examples\n\n Basic usage:\n\n ```\n let x: Result<u32, &str> = Ok(2);\n assert_eq!(x.unwrap(), 2);\n ```\n\n ```should_panic\n let x: Result<u32, &str> = Err(\"emergency failure\");\n x.unwrap(); // panics with `emergency failure`\n ```\n",
      "adt": {}
    },
    "core::fmt::Arguments::<'a>::from_str": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Create a `fmt::Arguments` object for a single static string.\n\n Formatting this `fmt::Arguments` will just produce the string as-is.\n",
      "adt": {}
    },
    "x86_64::registers::control::_::<impl x86_64::registers::control::Cr3Flags>::empty": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Get a flags value with all bits unset.\n",
      "adt": {}
    },
    "core::panicking::panic_fmt": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " The entry point for panicking with a formatted message.\n\n This is designed to reduce the amount of code required at the call\n site as much as possible (so that `panic!()` has as low an impact\n on (e.g.) the inlining of other functions as possible), by moving\n the actual formatting into this shared place.\n",
      "adt": {}
    },
    "x86_64::registers::control::x86_64::<impl x86_64::registers::control::Cr3>::write": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Write a new P4 table address into the CR3 register.\n\n ## Safety\n\n Changing the level 4 page table is unsafe, because it's possible to violate memory safety by\n changing the page mapping.\n",
      "adt": {}
    }
  },
  "adts": {
    "x86_64::PhysAddr": [
      "Plain"
    ],
    "core::result::Result": [
      "Plain"
    ],
    "x86_64::structures::paging::PhysFrame": [
      "Plain"
    ],
    "mm::page_prop::CachePolicy": [
      "Plain"
    ],
    "core::fmt::Arguments": [
      "Plain"
    ],
    "x86_64::registers::control::Cr3Flags": [
      "Plain"
    ]
  },
  "path": 1315,
  "span": "ostd/src/arch/x86/mm/mod.rs:150:1: 167:2",
  "src": "pub(crate) unsafe fn activate_page_table(root_paddr: Paddr, root_pt_cache: CachePolicy) {\n    let addr = PhysFrame::from_start_address(x86_64::PhysAddr::new(root_paddr as u64)).unwrap();\n    let flags = match root_pt_cache {\n        CachePolicy::Writeback => x86_64::registers::control::Cr3Flags::empty(),\n        CachePolicy::Writethrough => x86_64::registers::control::Cr3Flags::PAGE_LEVEL_WRITETHROUGH,\n        CachePolicy::Uncacheable => x86_64::registers::control::Cr3Flags::PAGE_LEVEL_CACHE_DISABLE,\n        // Write-combining and write-protected are not supported for root page table (CR3)\n        // as CR3 only supports WB, WT, and UC via PCD/PWT bits\n        _ => {\n            panic!(\n                \"unsupported cache policy for the root page table (only WB, WT, and UC are allowed)\"\n            )\n        }\n    };\n\n    // SAFETY: The safety is upheld by the caller.\n    unsafe { x86_64::registers::control::Cr3::write(addr, flags) };\n}",
  "mir": "fn arch::mm::activate_page_table(_1: usize, _2: mm::page_prop::CachePolicy) -> () {\n    let mut _0: ();\n    let  _3: x86_64::structures::paging::PhysFrame;\n    let mut _4: core::result::Result<x86_64::structures::paging::PhysFrame, x86_64::structures::paging::page::AddressNotAligned>;\n    let mut _5: x86_64::PhysAddr;\n    let mut _6: u64;\n    let  _7: x86_64::registers::control::Cr3Flags;\n    let mut _8: isize;\n    let  _9: !;\n    let mut _10: core::fmt::Arguments<'_>;\n    let  _11: ();\n    let mut _12: x86_64::registers::control::Cr3Flags;\n    debug root_paddr => _1;\n    debug root_pt_cache => _2;\n    debug addr => _3;\n    debug flags => _7;\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = _1 as u64;\n        _5 = x86_64::PhysAddr::new(move _6) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_6);\n        _4 = x86_64::structures::paging::PhysFrame::from_start_address(move _5) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        _3 = core::result::Result::<x86_64::structures::paging::PhysFrame, x86_64::structures::paging::page::AddressNotAligned>::unwrap(move _4) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_4);\n        StorageLive(_7);\n        _8 = discriminant(_2);\n        switchInt(move _8) -> [0: bb5, 3: bb6, 4: bb7, otherwise: bb4];\n    }\n    bb4: {\n        StorageLive(_10);\n        _10 = core::fmt::Arguments::<'_>::from_str(\"unsupported cache policy for the root page table (only WB, WT, and UC are allowed)\") -> [return: bb8, unwind unreachable];\n    }\n    bb5: {\n        _7 = x86_64::registers::control::Cr3Flags::PAGE_LEVEL_CACHE_DISABLE;\n        goto -> bb9;\n    }\n    bb6: {\n        _7 = x86_64::registers::control::Cr3Flags::PAGE_LEVEL_WRITETHROUGH;\n        goto -> bb9;\n    }\n    bb7: {\n        _7 = x86_64::registers::control::_::<impl x86_64::registers::control::Cr3Flags>::empty() -> [return: bb9, unwind unreachable];\n    }\n    bb8: {\n        _9 = core::panicking::panic_fmt(move _10) -> unwind unreachable;\n    }\n    bb9: {\n        StorageLive(_12);\n        _12 = _7;\n        _11 = x86_64::registers::control::x86_64::<impl x86_64::registers::control::Cr3>::write(_3, move _12) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_12);\n        StorageDead(_7);\n        return;\n    }\n}\n",
  "doc": " Activates the given root-level page table.\n\n The cache policy of the root page table node is controlled by `root_pt_cache`.\n\n # Safety\n\n Changing the root-level page table is unsafe, because it's possible to violate memory safety by\n changing the page mapping.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}