Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 35746d0d926e4e72aba90759307671e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port s_axi_awaddr [C:/Users/HP/Documents/neuralNetwork-master/Tut-8/src/fpga/tb/top_sim.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port s_axi_awprot [C:/Users/HP/Documents/neuralNetwork-master/Tut-8/src/fpga/tb/top_sim.v:74]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port s_axi_araddr [C:/Users/HP/Documents/neuralNetwork-master/Tut-8/src/fpga/tb/top_sim.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port s_axi_arprot [C:/Users/HP/Documents/neuralNetwork-master/Tut-8/src/fpga/tb/top_sim.v:85]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port radd [C:/Users/HP/Documents/neuralNetwork-master/Tut-8/src/fpga/rtl/neuron.v:172]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 1 for port i_valid [C:/Users/HP/Documents/neuralNetwork-master/Tut-8/src/fpga/rtl/zynet.v:318]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
