#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr  6 20:03:00 2021
# Process ID: 13872
# Current directory: C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14792 C:\Users\marek\Desktop\VUT\Stvrty_semester\BPC-DE1\Cvika\Ulozne_miesto\Digital-electronics-1\Labs\08-traffic_lights\traffic\traffic.xpr
# Log file: C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/vivado.log
# Journal file: C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_tlc_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xelab -wto d0aa2f8c448c46bc9ed91de6e1e8d1aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0aa2f8c448c46bc9ed91de6e1e8d1aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3219] choice 'west_wait' is already covered [C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.srcs/sources_1/new/tlc.vhd:146]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_tlc in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_tlc_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xelab -wto d0aa2f8c448c46bc9ed91de6e1e8d1aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0aa2f8c448c46bc9ed91de6e1e8d1aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3219] choice 'west_wait' is already covered [C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.srcs/sources_1/new/tlc.vhd:146]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_tlc in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_tlc_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xelab -wto d0aa2f8c448c46bc9ed91de6e1e8d1aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0aa2f8c448c46bc9ed91de6e1e8d1aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3219] choice 'west_wait' is already covered [C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.srcs/sources_1/new/tlc.vhd:146]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_tlc in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_tlc_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim'
"xelab -wto d0aa2f8c448c46bc9ed91de6e1e8d1aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0aa2f8c448c46bc9ed91de6e1e8d1aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3219] choice 'west_wait' is already covered [C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.srcs/sources_1/new/tlc.vhd:146]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_tlc in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  6 20:06:03 2021...
