$date
	Sun Oct 23 01:47:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#863907
b1100 !
1"
#863910
b1100 &
b1100 %
1$
#863911
0"
#863914
b110 &
b110 %
#863918
b11 &
b11 %
#863922
b1010 &
b1010 %
#863926
b101 &
b101 %
#863930
b10000 &
b10000 %
#863934
b1000 &
b1000 %
#863938
b100 &
b100 %
#863942
b10 &
b10 %
#863946
b1 &
b1 %
1#
#863950
b0 &
0#
b0 %
0$
#1866727
b101 !
1"
#1866730
b101 &
b101 %
1$
#1866731
0"
#1866734
b10000 &
b10000 %
#1866738
b1000 &
b1000 %
#1866742
b100 &
b100 %
#1866746
b10 &
b10 %
#1866750
b1 &
1#
b1 %
#1866754
b0 &
b0 %
0#
0$
#2859454
b10100 &
b10100 %
1$
b10100 !
1"
#2859455
0"
#2859458
b1010 &
b1010 %
#2859462
b101 &
b101 %
#2859466
b10000 &
b10000 %
#2859470
b1000 &
b1000 %
#2859474
b100 &
b100 %
#2859478
b10 &
b10 %
#2859482
b1 &
b1 %
1#
#2859486
b0 &
0#
b0 %
0$
#4500012
