

# **ICS: Gateâ€‘Level Digital Logic & IC Simulation Suite**

Gateâ€‘level digital logic simulation suite featuring primitive Boolean gates, IC abstractions, a full IC7447 decoder model, TTLâ€‘74xx devices, and interactive PyQt5, Matplotlib testbenches. Built for EE students and embeddedâ€‘systems developers exploring digital logic, IC routing, and simulation design. 

This project models:

*   **Primitive logic gates**
*   **Integrated circuit abstractions**
*   **Full gateâ€‘level IC7447 decoder**
*   **TTL 74xx families**
*   **Interactive GUI testbenches** (PyQt5)
*   **Graphical/non-GUI testbenches** (Matplotlib)

All simulations assume *ideal digital conditions* (Booleanâ€‘only logic, no propagation delay, no debounce, no thermal effects).

***

## ğŸ“ **Project Structure**

```text
src/
â”‚
â”œâ”€â”€ gates/                     # Primitive gates + GUI testbench
â”‚   â”œâ”€â”€ gate_sim_gui_lv1.ui
â”‚   â”œâ”€â”€ gates_tb_gui.py
â”‚   â””â”€â”€ __init__.py
â”‚
â”œâ”€â”€ IC_7447/                   # Full IC7447 model + GUI visualizer
â”‚   â”œâ”€â”€ bcd_to_seven_seg_converter.py
â”‚   â”œâ”€â”€ bcd_to_seven_seg_converter_tb.py
â”‚   â”œâ”€â”€ Seven_Seg.ui
â”‚   â””â”€â”€ __init__.py
â”‚
â”œâ”€â”€ primitives/                # Gate primitives + IC abstraction
â”‚   â”œâ”€â”€ gates.py
â”‚   â”œâ”€â”€ integrated_circuit.py
â”‚   â””â”€â”€ __init__.py
â”‚
â”œâ”€â”€ ttl_74xx_ics/              # 7400, 7402, 7404, 7408
â”‚   â”œâ”€â”€ ttl_74xx_ics.py
â”‚   â”œâ”€â”€ ttl_74xx_ics_tb.py
â”‚   â””â”€â”€ __init__.py
â”‚
â””â”€â”€ pyproject.toml             # Entry points: run-gates-tb, run-sev_seg-tb
```

***

## ğŸ”§ **Core Components**

### **1. Primitive Boolean Gate Library**

`premitives/ gates.py`

Implements:

*   AND, OR, NOT, NAND, NOR, XNOR, XNAND, BUFFER
*   strict boolean type checking
*   deterministic outputs
*   readable traces for debugging

***

### **2. Gateâ€‘Level GUI Testbench**

`gates/ gates_tb_gui.py`

Features:

*   realâ€‘time PyQt5 gate visualizer
*   truth table highlighting
*   terminal toggles
*   supports all primitive gates

***

### **3. IC Abstraction Layer**

`premitives/ integrated_circuit.py`

Provides:

*   pinâ€‘map creation
*   power or ground validation
*   staged lifecycle: **inputs â†’ process â†’ outputs**
*   consistent embeddedâ€‘style structure

***

### **4. IC7447 Gateâ€‘Level Decoder Model**

`IC_7447/ bcd_to_seven_seg_converter.py`

Full reconstruction of IC7447 architecture using:

*   Section A: input conditioning
*   Section B: blanking & control
*   Section C: NAND reductions
*   Section D: preâ€‘drivers
*   Section E: output combiners

Routing uses named nets (`lineA` to `lineJ`) for accuracy and to prevent frozen logic.

***

### **5. Sevenâ€‘Segment GUI Testbench**

`IC_7447/ bcd_to_seven_seg_converter_tb.py`

Displays a commonâ€‘anode 7â€‘segment indicator:

*   LOW = ON (lime)
*   HIGH = OFF (white)

***

### **6. TTL 74xx IC Implementations**

`ttl_74xx_ics/`

Includes:

*   **7400** Quad 2â€‘input NAND
*   **7402** Quad 2â€‘input NOR
*   **7404** Hex inverter
*   **7408** Quad 2â€‘input AND

Plus a Matplotlib-based pinâ€‘state visualizer.

***

## âš¡ **Key Engineering Challenges & Solutions**

### **1. Signal routing through virtual lines**

**Problem:** logic collapsed early (stuck-at states).  
**Fix:** separate gate declaration (`interGates`) from routing (`setUP`) so nets resolve dynamically.

***

### **2. Limited gate terminal expansion**

**Problem:** Some nodes require >2 inputs.  
**Fix:** cascaded pre-gates (`x1_2`, `x3` â€¦`xN`) to expand terminal capacity safely.

***

### **3. Stuckâ€‘at suppression issues**

**Problem:** constructorâ€‘time evaluation froze intermediate nodes.  
**Fix:** enforced staged processing:  
**inputs â†’ setUP â†’ outputs**

***

### **4. Large multi-stage IC segmentation**

**Problem:** IC7447 cannot be truth-table modeled accurately.  
**Fix:** datasheetâ€‘driven sectioned architecture (Aâ€“E).

***

### **5. Deterministic ideal digital abstraction**

Assumptions:

*   HIGH = True, LOW = False
*   no debounce
*   no propagation delays
*   no electrical noise

Consistent behavior across all GUIs.

***

## ğŸš€ **Installation**

```bash
pip install -e .
```

***

## â–¶ï¸ **Run Testbenches**

### Gate-level simulator:

```bash
run-gates-tb
```

### Sevenâ€‘segment IC7447 visualizer:

```bash
run-sev_seg-tb
```

.
***
