INFO: [VRFC 10-163] Analyzing VHDL file "/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/TopModule_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TopModule_TB'
