// Seed: 1383265250
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  wire id_3;
  assign id_2 = 1;
  wire id_4 = !1'b0;
  wire id_5, id_6;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  always_ff @(id_2);
  wire id_4;
  module_0(
      id_4, id_4
  ); id_5(
      .id_0(1), .id_1(id_1), .id_2(1), .id_3(1), .id_4(id_3)
  );
  wire id_6;
endmodule
