Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: lab4ece433detect01101withSegDisplay.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab4ece433detect01101withSegDisplay.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab4ece433detect01101withSegDisplay"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : lab4ece433detect01101withSegDisplay
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab4\lab4BNMDetect.v" into library work
Parsing module <lab4BNMDetect>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab4\BCDto7Segment.v" into library work
Parsing module <BCDto7Segment>.
Analyzing Verilog file "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab4\labece433detect01101withSegDisplay.v" into library work
Parsing module <lab4ece433detect01101withSegDisplay>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lab4ece433detect01101withSegDisplay>.

Elaborating module <lab4BNMDetect>.

Elaborating module <BCDto7Segment>.
WARNING:HDLCompiler:295 - "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab4\BCDto7Segment.v" Line 23: case condition never applies
WARNING:HDLCompiler:295 - "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab4\BCDto7Segment.v" Line 24: case condition never applies
WARNING:HDLCompiler:189 - "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab4\labece433detect01101withSegDisplay.v" Line 16: Size mismatch in connection of port <BCDnumber>. Formal port size is 3-bit while actual signal size is 4-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab4ece433detect01101withSegDisplay>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab4\labece433detect01101withSegDisplay.v".
    Summary:
	no macro.
Unit <lab4ece433detect01101withSegDisplay> synthesized.

Synthesizing Unit <lab4BNMDetect>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab4\lab4BNMDetect.v".
        S1 = 3'b000
        S0 = 3'b001
        S01 = 3'b010
        S011 = 3'b011
        S0110 = 3'b100
        S01101 = 3'b101
    Found 5-bit register for signal <FiveBitInput>.
    Found 3-bit register for signal <CurrentState>.
    Found 8x1-bit Read Only RAM for signal <CurrentState[2]_GND_3_o_Mux_20_o>
WARNING:Xst:737 - Found 1-bit latch for signal <nextState<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextState<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextState<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred   3 Latch(s).
	inferred  15 Multiplexer(s).
Unit <lab4BNMDetect> synthesized.

Synthesizing Unit <BCDto7Segment>.
    Related source file is "C:\Users\mulholbn\Downloads\ECE433\ECE433\Lab4\BCDto7Segment.v".
    Found 8x8-bit Read Only RAM for signal <SEGMENTS>
    Summary:
	inferred   1 RAM(s).
Unit <BCDto7Segment> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x1-bit single-port Read Only RAM                     : 1
 8x8-bit single-port Read Only RAM                     : 1
# Registers                                            : 2
 3-bit register                                        : 1
 5-bit register                                        : 1
# Latches                                              : 3
 1-bit latch                                           : 3
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BCDto7Segment>.
INFO:Xst:3231 - The small RAM <Mram_SEGMENTS> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BCDnumber>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SEGMENTS>      |          |
    -----------------------------------------------------------------------
Unit <BCDto7Segment> synthesized (advanced).

Synthesizing (advanced) Unit <lab4BNMDetect>.
INFO:Xst:3231 - The small RAM <Mram_CurrentState[2]_GND_3_o_Mux_20_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CurrentState>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <lab4BNMDetect> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x1-bit single-port distributed Read Only RAM         : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab4ece433detect01101withSegDisplay> ...

Optimizing unit <lab4BNMDetect> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab4ece433detect01101withSegDisplay, actual ratio is 0.
FlipFlop DetectUnit/FiveBitInput_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab4ece433detect01101withSegDisplay.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 13
#      LUT2                        : 1
#      LUT3                        : 8
#      LUT4                        : 3
#      VCC                         : 1
# FlipFlops/Latches                : 12
#      FDR                         : 9
#      LD                          : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 2
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              11  out of  18224     0%  
 Number of Slice LUTs:                   12  out of   9112     0%  
    Number used as Logic:                12  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     16
   Number with an unused Flip Flop:       5  out of     16    31%  
   Number with an unused LUT:             4  out of     16    25%  
   Number of fully used LUT-FF pairs:     7  out of     16    43%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                                                          | Clock buffer(FF name)          | Load  |
------------------------------------------------------------------------------------------------------+--------------------------------+-------+
Clock                                                                                                 | BUFGP                          | 9     |
DetectUnit/Mram_CurrentState[2]_GND_3_o_Mux_20_o(DetectUnit/Mram_CurrentState[2]_GND_3_o_Mux_20_o11:O)| NONE(*)(DetectUnit/nextState_1)| 3     |
------------------------------------------------------------------------------------------------------+--------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.165ns (Maximum Frequency: 858.185MHz)
   Minimum input arrival time before clock: 2.481ns
   Maximum output required time after clock: 4.939ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 1.165ns (frequency: 858.185MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            DetectUnit/FiveBitInput_3 (FF)
  Destination:       DetectUnit/FiveBitInput_4 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: DetectUnit/FiveBitInput_3 to DetectUnit/FiveBitInput_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  DetectUnit/FiveBitInput_3 (DetectUnit/FiveBitInput_3)
     FDR:D                     0.102          DetectUnit/FiveBitInput_4
    ----------------------------------------
    Total                      1.165ns (0.549ns logic, 0.616ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              2.481ns (Levels of Logic = 1)
  Source:            Reset (PAD)
  Destination:       DetectUnit/CurrentState_2 (FF)
  Destination Clock: Clock rising

  Data Path: Reset to DetectUnit/CurrentState_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.829  Reset_IBUF (Reset_IBUF)
     FDR:R                     0.430          DetectUnit/FiveBitInput_0
    ----------------------------------------
    Total                      2.481ns (1.652ns logic, 0.829ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DetectUnit/Mram_CurrentState[2]_GND_3_o_Mux_20_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.424ns (Levels of Logic = 2)
  Source:            X (PAD)
  Destination:       DetectUnit/nextState_1 (LATCH)
  Destination Clock: DetectUnit/Mram_CurrentState[2]_GND_3_o_Mux_20_o falling

  Data Path: X to DetectUnit/nextState_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.962  X_IBUF (X_IBUF)
     LUT4:I0->O            1   0.203   0.000  DetectUnit/Mmux_CurrentState[2]_nextState[2]_wide_mux_19_OUT<1>11 (DetectUnit/CurrentState[2]_nextState[2]_wide_mux_19_OUT<1>)
     LD:D                      0.037          DetectUnit/nextState_1
    ----------------------------------------
    Total                      2.424ns (1.462ns logic, 0.962ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 29 / 13
-------------------------------------------------------------------------
Offset:              4.939ns (Levels of Logic = 2)
  Source:            DetectUnit/CurrentState_1 (FF)
  Destination:       Segments<6> (PAD)
  Source Clock:      Clock rising

  Data Path: DetectUnit/CurrentState_1 to Segments<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.447   1.137  DetectUnit/CurrentState_1 (DetectUnit/CurrentState_1)
     LUT3:I0->O            1   0.205   0.579  SevenSegmentDecoder/Mram_SEGMENTS11 (Segments_0_OBUF)
     OBUF:I->O                 2.571          Segments_0_OBUF (Segments<0>)
    ----------------------------------------
    Total                      4.939ns (3.223ns logic, 1.716ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clock
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
Clock                                           |    1.165|         |         |         |
DetectUnit/Mram_CurrentState[2]_GND_3_o_Mux_20_o|         |    1.179|         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DetectUnit/Mram_CurrentState[2]_GND_3_o_Mux_20_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |         |         |    1.843|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.65 secs
 
--> 

Total memory usage is 4487300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    3 (   0 filtered)

