{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 06 11:32:31 2020 " "Info: Processing started: Sun Sep 06 11:32:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off factorielle -c factorielle --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off factorielle -c factorielle --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/Registre_nbits/src/registre_nbits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/Registre_nbits/src/registre_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_nbits-RTL " "Info: Found design unit 1: registre_nbits-RTL" {  } { { "../../partie_OP/Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registre_nbits " "Info: Found entity 1: registre_nbits" {  } { { "../../partie_OP/Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/Mux2_1/src/Mux2_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/Mux2_1/src/Mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-RTL " "Info: Found design unit 1: Mux2_1-RTL" {  } { { "../../partie_OP/Mux2_1/src/Mux2_1.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Mux2_1/src/Mux2_1.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Info: Found entity 1: Mux2_1" {  } { { "../../partie_OP/Mux2_1/src/Mux2_1.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Mux2_1/src/Mux2_1.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/Multiplieur/src/Multip_16bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/Multiplieur/src/Multip_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multip_16bits-RTL " "Info: Found design unit 1: Multip_16bits-RTL" {  } { { "../../partie_OP/Multiplieur/src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Multiplieur/src/Multip_16bits.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Multip_16bits " "Info: Found entity 1: Multip_16bits" {  } { { "../../partie_OP/Multiplieur/src/Multip_16bits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Multiplieur/src/Multip_16bits.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/Decrementeur/src/dec_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/Decrementeur/src/dec_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_1-RTL " "Info: Found design unit 1: dec_1-RTL" {  } { { "../../partie_OP/Decrementeur/src/dec_1.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Decrementeur/src/dec_1.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec_1 " "Info: Found entity 1: dec_1" {  } { { "../../partie_OP/Decrementeur/src/dec_1.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Decrementeur/src/dec_1.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/Comparateur_0/src/comp_3bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/Comparateur_0/src/comp_3bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_3bits-RTL " "Info: Found design unit 1: comp_3bits-RTL" {  } { { "../../partie_OP/Comparateur_0/src/comp_3bits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Comparateur_0/src/comp_3bits.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comp_3bits " "Info: Found entity 1: comp_3bits" {  } { { "../../partie_OP/Comparateur_0/src/comp_3bits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Comparateur_0/src/comp_3bits.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/Top_op/src/top_op.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/Top_op/src/top_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_op-RTL " "Info: Found design unit 1: top_op-RTL" {  } { { "../../partie_OP/Top_op/src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top_op " "Info: Found entity 1: top_op" {  } { { "../../partie_OP/Top_op/src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_CT/src/P_C.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_CT/src/P_C.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P_C-RTL " "Info: Found design unit 1: P_C-RTL" {  } { { "../../partie_CT/src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 P_C " "Info: Found entity 1: P_C" {  } { { "../../partie_CT/src/P_C.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_CT/src/P_C.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/factorielle.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/factorielle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 factorielle-RTL " "Info: Found design unit 1: factorielle-RTL" {  } { { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 factorielle " "Info: Found entity 1: factorielle" {  } { { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "factorielle " "Info: Elaborating entity \"factorielle\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_op top_op:O " "Info: Elaborating entity \"top_op\" for hierarchy \"top_op:O\"" {  } { { "../src/factorielle.vhd" "O" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unite top_op.vhd(87) " "Warning (10540): VHDL Signal Declaration warning at top_op.vhd(87): used explicit default value for signal \"unite\" because signal was never assigned a value" {  } { { "../../partie_OP/Top_op/src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_3bits top_op:O\|comp_3bits:Comp " "Info: Elaborating entity \"comp_3bits\" for hierarchy \"top_op:O\|comp_3bits:Comp\"" {  } { { "../../partie_OP/Top_op/src/top_op.vhd" "Comp" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_1 top_op:O\|dec_1:Decr " "Info: Elaborating entity \"dec_1\" for hierarchy \"top_op:O\|dec_1:Decr\"" {  } { { "../../partie_OP/Top_op/src/top_op.vhd" "Decr" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multip_16bits top_op:O\|Multip_16bits:Mul " "Info: Elaborating entity \"Multip_16bits\" for hierarchy \"top_op:O\|Multip_16bits:Mul\"" {  } { { "../../partie_OP/Top_op/src/top_op.vhd" "Mul" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 top_op:O\|Mux2_1:Mux1 " "Info: Elaborating entity \"Mux2_1\" for hierarchy \"top_op:O\|Mux2_1:Mux1\"" {  } { { "../../partie_OP/Top_op/src/top_op.vhd" "Mux1" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 top_op:O\|Mux2_1:Mux2 " "Info: Elaborating entity \"Mux2_1\" for hierarchy \"top_op:O\|Mux2_1:Mux2\"" {  } { { "../../partie_OP/Top_op/src/top_op.vhd" "Mux2" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registre_nbits top_op:O\|registre_nbits:Reg_a " "Info: Elaborating entity \"registre_nbits\" for hierarchy \"top_op:O\|registre_nbits:Reg_a\"" {  } { { "../../partie_OP/Top_op/src/top_op.vhd" "Reg_a" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registre_nbits top_op:O\|registre_nbits:Reg_b " "Info: Elaborating entity \"registre_nbits\" for hierarchy \"top_op:O\|registre_nbits:Reg_b\"" {  } { { "../../partie_OP/Top_op/src/top_op.vhd" "Reg_b" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_C P_C:C " "Info: Elaborating entity \"P_C\" for hierarchy \"P_C:C\"" {  } { { "../src/factorielle.vhd" "C" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "top_op:O\|Multip_16bits:Mul\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top_op:O\|Multip_16bits:Mul\|Mult0\"" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Mult0" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\"" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Info: Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Info: Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Info: Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/multcore.tdf" 284 8 0 } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h8h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h8h " "Info: Found entity 1: add_sub_h8h" {  } { { "db/add_sub_h8h.tdf" "" { Text "C:/ANNOUAR_Meryem/Factorielle/quartus/db/add_sub_h8h.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i8h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i8h " "Info: Found entity 1: add_sub_i8h" {  } { { "db/add_sub_i8h.tdf" "" { Text "C:/ANNOUAR_Meryem/Factorielle/quartus/db/add_sub_i8h.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|altshift:external_latency_ffs top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Warning: Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[12\] " "Warning (14320): Synthesized away node \"top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[12\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/multcore.tdf" 253 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } } { "../../partie_OP/Top_op/src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 101 0 0 } } { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[11\] " "Warning (14320): Synthesized away node \"top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[11\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/multcore.tdf" 253 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } } { "../../partie_OP/Top_op/src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 101 0 0 } } { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[12\] " "Warning (14320): Synthesized away node \"top_op:O\|Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[12\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/multcore.tdf" 253 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } } { "../../partie_OP/Top_op/src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 101 0 0 } } { "../src/factorielle.vhd" "" { Text "C:/ANNOUAR_Meryem/Factorielle/src/factorielle.vhd" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 06 11:32:39 2020 " "Info: Processing ended: Sun Sep 06 11:32:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
