head	1.3;
access;
symbols
	OMAP4-0_60:1.3
	OMAP4-0_59-1_52_2_3:1.3
	OMAP4-0_59:1.3
	OMAP4-0_58:1.3
	OMAP4-0_57:1.3
	OMAP4-0_56:1.3
	OMAP4-0_55:1.3
	OMAP4-0_54-1_52_2_2:1.3
	OMAP4-0_54:1.3
	OMAP4-0_53:1.3
	OMAP4-0_52-1_52_2_1:1.3
	SMP:1.3.0.2
	SMP_bp:1.3
	OMAP4-0_52:1.3
	OMAP4-0_51:1.3
	OMAP4-0_50:1.3
	OMAP4-0_49:1.3
	OMAP4-0_48:1.3
	OMAP4-0_47:1.3
	OMAP4-0_46:1.3
	OMAP4-0_45:1.3
	OMAP4-0_44:1.3
	OMAP4-0_43:1.3
	OMAP4-0_42:1.3
	OMAP4-0_41:1.3
	OMAP4-0_40:1.3
	OMAP4-0_39:1.3
	OMAP4-0_38:1.3
	OMAP4-0_37:1.3
	OMAP4-0_36:1.3
	OMAP4-0_35:1.3
	OMAP4-0_34:1.3
	OMAP4-0_33:1.3
	OMAP4-0_32:1.3
	OMAP4-0_31:1.3
	OMAP4-0_30:1.3
	OMAP4-0_29:1.3
	OMAP4-0_28:1.3
	OMAP4-0_27:1.3
	OMAP4-0_26:1.3
	OMAP4-0_25:1.3
	OMAP4-0_24:1.3
	OMAP4-0_23:1.3
	OMAP4-0_22:1.3
	OMAP4-0_21:1.2
	OMAP4-0_20:1.2
	OMAP4-0_19:1.2
	OMAP4-0_18:1.2
	OMAP4-0_17:1.2
	OMAP4-0_16:1.2
	OMAP4-0_15:1.2
	OMAP4-0_14:1.2
	OMAP4-0_13:1.2
	OMAP4-0_12:1.2
	OMAP4-0_11:1.2
	OMAP4-0_10:1.2
	OMAP4-0_09:1.2
	OMAP4-0_08:1.2
	OMAP4-0_07:1.2
	OMAP4-0_06:1.1.1.1
	OMAP4-0_05:1.1.1.1
	OMAP4-0_04:1.1.1.1
	OMAP4-0_03:1.1.1.1
	OMAP4-0_02:1.1.1.1
	OMAP4-0_01:1.1.1.1
	initial:1.1.1.1
	TRUNK:1.1.1;
locks; strict;
comment	@# @;


1.3
date	2013.10.30.00.41.28;	author bavison;	state Exp;
branches;
next	1.2;
commitid	Qv6dpkuXjCtQFfbx;

1.2
date	2012.03.25.11.42.53;	author rsprowson;	state Exp;
branches;
next	1.1;
commitid	4FjnaYBzkPTA6gYv;

1.1
date	2011.09.12.19.01.15;	author bavison;	state Exp;
branches
	1.1.1.1;
next	;
commitid	M3eV6gzJuoHHMezv;

1.1.1.1
date	2011.09.12.19.01.15;	author bavison;	state Exp;
branches;
next	;
commitid	M3eV6gzJuoHHMezv;


desc
@@


1.3
log
@  Replaced header file for licensing reasons
Detail:
  omap4_reg.h taken from FreeBSD projects/armv6/sys/arm/ti/omap4, trimmed to
  only include interrupt definitions, then updated so that symbol names and
  comments match Table 17.2 of the OMAP4460 TRM (SWPU235F) more closely - now
  the symbol names only differ in the prefix, and the absence of "IRQ"
  mid-string.  This was then translated very literally into objasm syntax to
  create hdr.omap4_reg, and used in place of hdr.irqs44xx.
Admin:
  Builds OK

Version 0.22. Tagged as 'OMAP4-0_22'
@
text
@; Copyright 2011 Castle Technology Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;

        [       :LNOT: :DEF: __HAL_INTERRUPTS_HDR__
        GBLL    __HAL_INTERRUPTS_HDR__

        GET     hdr.omap4_reg

; offsets of register in GIC Processor Interface (relative to MPU_GIC_PI)
GIC_CPU_CTRL            *       &000 ; CPU Interface Control Register (ICCICR)
GIC_CPU_PRIMASK         *       &004 ; Interrupt Priority Mask Register (ICCPMR)
GIC_CPU_BINPOINT        *       &008 ; Binary Point Register (ICCBPR)
GIC_CPU_INTACK          *       &00C ; Interrupt Acknowledge Register (ICCIAR)
GIC_CPU_EOI             *       &010 ; End of Interrupt Register (ICCEOIR)
GIC_CPU_RUNNINGPRI      *       &014 ; Running Priority Register (ICCRPR)
GIC_CPU_HIGHPRI         *       &018 ; Highest Pending Interrupt Register (ICCHPIR)
GIC_CPU_ALIAS_BINPOINT  *       &01C ; Aliased Binary Point Register (ICCABPR)

; bits in CPU Interface Control Register (ICCICR)
ICCICR_ENABLE           *       (1 << 0)

; bits in Interrupt Acknowledge Register (ICCIAR)
ICCIAR_ACKINTID         *       (&3FF << 0)
ICCIAR_CPUID            *       (7 << 10)

; bits in End of Interrupt Register (ICCEOIR)
ICCEOIR_EOIINTID        *       (&3FF << 0)
ICCEOIR_CPUID           *       (7 << 10)


; offsets of register in GIC Interrupt Distributor (relative to MPU_GIC_ID)
GIC_DIST_CTRL           *       &000 ; Distributor Control Register (ICDDCR)
GIC_DIST_CTR            *       &004 ; Interrupt Controller Type Register (ICDICTR)
GIC_DIST_IIDR           *       &008 ; Distributor Implementer Identification Reg (ICDIIDR)
GIC_DIST_ISR            *       &080 ; Interrupt Security Registers (ICDISRn)
GIC_DIST_ENABLE_SET     *       &100 ; Interrupt Set-Enable Registers (ICDISERn)
GIC_DIST_ENABLE_CLEAR   *       &180 ; Interrupt Clear-Enable Registers (ICDICERn)
GIC_DIST_PENDING_SET    *       &200 ; Interrupt Set-Pending Registers (ICDISPRn)
GIC_DIST_PENDING_CLEAR  *       &280 ; Interrupt Clear-Pending Registers (ICDICPRn)
GIC_DIST_ACTIVE_BIT     *       &300 ; Active Bit Registers (ICDABRn)
GIC_DIST_PRI            *       &400 ; Interrupt Priority Registers (ICDIPRn)
GIC_DIST_TARGET         *       &800 ; Interrupt Processor Target Registers (ICDIPTRn)
GIC_DIST_CONFIG         *       &C00 ; Interrupt Configuration Registers (ICDICFRn)
GIC_DIST_SOFTINT        *       &F00 ; Software Generated Interrupt Register (ICDSGIR)

; bits in Distributor Control Register (ICDDCR)
ICDDCR_ENABLE           *       (1 << 0)

; bits in Interrupt Controller Type Register (ICDICTR)
ICDICTR_ITLINES         *       (31 << 0)  ; maximum number of interrupts [32 * (N+1)]
ICDICTR_CPU_NUMBER      *       ( 7 << 5)  ; number of implemented CPU interfaces (-1)
ICDICTR_SECUR_EXTN      *       ( 1 << 10) ; Security Extension implemented
ICDICTR_LSPI            *       (31 << 11) ; number of lockable SPI


INTERRUPT_MAX   OMAP44XX_HARDIRQ        128 ; 128 interrupt lines

        ] ; __HAL_INTERRUPTS_HDR__

        END
@


1.2
log
@Bulk expand of tabs.
Helps to make tracking changes between OMAP3 and OMAP4 less eye watering, but otherwise functionally the same as 0.06.

Version 0.07. Tagged as 'OMAP4-0_07'
@
text
@d19 1
a19 1
        GET     hdr.irqs44xx
d68 1
a68 1
INTERRUPT_MAX           *       (128 + OMAP44XX_IRQ_GIC_START) ; 128 interrupt lines
@


1.1
log
@Initial revision
@
text
@d16 2
a17 2
	[	:LNOT: :DEF: __HAL_INTERRUPTS_HDR__
	GBLL	__HAL_INTERRUPTS_HDR__
d19 1
a19 1
	GET	hdr.irqs44xx
d22 8
a29 8
GIC_CPU_CTRL		*	&000 ; CPU Interface Control Register (ICCICR)
GIC_CPU_PRIMASK		*	&004 ; Interrupt Priority Mask Register (ICCPMR)
GIC_CPU_BINPOINT	*	&008 ; Binary Point Register (ICCBPR)
GIC_CPU_INTACK		*	&00C ; Interrupt Acknowledge Register (ICCIAR)
GIC_CPU_EOI		*	&010 ; End of Interrupt Register (ICCEOIR)
GIC_CPU_RUNNINGPRI	*	&014 ; Running Priority Register (ICCRPR)
GIC_CPU_HIGHPRI		*	&018 ; Highest Pending Interrupt Register (ICCHPIR)
GIC_CPU_ALIAS_BINPOINT	*	&01C ; Aliased Binary Point Register (ICCABPR)
d32 1
a32 1
ICCICR_ENABLE		*	(1 << 0)
d35 2
a36 2
ICCIAR_ACKINTID		*	(&3FF << 0)
ICCIAR_CPUID		*	(7 << 10)
d39 2
a40 2
ICCEOIR_EOIINTID	*	(&3FF << 0)
ICCEOIR_CPUID		*	(7 << 10)
d44 13
a56 13
GIC_DIST_CTRL		*	&000 ; Distributor Control Register (ICDDCR)
GIC_DIST_CTR		*	&004 ; Interrupt Controller Type Register (ICDICTR)
GIC_DIST_IIDR		*	&008 ; Distributor Implementer Identification Reg (ICDIIDR)
GIC_DIST_ISR		*	&080 ; Interrupt Security Registers (ICDISRn)
GIC_DIST_ENABLE_SET	*	&100 ; Interrupt Set-Enable Registers (ICDISERn)
GIC_DIST_ENABLE_CLEAR	*	&180 ; Interrupt Clear-Enable Registers (ICDICERn)
GIC_DIST_PENDING_SET	*	&200 ; Interrupt Set-Pending Registers (ICDISPRn)
GIC_DIST_PENDING_CLEAR	*	&280 ; Interrupt Clear-Pending Registers (ICDICPRn)
GIC_DIST_ACTIVE_BIT	*	&300 ; Active Bit Registers (ICDABRn)
GIC_DIST_PRI		*	&400 ; Interrupt Priority Registers (ICDIPRn)
GIC_DIST_TARGET		*	&800 ; Interrupt Processor Target Registers (ICDIPTRn)
GIC_DIST_CONFIG		*	&C00 ; Interrupt Configuration Registers (ICDICFRn)
GIC_DIST_SOFTINT	*	&F00 ; Software Generated Interrupt Register (ICDSGIR)
d59 1
a59 1
ICDDCR_ENABLE		*	(1 << 0)
d62 4
a65 4
ICDICTR_ITLINES		*	(31 << 0)  ; maximum number of interrupts [32 * (N+1)]
ICDICTR_CPU_NUMBER	*	( 7 << 5)  ; number of implemented CPU interfaces (-1)
ICDICTR_SECUR_EXTN	*	( 1 << 10) ; Security Extension implemented
ICDICTR_LSPI		*	(31 << 11) ; number of lockable SPI
d68 1
a68 1
INTERRUPT_MAX		*	(128 + OMAP44XX_IRQ_GIC_START) ; 128 interrupt lines
d70 1
a70 1
	] ; __HAL_INTERRUPTS_HDR__
d72 1
a72 1
	END
@


1.1.1.1
log
@  Initial import of OMAP4 HAL
Detail:
  Target platform is the Pandaboard, based on the TI OMAP4 SoC.
  Port is not yet complete, in particular, audio is not yet working.
Admin:
  Submission from Willi TheiÃŸ
@
text
@@
