In file included from Wrap_up.cpp:13:
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:36:34: warning: unexpected pragma argument 'fmul', expects function/operation [-Winvalid-hls-pragmas]
#pragma HLS ALLOCATION instances=fmul limit=130 operation
                                 ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:36:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=0_XLX_SEP_ PragmaType=allocation_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=instances=fmul_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ALLOCATION instances=fmul limit=130 operation
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:37:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=inp_img offset=slave bundle=gmem
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:38:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=out_img offset=slave bundle=gmem
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:40:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=inp_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:41:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=out_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:43:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=return bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:50:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=filter_local complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=filter_local complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:59:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=window_3D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=window_3D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:61:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=right_col_3D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=right_col_3D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:63:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=right_col_3D_l complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=right_col_3D_l complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:65:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=line_buffer_3D complete dim=2_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=line_buffer_3D complete dim=2
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:67:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=new_pixels complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=new_pixels complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:69:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=new_pixels_l complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=new_pixels_l complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:72:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=lm complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=lm complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:75:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=sum complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=sum complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:77:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=sum2 complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=sum2 complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:79:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=sum3 complete dim=1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=sum3 complete dim=1
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:81:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=sum4 complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=sum4 complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:83:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=sum5 complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=sum5 complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:85:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=sum6 complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=sum6 complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:97:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:117:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:214:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
In file included from Wrap_up.cpp:14:
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:37:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=inp_img offset=slave bundle=gmem0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:38:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=out_img offset=slave bundle=gmem0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:39:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=m_axi port=filter offset=slave bundle=gmem0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=filter offset=slave bundle=gmem0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:40:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=m_axi port=bias offset=slave bundle=gmem0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=bias offset=slave bundle=gmem0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:42:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=inp_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:43:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=out_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:44:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=s_axilite port=filter bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=filter bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:45:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=s_axilite port=bias bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=bias bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:47:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=return bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:51:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=inp_image_local cyclic factor=155 dim=1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=inp_image_local cyclic factor=155 dim=1
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:53:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=inp_img_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=inp_img_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:55:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=filter_local cyclic factor=25_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=filter_local cyclic factor=25
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:57:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=filter_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=filter_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:59:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=window_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=window_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:61:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=conv_out cyclic factor=27 dim=1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=conv_out cyclic factor=27 dim=1
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:63:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=sh complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=sh complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:71:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:80:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:86:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:94:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:100:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:110:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:137:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:158:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:168:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:174:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:180:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:187:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:197:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:222:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
In file included from Wrap_up.cpp:15:
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:37:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=inp_img offset=slave bundle=gmem0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:38:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=out_img offset=slave bundle=gmem0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:39:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=m_axi port=filter offset=slave bundle=gmem1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=filter offset=slave bundle=gmem1
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:40:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=m_axi port=bias offset=slave bundle=gmem1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=bias offset=slave bundle=gmem1
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:42:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=inp_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:43:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=out_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:44:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=s_axilite port=filter bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=filter bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:45:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=s_axilite port=bias bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=bias bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:47:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=return bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:51:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=variable=inp_image_local cyclic factor=25_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=inp_image_local cyclic factor=25
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:53:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=variable=inp_img_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=inp_img_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:57:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=variable=filter_local cyclic factor=9_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=filter_local cyclic factor=9
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:59:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=variable=filter_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=filter_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:63:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=variable=window_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=window_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:69:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=variable=conv_out cyclic factor=169 dim=1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=conv_out cyclic factor=169 dim=1
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:72:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=variable=sh complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=sh complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:78:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:86:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:92:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:96:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:126:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:145:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
In file included from Wrap_up.cpp:16:
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:37:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=inp_img offset=slave bundle=gmem0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:38:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=out_img offset=slave bundle=gmem0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:39:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=m_axi port=filter offset=slave bundle=gmem0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=filter offset=slave bundle=gmem0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:40:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=m_axi port=bias offset=slave bundle=gmem0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=bias offset=slave bundle=gmem0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:42:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=inp_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:43:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=out_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:44:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=s_axilite port=filter bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=filter bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:45:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=s_axilite port=bias bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=bias bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:47:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=return bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:51:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=variable=inp_image_local cyclic factor=25_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=inp_image_local cyclic factor=25
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:53:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=variable=inp_img_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=inp_img_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:55:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=variable=filter_local cyclic factor=9_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=filter_local cyclic factor=9
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:57:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=variable=filter_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=filter_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:59:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=variable=window complete dim=1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=window complete dim=1
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:61:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=variable=window_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=window_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:63:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=variable=conv_out cyclic factor=169 dim=1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=conv_out cyclic factor=169 dim=1
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:65:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=variable=sh complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=sh complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:73:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:82:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:88:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:94:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:120:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:137:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:159:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:169:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:175:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:179:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:196:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:213:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:230:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
In file included from Wrap_up.cpp:17:
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:37:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=inp_img offset=slave bundle=gmem0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:38:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=out_img offset=slave bundle=gmem0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:39:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=m_axi port=filter offset=slave bundle=gmem1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=filter offset=slave bundle=gmem1
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:40:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=m_axi port=bias offset=slave bundle=gmem1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=bias offset=slave bundle=gmem1
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:42:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=inp_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:43:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=out_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:44:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=s_axilite port=filter bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=filter bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:45:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=s_axilite port=bias bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=bias bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:47:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=return bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:51:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=variable=inp_image_local cyclic factor=25_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=inp_image_local cyclic factor=25
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:53:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=variable=inp_img_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=inp_img_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:55:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=variable=filter_local cyclic factor=9_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=filter_local cyclic factor=9
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:57:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=variable=filter_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=filter_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:59:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=variable=window_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=window_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:61:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=variable=conv_out cyclic factor=169 dim=1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=conv_out cyclic factor=169 dim=1
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:63:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=variable=sh complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=sh complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:71:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:80:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:86:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:92:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:118:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:136:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:157:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:167:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:173:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:177:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:194:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:205:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:221:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
In file included from Wrap_up.cpp:18:
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=inp_img offset=slave bundle=gmem0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:35:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=out_img offset=slave bundle=gmem0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:37:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=inp_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:38:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=out_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:40:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=return bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=variable=inp_image complete dim=1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=inp_image complete dim=1
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:46:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=variable=sum complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=sum complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:66:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:78:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:81:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:96:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:99:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:111:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:114:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:124:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:127:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
In file included from Wrap_up.cpp:19:
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:34:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=inp_img offset=slave bundle=gmem0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:35:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=out_img offset=slave bundle=gmem0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:37:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=inp_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:38:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=out_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:40:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=return bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:43:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=variable=inp_image complete dim=1_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=inp_image complete dim=1
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:46:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=variable=sum complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=sum complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:52:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:63:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:66:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:78:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:81:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:96:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:99:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:111:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:114:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:124:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:127:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
In file included from Wrap_up.cpp:20:
/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:37:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pad1_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
In file included from Wrap_up.cpp:21:
/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:37:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pad2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
In file included from Wrap_up.cpp:22:
/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:37:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pad3_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
In file included from Wrap_up.cpp:23:
/primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:37:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pad4_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
In file included from Wrap_up.cpp:24:
/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:28:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem depth = 290400_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=inp_img offset=slave bundle=gmem depth = 290400
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:29:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem depth = 69984_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=out_img offset=slave bundle=gmem depth = 69984
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:31:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=inp_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:32:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=out_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:34:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=return bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:37:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=variable=window_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=window_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:39:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=variable=right_col_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=right_col_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:41:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=variable=right_col_2D_l complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=right_col_2D_l complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:43:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=variable=line_buffer_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=line_buffer_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:45:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=variable=new_pixels complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=new_pixels complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:47:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=variable=new_pixels_l complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=new_pixels_l complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:59:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:73:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
In file included from Wrap_up.cpp:25:
/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:28:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem depth = 290400_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=inp_img offset=slave bundle=gmem depth = 290400
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:29:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem depth = 69984_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=out_img offset=slave bundle=gmem depth = 69984
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:31:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=inp_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:32:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=out_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:34:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=return bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:37:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=variable=window_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=window_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:39:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=variable=right_col_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=right_col_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:41:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=variable=right_col_2D_l complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=right_col_2D_l complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:43:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=variable=line_buffer_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=line_buffer_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:45:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=variable=new_pixels complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=new_pixels complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:47:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=variable=new_pixels_l complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=new_pixels_l complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:59:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:73:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
In file included from Wrap_up.cpp:26:
/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:28:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem depth = 290400_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=inp_img offset=slave bundle=gmem depth = 290400
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:29:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem depth = 69984_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=out_img offset=slave bundle=gmem depth = 69984
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:31:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=inp_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:32:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=out_img bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:34:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=return bundle=control
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:37:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=window_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=window_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:39:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=right_col_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=right_col_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:41:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=right_col_2D_l complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=right_col_2D_l complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:43:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=line_buffer_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=line_buffer_2D complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:45:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=new_pixels complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=new_pixels complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:47:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=new_pixels_l complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=new_pixels_l complete dim=0
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:59:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:73:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
directive:1:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=top_XLX_SEP_ PragmaContext=directive_XLX_SEP_ PragmaFunction=NN_XLX_SEP_ PragmaOptions=name=NN_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLSDIRECTIVE TOP name=NN
        ^
Wrap_up.cpp:34:12: warning: unused parameter 'out_img' [-Wunused-parameter]
  DataType out_img[256*6*6]){
           ^
216 warnings generated.
