# EE 178 - Digital Design with FPGAs

## Laboratory Assignment #1

In this laboratory assignment, we're implementing a two-input and one-output XOR logic gate. This assignment is a review of EE 118 to help us refresh basic EDA skills using Xilinx Vivado including design simulation, design synthesis, design implementation, and bitstream generation. 

### 2-Input 1-Output XOR Logic Gate Symbols
![XOR Logic Gate](https://www.electronicshub.org/wp-content/uploads/2015/07/IEEE-REP.jpg)

### 2-Input 1-Output XOR Logic Gate Truth Table
| Input | Input | Output |
| :---: | :---: | :---: |
| __A__ | __B__ | __A âŠ• B__ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

### 4 Test Cases for Truth Table Verification
![Case 00](https://cdn.discordapp.com/attachments/938692795248562187/938692887128989706/IMG_5181.jpg)
#### Case 1: Input 00, Output 0
<br/>

![Case 01](https://cdn.discordapp.com/attachments/938692795248562187/938692887514861648/IMG_5182.jpg)
#### Case 2: Input 01, Output 1
<br/>

![Case 10](https://cdn.discordapp.com/attachments/938692795248562187/938692887871389706/IMG_5183.jpg)
#### Case 3: Input 10, Output 1
<br/>

![Case 11](https://cdn.discordapp.com/attachments/938692795248562187/938692888290803773/IMG_5184.jpg)
#### Case 4: Input 11, Output 0
<br/>


### YouTube Demonstration Video
This is a [YouTube video]() demonstrating the verification process of the XOR logic gate on the Real Digital Blackboard.
