{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1423759721366 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Bit-Serial_Logic_Processor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Bit-Serial_Logic_Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1423759721388 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1423759721495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1423759721495 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1423759722075 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1423759722088 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423759722483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423759722483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423759722483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423759722483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423759722483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423759722483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423759722483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423759722483 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423759722483 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1423759722483 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/" { { 0 { 0 ""} 0 527 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423759722492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/" { { 0 { 0 ""} 0 529 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423759722492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/" { { 0 { 0 ""} 0 531 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423759722492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/" { { 0 { 0 ""} 0 533 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423759722492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/" { { 0 { 0 ""} 0 535 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423759722492 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1423759722492 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1423759722497 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 109 " "No exact pin location assignment(s) for 16 pins of 109 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1423759723982 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1423759724684 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Bit-Serial_Logic_Processor.sdc " "Synopsys Design Constraints File file not found: 'Bit-Serial_Logic_Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1423759724685 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1423759724687 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[15\]~15\|combout " "Node \"control_unit\|to_reg\[15\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724692 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[15\]~2\|datac " "Node \"myregister\|Data_Out\[15\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724692 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[15\]~2\|combout " "Node \"myregister\|Data_Out\[15\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724692 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA15\|s~0\|datad " "Node \"myadder\|FA15\|s~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724692 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA15\|s~0\|combout " "Node \"myadder\|FA15\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724692 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA15\|s\|datad " "Node \"myadder\|FA15\|s\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724692 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA15\|s\|combout " "Node \"myadder\|FA15\|s\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724692 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[15\]~15\|dataa " "Node \"control_unit\|to_reg\[15\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724692 ""}  } { { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 6 -1 0 } } { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "full_adder.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/full_adder.sv" 4 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1423759724692 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[14\]~14\|combout " "Node \"control_unit\|to_reg\[14\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724695 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[14\]~7\|datac " "Node \"myregister\|Data_Out\[14\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724695 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[14\]~7\|combout " "Node \"myregister\|Data_Out\[14\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724695 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA14\|s~0\|datab " "Node \"myadder\|FA14\|s~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724695 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA14\|s~0\|combout " "Node \"myadder\|FA14\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724695 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA14\|s\|datad " "Node \"myadder\|FA14\|s\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724695 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA14\|s\|combout " "Node \"myadder\|FA14\|s\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724695 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[14\]~14\|dataa " "Node \"control_unit\|to_reg\[14\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724695 ""}  } { { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 6 -1 0 } } { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "full_adder.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/full_adder.sv" 4 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1423759724695 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[13\]~13\|combout " "Node \"control_unit\|to_reg\[13\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724697 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[13\]~12\|datac " "Node \"myregister\|Data_Out\[13\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724697 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[13\]~12\|combout " "Node \"myregister\|Data_Out\[13\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724697 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA13\|s\|datac " "Node \"myadder\|FA13\|s\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724697 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA13\|s\|combout " "Node \"myadder\|FA13\|s\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724697 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[13\]~13\|dataa " "Node \"control_unit\|to_reg\[13\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724697 ""}  } { { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 6 -1 0 } } { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "full_adder.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/full_adder.sv" 4 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1423759724697 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[12\]~0\|combout " "Node \"control_unit\|to_reg\[12\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724698 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[12\]~17\|datac " "Node \"myregister\|Data_Out\[12\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724698 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[12\]~17\|combout " "Node \"myregister\|Data_Out\[12\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724698 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA12\|s\|datab " "Node \"myadder\|FA12\|s\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724698 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA12\|s\|combout " "Node \"myadder\|FA12\|s\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724698 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[12\]~0\|dataa " "Node \"control_unit\|to_reg\[12\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724698 ""}  } { { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 6 -1 0 } } { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "full_adder.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/full_adder.sv" 4 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1423759724698 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[11\]~22\|combout " "Node \"myregister\|Data_Out\[11\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724700 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA11\|s~0\|datad " "Node \"myadder\|FA11\|s~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724700 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA11\|s~0\|combout " "Node \"myadder\|FA11\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724700 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA11\|s\|datad " "Node \"myadder\|FA11\|s\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724700 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA11\|s\|combout " "Node \"myadder\|FA11\|s\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724700 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[11\]~1\|dataa " "Node \"control_unit\|to_reg\[11\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724700 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[11\]~1\|combout " "Node \"control_unit\|to_reg\[11\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724700 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[11\]~22\|datac " "Node \"myregister\|Data_Out\[11\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724700 ""}  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "full_adder.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/full_adder.sv" 4 -1 0 } } { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1423759724700 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[10\]~27\|combout " "Node \"myregister\|Data_Out\[10\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724701 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA10\|s~0\|datab " "Node \"myadder\|FA10\|s~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724701 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA10\|s~0\|combout " "Node \"myadder\|FA10\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724701 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA10\|s\|datad " "Node \"myadder\|FA10\|s\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724701 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA10\|s\|combout " "Node \"myadder\|FA10\|s\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724701 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[10\]~12\|dataa " "Node \"control_unit\|to_reg\[10\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724701 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[10\]~12\|combout " "Node \"control_unit\|to_reg\[10\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724701 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[10\]~27\|datac " "Node \"myregister\|Data_Out\[10\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724701 ""}  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "full_adder.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/full_adder.sv" 4 -1 0 } } { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1423759724701 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[9\]~32\|combout " "Node \"myregister\|Data_Out\[9\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724703 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA9\|s\|datac " "Node \"myadder\|FA9\|s\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724703 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA9\|s\|combout " "Node \"myadder\|FA9\|s\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724703 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[9\]~11\|dataa " "Node \"control_unit\|to_reg\[9\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724703 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[9\]~11\|combout " "Node \"control_unit\|to_reg\[9\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724703 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[9\]~32\|datac " "Node \"myregister\|Data_Out\[9\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724703 ""}  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "full_adder.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/full_adder.sv" 4 -1 0 } } { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1423759724703 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[8\]~37\|combout " "Node \"myregister\|Data_Out\[8\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724704 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA8\|s\|datab " "Node \"myadder\|FA8\|s\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724704 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA8\|s\|combout " "Node \"myadder\|FA8\|s\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724704 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[8\]~2\|dataa " "Node \"control_unit\|to_reg\[8\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724704 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[8\]~2\|combout " "Node \"control_unit\|to_reg\[8\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724704 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[8\]~37\|datac " "Node \"myregister\|Data_Out\[8\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724704 ""}  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "full_adder.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/full_adder.sv" 4 -1 0 } } { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1423759724704 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[7\]~42\|combout " "Node \"myregister\|Data_Out\[7\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724706 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA7\|s~0\|datad " "Node \"myadder\|FA7\|s~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724706 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA7\|s~0\|combout " "Node \"myadder\|FA7\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724706 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA7\|s\|datad " "Node \"myadder\|FA7\|s\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724706 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA7\|s\|combout " "Node \"myadder\|FA7\|s\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724706 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[7\]~3\|dataa " "Node \"control_unit\|to_reg\[7\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724706 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[7\]~3\|combout " "Node \"control_unit\|to_reg\[7\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724706 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[7\]~42\|datac " "Node \"myregister\|Data_Out\[7\]~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724706 ""}  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "full_adder.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/full_adder.sv" 4 -1 0 } } { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1423759724706 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[6\]~47\|combout " "Node \"myregister\|Data_Out\[6\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724707 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA6\|s\|datac " "Node \"myadder\|FA6\|s\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724707 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA6\|s\|combout " "Node \"myadder\|FA6\|s\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724707 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[6\]~10\|dataa " "Node \"control_unit\|to_reg\[6\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724707 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[6\]~10\|combout " "Node \"control_unit\|to_reg\[6\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724707 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[6\]~47\|datac " "Node \"myregister\|Data_Out\[6\]~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724707 ""}  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "full_adder.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/full_adder.sv" 4 -1 0 } } { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1423759724707 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[5\]~52\|combout " "Node \"myregister\|Data_Out\[5\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724709 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA5\|s\|datab " "Node \"myadder\|FA5\|s\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724709 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA5\|s\|combout " "Node \"myadder\|FA5\|s\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724709 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[5\]~4\|dataa " "Node \"control_unit\|to_reg\[5\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724709 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[5\]~4\|combout " "Node \"control_unit\|to_reg\[5\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724709 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[5\]~52\|datac " "Node \"myregister\|Data_Out\[5\]~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724709 ""}  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "full_adder.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/full_adder.sv" 4 -1 0 } } { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1423759724709 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[4\]~57\|combout " "Node \"myregister\|Data_Out\[4\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724711 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA4\|s~0\|datad " "Node \"myadder\|FA4\|s~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724711 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA4\|s~0\|combout " "Node \"myadder\|FA4\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724711 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA4\|s\|datad " "Node \"myadder\|FA4\|s\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724711 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA4\|s\|combout " "Node \"myadder\|FA4\|s\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724711 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[4\]~5\|dataa " "Node \"control_unit\|to_reg\[4\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724711 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[4\]~5\|combout " "Node \"control_unit\|to_reg\[4\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724711 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[4\]~57\|datac " "Node \"myregister\|Data_Out\[4\]~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724711 ""}  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "full_adder.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/full_adder.sv" 4 -1 0 } } { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1423759724711 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[3\]~62\|combout " "Node \"myregister\|Data_Out\[3\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724712 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA3\|s~0\|datab " "Node \"myadder\|FA3\|s~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724712 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA3\|s~0\|combout " "Node \"myadder\|FA3\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724712 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA3\|s\|datad " "Node \"myadder\|FA3\|s\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724712 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA3\|s\|combout " "Node \"myadder\|FA3\|s\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724712 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[3\]~9\|dataa " "Node \"control_unit\|to_reg\[3\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724712 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[3\]~9\|combout " "Node \"control_unit\|to_reg\[3\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724712 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[3\]~62\|datac " "Node \"myregister\|Data_Out\[3\]~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724712 ""}  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "full_adder.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/full_adder.sv" 4 -1 0 } } { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1423759724712 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[2\]~67\|combout " "Node \"myregister\|Data_Out\[2\]~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724714 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA2\|s~0\|datac " "Node \"myadder\|FA2\|s~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724714 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA2\|s~0\|combout " "Node \"myadder\|FA2\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724714 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[2\]~8\|dataa " "Node \"control_unit\|to_reg\[2\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724714 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[2\]~8\|combout " "Node \"control_unit\|to_reg\[2\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724714 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[2\]~67\|datac " "Node \"myregister\|Data_Out\[2\]~67\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724714 ""}  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "full_adder.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/full_adder.sv" 4 -1 0 } } { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1423759724714 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[1\]~77\|combout " "Node \"myregister\|Data_Out\[1\]~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724715 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA1\|s~0\|datad " "Node \"myadder\|FA1\|s~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724715 ""} { "Warning" "WSTA_SCC_NODE" "myadder\|FA1\|s~0\|combout " "Node \"myadder\|FA1\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724715 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[1\]~7\|dataa " "Node \"control_unit\|to_reg\[1\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724715 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[1\]~7\|combout " "Node \"control_unit\|to_reg\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724715 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[1\]~77\|datac " "Node \"myregister\|Data_Out\[1\]~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724715 ""}  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "full_adder.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/full_adder.sv" 4 -1 0 } } { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1423759724715 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[0\]~72\|combout " "Node \"myregister\|Data_Out\[0\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724716 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[0\]~6\|datab " "Node \"control_unit\|to_reg\[0\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724716 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|to_reg\[0\]~6\|combout " "Node \"control_unit\|to_reg\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724716 ""} { "Warning" "WSTA_SCC_NODE" "myregister\|Data_Out\[0\]~72\|datac " "Node \"myregister\|Data_Out\[0\]~72\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724716 ""}  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1423759724716 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "control_unit\|Selector2~0\|combout " "Node \"control_unit\|Selector2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724717 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|Selector2~0\|dataa " "Node \"control_unit\|Selector2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724717 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|Selector0~2\|datac " "Node \"control_unit\|Selector0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724717 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|Selector0~2\|combout " "Node \"control_unit\|Selector0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724717 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|Selector0~2\|datab " "Node \"control_unit\|Selector0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724717 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|Selector2~0\|datac " "Node \"control_unit\|Selector2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423759724717 ""}  } { { "control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv" 31 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1423759724717 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1423759724723 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1423759724723 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1423759724724 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_17:myregister\|Data_Out\[0\]~119  " "Automatically promoted node reg_17:myregister\|Data_Out\[0\]~119 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1423759724747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:myregister\|Data_Out\[15\]~2 " "Destination node reg_17:myregister\|Data_Out\[15\]~2" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/" { { 0 { 0 ""} 0 271 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423759724747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:myregister\|Data_Out\[14\]~7 " "Destination node reg_17:myregister\|Data_Out\[14\]~7" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/" { { 0 { 0 ""} 0 273 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423759724747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:myregister\|Data_Out\[13\]~12 " "Destination node reg_17:myregister\|Data_Out\[13\]~12" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/" { { 0 { 0 ""} 0 275 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423759724747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:myregister\|Data_Out\[12\]~17 " "Destination node reg_17:myregister\|Data_Out\[12\]~17" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/" { { 0 { 0 ""} 0 277 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423759724747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:myregister\|Data_Out\[11\]~22 " "Destination node reg_17:myregister\|Data_Out\[11\]~22" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/" { { 0 { 0 ""} 0 279 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423759724747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:myregister\|Data_Out\[10\]~27 " "Destination node reg_17:myregister\|Data_Out\[10\]~27" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/" { { 0 { 0 ""} 0 281 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423759724747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:myregister\|Data_Out\[9\]~32 " "Destination node reg_17:myregister\|Data_Out\[9\]~32" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/" { { 0 { 0 ""} 0 283 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423759724747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:myregister\|Data_Out\[8\]~37 " "Destination node reg_17:myregister\|Data_Out\[8\]~37" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/" { { 0 { 0 ""} 0 285 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423759724747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:myregister\|Data_Out\[7\]~42 " "Destination node reg_17:myregister\|Data_Out\[7\]~42" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/" { { 0 { 0 ""} 0 287 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423759724747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_17:myregister\|Data_Out\[6\]~47 " "Destination node reg_17:myregister\|Data_Out\[6\]~47" {  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/" { { 0 { 0 ""} 0 289 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423759724747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1423759724747 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1423759724747 ""}  } { { "Reg_17.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/" { { 0 { 0 ""} 0 387 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1423759724747 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1423759725460 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1423759725461 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1423759725461 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1423759725463 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1423759725464 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1423759725465 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1423759725466 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1423759725466 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1423759725467 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1423759725468 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1423759725468 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1423759725532 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1423759725532 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1423759725532 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1423759725538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1423759725538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1423759725538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1423759725538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 32 33 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1423759725538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 50 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1423759725538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 20 52 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1423759725538 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1423759725538 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1423759725538 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1423759725538 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423759725803 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1423759725819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1423759731201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423759731382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1423759731435 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1423759740262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423759740262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1423759740937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X104_Y49 X115_Y60 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X104_Y49 to location X115_Y60" {  } { { "loc" "" { Generic "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X104_Y49 to location X115_Y60"} { { 12 { 0 ""} 104 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1423759746803 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1423759746803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423759749318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1423759749319 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1423759749319 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1423759749350 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1423759749467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1423759749983 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1423759750074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1423759750564 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423759751932 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/output_files/Bit-Serial_Logic_Processor.fit.smsg " "Generated suppressed messages file C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/output_files/Bit-Serial_Logic_Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1423759752785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 136 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1509 " "Peak virtual memory: 1509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423759753633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 12 10:49:13 2015 " "Processing ended: Thu Feb 12 10:49:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423759753633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423759753633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423759753633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1423759753633 ""}
