Model {
  Name			  "test_loopback_buf"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.252"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Wed Oct 01 18:50:49 2008"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "dsp"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Oct 29 17:12:00 2008"
  ModelVersionFormat	  "1.%<AutoIncrement:252>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "4000"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "test_loopback_buf"
    Location		    [2, 74, 1894, 1086]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [17, 15, 68, 65]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2P"
      part		      "xc2vp70"
      speed		      "-7"
      package		      "ff1704"
      synthesis_tool	      "XST"
      directory		      "./b_2x_8a_r308d/sysgen"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "4.878"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant"
      Ports		      [0, 1]
      Position		      [645, 613, 675, 627]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant1"
      Ports		      [0, 1]
      Position		      [360, 334, 400, 346]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant10"
      Ports		      [0, 1]
      Position		      [950, 268, 980, 282]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant11"
      Ports		      [0, 1]
      Position		      [690, 2183, 720, 2197]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant12"
      Ports		      [0, 1]
      Position		      [985, 1848, 1015, 1862]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant2"
      Ports		      [0, 1]
      Position		      [655, 1198, 685, 1212]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant3"
      Ports		      [0, 1]
      Position		      [1240, 1123, 1270, 1137]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant4"
      Ports		      [0, 1]
      Position		      [1240, 1148, 1270, 1162]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant5"
      Ports		      [0, 1]
      Position		      [1240, 1173, 1270, 1187]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant6"
      Ports		      [0, 1]
      Position		      [1125, 903, 1155, 917]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant7"
      Ports		      [0, 1]
      Position		      [1125, 953, 1155, 967]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant8"
      Ports		      [0, 1]
      Position		      [670, 1023, 700, 1037]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant9"
      Ports		      [0, 1]
      Position		      [690, 1693, 720, 1707]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay"
      Ports		      [1, 1]
      Position		      [285, 234, 340, 256]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "220"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay1"
      Ports		      [1, 1]
      Position		      [285, 254, 340, 276]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "220"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay2"
      Ports		      [1, 1]
      Position		      [285, 294, 340, 316]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "220"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay3"
      Ports		      [1, 1]
      Position		      [285, 274, 340, 296]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "220"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "Feng_sim_0"
      Ports		      [0, 5]
      Position		      [1420, 467, 1485, 563]
      NamePlacement	      "alternate"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Feng_sim_0"
	Location		[206, 134, 1602, 644]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [3, 1]
	  Position		  [835, 84, 865, 156]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "3"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [890, 226, 925, 244]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [790, 278, 825, 292]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  Position		  [740, 15, 770, 45]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  Ports			  [0, 1]
	  Position		  [790, 263, 825, 277]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  Ports			  [0, 1]
	  Position		  [460, 176, 495, 194]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [775, 113, 810, 127]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "16-2"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant6"
	  Ports			  [0, 1]
	  Position		  [655, 443, 690, 457]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [885, 317, 910, 333]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [980, 397, 1000, 413]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [760, 167, 785, 183]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter1"
	  Ports			  [2, 1]
	  Position		  [845, 162, 895, 218]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "64"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter2"
	  Ports			  [1, 1]
	  Position		  [190, 190, 240, 220]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "1"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [2, 1]
	  Position		  [380, 175, 430, 230]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "1023"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [745, 442, 765, 458]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [720, 197, 740, 213]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [1015, 397, 1035, 413]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [830, 62, 850, 78]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  Ports			  [1, 1]
	  Position		  [1015, 442, 1035, 458]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [1200, 79, 1255, 101]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [1200, 104, 1255, 126]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [1200, 129, 1255, 151]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [1200, 154, 1255, 176]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [1200, 179, 1255, 201]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [805, 168, 830, 182]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [935, 398, 960, 412]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  Ports			  [1, 1]
	  Position		  [580, 193, 605, 207]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [630, 194, 655, 216]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [1015, 209, 1035, 261]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [1015, 284, 1035, 336]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [845, 244, 865, 296]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  Ports			  [3, 1]
	  Position		  [1015, 144, 1035, 196]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [255, 193, 300, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a>=b"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [510, 173, 555, 217]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational5"
	  Ports			  [2, 1]
	  Position		  [510, 243, 555, 287]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a<=b"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [5]
	  Position		  [1285, 79, 1320, 201]
	  Location		  [5, 49, 1918, 1097]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data"
	    axes2		    "valid"
	    axes3		    "destip"
	    axes4		    "eof"
	    axes5		    "discard"
	  }
	  TimeRange		  "4000            "
	  YMin			  "130000~0~0~0~0"
	  YMax			  "200000~1~1~1~1"
	  SaveName		  "ScopeData11"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [915, 20, 940, 40]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [775, 136, 805, 154]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [775, 86, 805, 104]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "48"
	  bit1			  "1"
	  base1			  "MSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mcnt_cnt"
	  Ports			  [1, 1]
	  Position		  [700, 81, 745, 109]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "64"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "off"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "negedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [705, 316, 740, 334]
	  SourceBlock		  "casper_library/Misc/negedge"
	  SourceType		  "negedge"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "payload_len"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [385, 260, 485, 290]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_Feng_sim_0_payload_len_us"
"er_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "period"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [65, 210, 165, 240]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_Feng_sim_0_period_user_da"
"ta_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [320, 180, 355, 200]
	  SourceBlock		  "casper_library/Misc/pulse_ext/posedge"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "run"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [785, 15, 885, 45]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_Feng_sim_0_run_user_data_"
"out"
	}
	Block {
	  BlockType		  Constant
	  Name			  "sim_freq"
	  Position		  [15, 210, 45, 240]
	  Value			  "100"
	}
	Block {
	  BlockType		  Constant
	  Name			  "sim_length"
	  Position		  [340, 260, 370, 290]
	  Value			  "50"
	}
	Block {
	  BlockType		  Outport
	  Name			  "d_out"
	  Position		  [1060, 163, 1090, 177]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [1060, 228, 1090, 242]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dest_ip"
	  Position		  [1060, 443, 1090, 457]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  Position		  [1060, 303, 1090, 317]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "discard"
	  Position		  [1060, 398, 1090, 412]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Delay8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Gateway Out3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Delay2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  Points		  [130, 0; 0, 85]
	  Branch {
	    Points		    [0, 50; 200, 0]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [0, -10; 100, 0]
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Mux3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "mcnt_cnt"
	  SrcPort		  1
	  DstBlock		  "Slice3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -130]
	    DstBlock		    "Delay5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Inverter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -305]
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "Counter1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Counter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  Points		  [25, 0; 0, -20]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "discard"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [0, 0; 0, 125]
	  Branch {
	    Points		    [-200, 0]
	    DstBlock		    "Convert3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    Branch {
	      Points		      [0, 75]
	      Branch {
		Points			[0, 80; -25, 0]
		DstBlock		"Inverter1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "run"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "run"
	  SrcPort		  1
	  DstBlock		  "Slice1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  DstBlock		  "dest_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  DstBlock		  "d_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "eof"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, -95]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "valid"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "payload_len"
	  SrcPort		  1
	  DstBlock		  "Relational5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sim_length"
	  SrcPort		  1
	  DstBlock		  "payload_len"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, -95]
	    Branch {
	      Points		      [0, -90; 715, 0; 0, 110]
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "mcnt_cnt"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Counter3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  Points		  [0, 0; 55, 0]
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Relational5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Relational5"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    Points		    [0, -10]
	    Branch {
	      Points		      [0, 70]
	      Branch {
		Points			[-290, 0; 0, -110]
		DstBlock		"Counter3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"negedge"
		DstPort			1
	      }
	    }
	    Branch {
	      Points		      [0, 0]
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "sim_freq"
	  SrcPort		  1
	  DstBlock		  "period"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "period"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "negedge"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter1"
	  SrcPort		  1
	  Points		  [100, 0]
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [0, 0; 0, -25]
	  Branch {
	    Points		    [0, -15; -130, 0]
	    DstBlock		    "Counter2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "posedge"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Feng_sim_1_2_3"
      Ports		      [0, 5]
      Position		      [1420, 192, 1485, 288]
      NamePlacement	      "alternate"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Feng_sim_1_2_3"
	Location		[206, 134, 1766, 1030]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  Ports			  [2, 1]
	  Position		  [635, 492, 685, 543]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [3, 1]
	  Position		  [835, 84, 865, 156]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "3"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [890, 226, 925, 244]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [790, 278, 825, 292]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  Position		  [740, 15, 770, 45]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  Ports			  [0, 1]
	  Position		  [790, 263, 825, 277]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  Ports			  [0, 1]
	  Position		  [460, 176, 495, 194]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [775, 113, 810, 127]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "16-2"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [885, 317, 910, 333]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [930, 397, 950, 413]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [760, 167, 785, 183]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter1"
	  Ports			  [2, 1]
	  Position		  [845, 162, 895, 218]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "64"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter2"
	  Ports			  [1, 1]
	  Position		  [190, 190, 240, 220]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "1"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [2, 1]
	  Position		  [380, 175, 430, 230]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "1023"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter4"
	  Ports			  [1, 1]
	  Position		  [560, 550, 595, 590]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Count Limited"
	  n_bits		  "2"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "2"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "off"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [745, 512, 765, 528]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [720, 197, 740, 213]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [1015, 397, 1035, 413]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [830, 62, 850, 78]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  Ports			  [1, 1]
	  Position		  [1015, 512, 1035, 528]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [1200, 79, 1255, 101]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [1200, 104, 1255, 126]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [1200, 129, 1255, 151]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [1200, 154, 1255, 176]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [1200, 179, 1255, 201]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [805, 168, 830, 182]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [885, 398, 910, 412]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  Ports			  [1, 1]
	  Position		  [580, 193, 605, 207]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [630, 194, 655, 216]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [1015, 209, 1035, 261]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [1015, 284, 1035, 336]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [845, 244, 865, 296]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  Ports			  [3, 1]
	  Position		  [1015, 144, 1035, 196]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [255, 193, 300, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a>=b"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [510, 173, 555, 217]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational5"
	  Ports			  [2, 1]
	  Position		  [510, 243, 555, 287]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a<=b"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [5]
	  Position		  [1285, 79, 1320, 201]
	  Location		  [5, 49, 1918, 1097]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data"
	    axes2		    "valid"
	    axes3		    "destip"
	    axes4		    "eof"
	    axes5		    "discard"
	  }
	  TimeRange		  "4000            "
	  YMin			  "130000~0~0~0~0"
	  YMax			  "200000~1~1~1~1"
	  SaveName		  "ScopeData11"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [575, 493, 605, 507]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "31"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [915, 20, 940, 40]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [775, 136, 805, 154]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [775, 86, 805, 104]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "48"
	  bit1			  "1"
	  base1			  "MSB of Input"
	  bit0			  "3"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ip_addr"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [460, 485, 560, 515]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_Feng_sim_1_2_3_ip_addr_us"
"er_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mcnt_cnt"
	  Ports			  [1, 1]
	  Position		  [700, 81, 745, 109]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "64"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "off"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "negedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [705, 316, 740, 334]
	  SourceBlock		  "casper_library/Misc/negedge"
	  SourceType		  "negedge"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "payload_len"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [385, 260, 485, 290]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_Feng_sim_1_2_3_payload_le"
"n_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "period"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [65, 210, 165, 240]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_Feng_sim_1_2_3_period_use"
"r_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [320, 180, 355, 200]
	  SourceBlock		  "casper_library/Misc/pulse_ext/posedge"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "run"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [785, 15, 885, 45]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_Feng_sim_1_2_3_run_user_d"
"ata_out"
	}
	Block {
	  BlockType		  Constant
	  Name			  "sim_IP"
	  Position		  [375, 490, 445, 510]
	}
	Block {
	  BlockType		  Constant
	  Name			  "sim_freq"
	  Position		  [15, 210, 45, 240]
	  Value			  "52"
	}
	Block {
	  BlockType		  Constant
	  Name			  "sim_length"
	  Position		  [340, 260, 370, 290]
	  Value			  "50"
	}
	Block {
	  BlockType		  Outport
	  Name			  "d_out"
	  Position		  [1060, 163, 1090, 177]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [1060, 228, 1090, 242]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dest_ip"
	  Position		  [1060, 513, 1090, 527]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  Position		  [1060, 303, 1090, 317]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "discard"
	  Position		  [1060, 398, 1090, 412]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [0, 0; 0, -25]
	  Branch {
	    DstBlock		    "posedge"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -15; -130, 0]
	    DstBlock		    "Counter2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter1"
	  SrcPort		  1
	  Points		  [100, 0]
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "negedge"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "period"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sim_freq"
	  SrcPort		  1
	  DstBlock		  "period"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_IP"
	  SrcPort		  1
	  DstBlock		  "ip_addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational5"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -10]
	    Branch {
	      Points		      [0, 0]
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 70]
	      Branch {
		DstBlock		"negedge"
		DstPort			1
	      }
	      Branch {
		Points			[-290, 0; 0, -110]
		DstBlock		"Counter3"
		DstPort			2
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  Points		  [0, 0; 55, 0]
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Relational5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      DstBlock		      "Counter3"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 380]
	      DstBlock		      "Counter4"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -95]
	    Branch {
	      DstBlock		      "mcnt_cnt"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -90; 715, 0; 0, 110]
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "sim_length"
	  SrcPort		  1
	  DstBlock		  "payload_len"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "payload_len"
	  SrcPort		  1
	  DstBlock		  "Relational5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "valid"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -95]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "eof"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  DstBlock		  "d_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dest_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "run"
	  SrcPort		  1
	  DstBlock		  "Slice1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "run"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [0, 0; 0, 125]
	  Branch {
	    Points		    [0, 65]
	    Branch {
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 75]
	      Branch {
		DstBlock		"Mux1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 80; -75, 0]
		DstBlock		"Inverter1"
		DstPort			1
	      }
	    }
	  }
	  Branch {
	    Points		    [-200, 0]
	    DstBlock		    "Convert3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "discard"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  Points		  [25, 0; 0, -20]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Counter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "Counter1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ip_addr"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "AddSub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -375]
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Inverter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, -130]
	    DstBlock		    "Delay5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "mcnt_cnt"
	  SrcPort		  1
	  DstBlock		  "Slice3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [0, -10; 100, 0]
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Mux3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  Points		  [130, 0; 0, 85]
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50; 200, 0]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Delay2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Gateway Out3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Delay8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter4"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "AddSub"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Feng_sim_complete"
      Ports		      [0, 5]
      Position		      [50, 237, 115, 333]
      NamePlacement	      "alternate"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Feng_sim_complete"
	Location		[206, 134, 1766, 1030]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [635, 492, 685, 543]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [3, 1]
	  Position		  [835, 84, 865, 156]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "3"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [890, 226, 925, 244]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [790, 278, 825, 292]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  Position		  [740, 15, 770, 45]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  Ports			  [0, 1]
	  Position		  [790, 263, 825, 277]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  Ports			  [0, 1]
	  Position		  [460, 176, 495, 194]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [775, 113, 810, 127]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "16-2"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [885, 317, 910, 333]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [930, 397, 950, 413]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [760, 167, 785, 183]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter1"
	  Ports			  [2, 1]
	  Position		  [845, 162, 895, 218]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "64"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter2"
	  Ports			  [1, 1]
	  Position		  [190, 190, 240, 220]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "1"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [2, 1]
	  Position		  [380, 175, 430, 230]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "1023"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter4"
	  Ports			  [1, 1]
	  Position		  [575, 525, 610, 565]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "2"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "1023"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "off"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [745, 512, 765, 528]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [720, 197, 740, 213]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [1015, 397, 1035, 413]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [830, 62, 850, 78]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  Ports			  [1, 1]
	  Position		  [1015, 512, 1035, 528]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [1200, 79, 1255, 101]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [1200, 104, 1255, 126]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [1200, 129, 1255, 151]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [1200, 154, 1255, 176]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [1200, 179, 1255, 201]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [805, 168, 830, 182]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [885, 398, 910, 412]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  Ports			  [1, 1]
	  Position		  [580, 193, 605, 207]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [630, 194, 655, 216]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [1015, 209, 1035, 261]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [1015, 284, 1035, 336]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [845, 244, 865, 296]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  Ports			  [3, 1]
	  Position		  [1015, 144, 1035, 196]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [255, 193, 300, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a>=b"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [510, 173, 555, 217]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational5"
	  Ports			  [2, 1]
	  Position		  [510, 243, 555, 287]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a<=b"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [5]
	  Position		  [1285, 79, 1320, 201]
	  Location		  [5, 49, 1918, 1097]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data"
	    axes2		    "valid"
	    axes3		    "destip"
	    axes4		    "eof"
	    axes5		    "discard"
	  }
	  TimeRange		  "4000            "
	  YMin			  "130000~0~0~0~0"
	  YMax			  "200000~1~1~1~1"
	  SaveName		  "ScopeData11"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [575, 493, 605, 507]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "30"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [915, 20, 940, 40]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [775, 136, 805, 154]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [775, 86, 805, 104]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "48"
	  bit1			  "1"
	  base1			  "MSB of Input"
	  bit0			  "3"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ip_addr"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [460, 485, 560, 515]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_Feng_sim_complete_ip_addr"
"_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mcnt_cnt"
	  Ports			  [1, 1]
	  Position		  [700, 81, 745, 109]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "64"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "off"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "negedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [705, 316, 740, 334]
	  SourceBlock		  "casper_library/Misc/negedge"
	  SourceType		  "negedge"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "payload_len"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [385, 260, 485, 290]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_Feng_sim_complete_payload"
"_len_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "period"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [65, 210, 165, 240]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_Feng_sim_complete_period_"
"user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [320, 180, 355, 200]
	  SourceBlock		  "casper_library/Misc/pulse_ext/posedge"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "run"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [785, 15, 885, 45]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_Feng_sim_complete_run_use"
"r_data_out"
	}
	Block {
	  BlockType		  Constant
	  Name			  "sim_IP"
	  Position		  [375, 490, 445, 510]
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "sim_freq"
	  Position		  [15, 210, 45, 240]
	  Value			  "52"
	}
	Block {
	  BlockType		  Constant
	  Name			  "sim_length"
	  Position		  [340, 260, 370, 290]
	  Value			  "50"
	}
	Block {
	  BlockType		  Outport
	  Name			  "d_out"
	  Position		  [1060, 163, 1090, 177]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [1060, 228, 1090, 242]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dest_ip"
	  Position		  [1060, 513, 1090, 527]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  Position		  [1060, 303, 1090, 317]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "discard"
	  Position		  [1060, 398, 1090, 412]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [0, 0; 0, -25]
	  Branch {
	    DstBlock		    "posedge"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -15; -130, 0]
	    DstBlock		    "Counter2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter1"
	  SrcPort		  1
	  Points		  [100, 0]
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "negedge"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "period"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sim_freq"
	  SrcPort		  1
	  DstBlock		  "period"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_IP"
	  SrcPort		  1
	  DstBlock		  "ip_addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational5"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -10]
	    Branch {
	      Points		      [0, 0]
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 70]
	      Branch {
		DstBlock		"negedge"
		DstPort			1
	      }
	      Branch {
		Points			[-290, 0; 0, -110]
		DstBlock		"Counter3"
		DstPort			2
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  Points		  [0, 0; 55, 0]
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Relational5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      DstBlock		      "Counter3"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 355]
	      DstBlock		      "Counter4"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -95]
	    Branch {
	      DstBlock		      "mcnt_cnt"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -90; 715, 0; 0, 110]
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "sim_length"
	  SrcPort		  1
	  DstBlock		  "payload_len"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "payload_len"
	  SrcPort		  1
	  DstBlock		  "Relational5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "valid"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -95]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "eof"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  DstBlock		  "d_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dest_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "run"
	  SrcPort		  1
	  DstBlock		  "Slice1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "run"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [0, 0; 0, 125]
	  Branch {
	    Points		    [0, 65]
	    Branch {
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 75]
	      Branch {
		DstBlock		"Mux1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 80; -75, 0]
		DstBlock		"Inverter1"
		DstPort			1
	      }
	    }
	  }
	  Branch {
	    Points		    [-200, 0]
	    DstBlock		    "Convert3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "discard"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  Points		  [25, 0; 0, -20]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Counter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "Counter1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ip_addr"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter4"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5]
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -375]
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Inverter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, -130]
	    DstBlock		    "Delay5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "mcnt_cnt"
	  SrcPort		  1
	  DstBlock		  "Slice3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [0, -10; 100, 0]
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Mux3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  Points		  [130, 0; 0, 85]
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50; 200, 0]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Delay2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Gateway Out3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Delay8"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Feng_sim_complete1"
      Ports		      [0, 5]
      Position		      [50, 512, 115, 608]
      NamePlacement	      "alternate"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Feng_sim_complete1"
	Location		[206, 134, 1766, 1030]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [635, 492, 685, 543]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [3, 1]
	  Position		  [835, 84, 865, 156]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "3"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [890, 226, 925, 244]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [790, 278, 825, 292]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  Position		  [740, 15, 770, 45]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  Ports			  [0, 1]
	  Position		  [790, 263, 825, 277]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  Ports			  [0, 1]
	  Position		  [460, 176, 495, 194]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [775, 113, 810, 127]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "16-2"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [885, 317, 910, 333]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [930, 397, 950, 413]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [760, 167, 785, 183]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter1"
	  Ports			  [2, 1]
	  Position		  [845, 162, 895, 218]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "64"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter2"
	  Ports			  [1, 1]
	  Position		  [190, 190, 240, 220]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "1"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [2, 1]
	  Position		  [380, 175, 430, 230]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "1023"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter4"
	  Ports			  [1, 1]
	  Position		  [510, 540, 545, 580]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "2"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "1023"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "off"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [745, 512, 765, 528]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [720, 197, 740, 213]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [1015, 397, 1035, 413]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [830, 62, 850, 78]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  Ports			  [1, 1]
	  Position		  [1015, 512, 1035, 528]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [1200, 79, 1255, 101]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [1200, 104, 1255, 126]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [1200, 129, 1255, 151]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [1200, 154, 1255, 176]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [1200, 179, 1255, 201]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [805, 168, 830, 182]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [885, 398, 910, 412]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  Ports			  [1, 1]
	  Position		  [580, 193, 605, 207]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [630, 194, 655, 216]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [1015, 209, 1035, 261]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [1015, 284, 1035, 336]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [845, 244, 865, 296]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  Ports			  [3, 1]
	  Position		  [1015, 144, 1035, 196]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [255, 193, 300, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a>=b"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [510, 173, 555, 217]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational5"
	  Ports			  [2, 1]
	  Position		  [510, 243, 555, 287]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a<=b"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [5]
	  Position		  [1285, 79, 1320, 201]
	  Location		  [5, 49, 1918, 1097]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data"
	    axes2		    "valid"
	    axes3		    "destip"
	    axes4		    "eof"
	    axes5		    "discard"
	  }
	  TimeRange		  "4000            "
	  YMin			  "130000~0~0~0~0"
	  YMax			  "200000~1~1~1~1"
	  SaveName		  "ScopeData11"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [575, 493, 605, 507]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "31"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [915, 20, 940, 40]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [775, 136, 805, 154]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [775, 86, 805, 104]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "48"
	  bit1			  "1"
	  base1			  "MSB of Input"
	  bit0			  "3"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [575, 523, 605, 537]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "1"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ip_addr"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [460, 485, 560, 515]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_Feng_sim_complete1_ip_add"
"r_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mcnt_cnt"
	  Ports			  [1, 1]
	  Position		  [700, 81, 745, 109]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "64"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "off"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "negedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [705, 316, 740, 334]
	  SourceBlock		  "casper_library/Misc/negedge"
	  SourceType		  "negedge"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "payload_len"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [385, 260, 485, 290]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_Feng_sim_complete1_payloa"
"d_len_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "period"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [65, 210, 165, 240]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_Feng_sim_complete1_period"
"_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [320, 180, 355, 200]
	  SourceBlock		  "casper_library/Misc/pulse_ext/posedge"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "run"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [785, 15, 885, 45]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_Feng_sim_complete1_run_us"
"er_data_out"
	}
	Block {
	  BlockType		  Constant
	  Name			  "sim_IP"
	  Position		  [375, 490, 445, 510]
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "sim_freq"
	  Position		  [15, 210, 45, 240]
	  Value			  "52"
	}
	Block {
	  BlockType		  Constant
	  Name			  "sim_length"
	  Position		  [340, 260, 370, 290]
	  Value			  "50"
	}
	Block {
	  BlockType		  Outport
	  Name			  "d_out"
	  Position		  [1060, 163, 1090, 177]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [1060, 228, 1090, 242]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dest_ip"
	  Position		  [1060, 513, 1090, 527]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  Position		  [1060, 303, 1090, 317]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "discard"
	  Position		  [1060, 398, 1090, 412]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Delay8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Gateway Out3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Delay2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  Points		  [130, 0; 0, 85]
	  Branch {
	    Points		    [0, 50; 200, 0]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [0, -10; 100, 0]
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Mux3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "mcnt_cnt"
	  SrcPort		  1
	  DstBlock		  "Slice3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -130]
	    DstBlock		    "Delay5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Inverter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -375]
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5]
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter4"
	  SrcPort		  1
	  Points		  [0, -30]
	  DstBlock		  "Slice4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ip_addr"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "Counter1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Counter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  Points		  [25, 0; 0, -20]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "discard"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [0, 0; 0, 125]
	  Branch {
	    Points		    [-200, 0]
	    DstBlock		    "Convert3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    Branch {
	      Points		      [0, 75]
	      Branch {
		Points			[0, 80; -75, 0]
		DstBlock		"Inverter1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "run"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "run"
	  SrcPort		  1
	  DstBlock		  "Slice1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dest_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  DstBlock		  "d_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "eof"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, -95]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "valid"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "payload_len"
	  SrcPort		  1
	  DstBlock		  "Relational5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sim_length"
	  SrcPort		  1
	  DstBlock		  "payload_len"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, -95]
	    Branch {
	      Points		      [0, -90; 715, 0; 0, 110]
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "mcnt_cnt"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      Points		      [0, 370]
	      DstBlock		      "Counter4"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Counter3"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  Points		  [0, 0; 55, 0]
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Relational5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Relational5"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    Points		    [0, -10]
	    Branch {
	      Points		      [0, 70]
	      Branch {
		Points			[-290, 0; 0, -110]
		DstBlock		"Counter3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"negedge"
		DstPort			1
	      }
	    }
	    Branch {
	      Points		      [0, 0]
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "sim_IP"
	  SrcPort		  1
	  DstBlock		  "ip_addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_freq"
	  SrcPort		  1
	  DstBlock		  "period"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "period"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "negedge"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter1"
	  SrcPort		  1
	  Points		  [100, 0]
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [0, 0; 0, -25]
	  Branch {
	    Points		    [0, -15; -130, 0]
	    DstBlock		    "Counter2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "posedge"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out"
      Ports		      [1, 1]
      Position		      [290, 79, 345, 101]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out1"
      Ports		      [1, 1]
      Position		      [290, 104, 345, 126]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out10"
      Ports		      [1, 1]
      Position		      [950, 59, 1005, 81]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out11"
      Ports		      [1, 1]
      Position		      [950, 84, 1005, 106]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out12"
      Ports		      [1, 1]
      Position		      [950, 109, 1005, 131]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out13"
      Ports		      [1, 1]
      Position		      [950, 134, 1005, 156]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out14"
      Ports		      [1, 1]
      Position		      [950, 159, 1005, 181]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out15"
      Ports		      [1, 1]
      Position		      [950, 584, 1005, 606]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out16"
      Ports		      [1, 1]
      Position		      [950, 609, 1005, 631]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out17"
      Ports		      [1, 1]
      Position		      [950, 634, 1005, 656]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out18"
      Ports		      [1, 1]
      Position		      [950, 659, 1005, 681]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out19"
      Ports		      [1, 1]
      Position		      [950, 684, 1005, 706]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out2"
      Ports		      [1, 1]
      Position		      [290, 129, 345, 151]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out20"
      Ports		      [1, 1]
      Position		      [950, 709, 1005, 731]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out21"
      Ports		      [1, 1]
      Position		      [950, 184, 1005, 206]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out22"
      Ports		      [1, 1]
      Position		      [1205, 1554, 1260, 1576]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out23"
      Ports		      [1, 1]
      Position		      [270, 699, 325, 721]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out24"
      Ports		      [1, 1]
      Position		      [270, 724, 325, 746]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out25"
      Ports		      [1, 1]
      Position		      [270, 749, 325, 771]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out26"
      Ports		      [1, 1]
      Position		      [270, 774, 325, 796]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out27"
      Ports		      [1, 1]
      Position		      [270, 799, 325, 821]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out28"
      Ports		      [1, 1]
      Position		      [1205, 1479, 1260, 1501]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out29"
      Ports		      [1, 1]
      Position		      [1205, 1504, 1260, 1526]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out3"
      Ports		      [1, 1]
      Position		      [290, 154, 345, 176]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out30"
      Ports		      [1, 1]
      Position		      [1290, 1169, 1345, 1191]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out31"
      Ports		      [1, 1]
      Position		      [1290, 1094, 1345, 1116]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out32"
      Ports		      [1, 1]
      Position		      [1290, 1119, 1345, 1141]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out33"
      Ports		      [1, 1]
      Position		      [1290, 994, 1345, 1016]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out34"
      Ports		      [1, 1]
      Position		      [1290, 1019, 1345, 1041]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out35"
      Ports		      [1, 1]
      Position		      [1290, 1044, 1345, 1066]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out36"
      Ports		      [1, 1]
      Position		      [1290, 1069, 1345, 1091]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out37"
      Ports		      [1, 1]
      Position		      [1290, 1144, 1345, 1166]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out38"
      Ports		      [1, 1]
      Position		      [1175, 849, 1230, 871]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out39"
      Ports		      [1, 1]
      Position		      [1175, 874, 1230, 896]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out4"
      Ports		      [1, 1]
      Position		      [290, 179, 345, 201]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out40"
      Ports		      [1, 1]
      Position		      [1175, 899, 1230, 921]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out41"
      Ports		      [1, 1]
      Position		      [1175, 924, 1230, 946]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out42"
      Ports		      [1, 1]
      Position		      [1175, 949, 1230, 971]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out43"
      Ports		      [1, 1]
      Position		      [1160, 464, 1215, 486]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out44"
      Ports		      [1, 1]
      Position		      [1160, 364, 1215, 386]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out45"
      Ports		      [1, 1]
      Position		      [1160, 414, 1215, 436]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out46"
      Ports		      [1, 1]
      Position		      [1160, 264, 1215, 286]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out47"
      Ports		      [1, 1]
      Position		      [1160, 289, 1215, 311]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out48"
      Ports		      [1, 1]
      Position		      [1160, 314, 1215, 336]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out49"
      Ports		      [1, 1]
      Position		      [1160, 339, 1215, 361]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out5"
      Ports		      [1, 1]
      Position		      [1205, 1379, 1260, 1401]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out50"
      Ports		      [1, 1]
      Position		      [1160, 439, 1215, 461]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out51"
      Ports		      [1, 1]
      Position		      [1160, 389, 1215, 411]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out52"
      Ports		      [1, 1]
      Position		      [1200, 2044, 1255, 2066]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out53"
      Ports		      [1, 1]
      Position		      [1200, 1944, 1255, 1966]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out54"
      Ports		      [1, 1]
      Position		      [1200, 1994, 1255, 2016]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out55"
      Ports		      [1, 1]
      Position		      [1200, 1844, 1255, 1866]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out56"
      Ports		      [1, 1]
      Position		      [1200, 1869, 1255, 1891]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out57"
      Ports		      [1, 1]
      Position		      [1200, 1894, 1255, 1916]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out58"
      Ports		      [1, 1]
      Position		      [1200, 1919, 1255, 1941]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out59"
      Ports		      [1, 1]
      Position		      [1200, 2019, 1255, 2041]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out6"
      Ports		      [1, 1]
      Position		      [1205, 1404, 1260, 1426]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out60"
      Ports		      [1, 1]
      Position		      [1200, 1969, 1255, 1991]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out7"
      Ports		      [1, 1]
      Position		      [1205, 1429, 1260, 1451]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out8"
      Ports		      [1, 1]
      Position		      [1205, 1454, 1260, 1476]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out9"
      Ports		      [1, 1]
      Position		      [1205, 1529, 1260, 1551]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter1"
      Ports		      [1, 1]
      Position		      [495, 341, 525, 359]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Inverter"
      SourceType	      "Xilinx Inverter"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical1"
      Ports		      [2, 1]
      Position		      [540, 298, 565, 327]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "AND"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical2"
      Ports		      [2, 1]
      Position		      [540, 328, 565, 357]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "AND"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Relational1"
      Ports		      [2, 1]
      Position		      [420, 308, 465, 352]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Relational"
      SourceType	      "Xilinx Relational Block"
      mode		      "a!=b"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      Ports		      [5]
      Position		      [375, 79, 410, 201]
      Location		      [5, 49, 1925, 1105]
      Open		      off
      NumInputPorts	      "5"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"data"
	axes2			"valid"
	axes3			"destip"
	axes4			"eof"
	axes5			"discard"
      }
      TimeRange		      "10000"
      YMin		      "0~0~0~0~-1"
      YMax		      "5000~1~3~1~1"
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      Ports		      [8]
      Position		      [1290, 1381, 1325, 1574]
      Location		      [-3, 41, 1917, 1097]
      Open		      off
      NumInputPorts	      "8"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"data"
	axes2			"valid"
	axes3			"eof"
	axes4			"mcnt"
	axes5			"ant"
	axes6			"ip"
	axes7			"loop_ack"
	axes8			"gbe_ack"
      }
      YMin		      "1100~0~0~-1~0.95~-5~-5~-5"
      YMax		      "1200~1~1~1~1.05~5~5~5"
      SaveName		      "ScopeData19"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope2"
      Ports		      [5]
      Position		      [355, 699, 390, 821]
      Location		      [1, 45, 1913, 1093]
      Open		      off
      NumInputPorts	      "5"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"data"
	axes2			"valid"
	axes3			"destip"
	axes4			"eof"
	axes5			"discard"
      }
      TimeRange		      "10000"
      YMin		      "0~0~0~0~-1"
      YMax		      "5000~1~3~1~1"
      SaveName		      "ScopeData12"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope3"
      Ports		      [8]
      Position		      [1375, 996, 1410, 1189]
      Location		      [1, 45, 1913, 1093]
      Open		      off
      NumInputPorts	      "8"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"data"
	axes2			"valid"
	axes3			"eof"
	axes4			"mcnt"
	axes5			"ant"
	axes6			"ip"
	axes7			"loop_ack"
	axes8			"gbe_ack"
      }
      YMin		      "1100~0~0~-1~0.95~-5~-5~-5"
      YMax		      "1200~1~1~1~1.05~5~5~5"
      SaveName		      "ScopeData10"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope4"
      Ports		      [5]
      Position		      [1260, 849, 1295, 971]
      Location		      [5, 49, 1917, 1097]
      Open		      off
      NumInputPorts	      "5"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"data"
	axes2			"valid"
	axes3			"destip"
	axes4			"eof"
	axes5			"discard"
      }
      TimeRange		      "10000"
      YMin		      "0~0~0~0~-1"
      YMax		      "5000~1~3~1~1"
      SaveName		      "ScopeData16"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope5"
      Ports		      [9]
      Position		      [1250, 270, 1280, 480]
      Location		      [1, 45, 1913, 1093]
      Open		      off
      NumInputPorts	      "9"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"data"
	axes2			"valid"
	axes3			"eof"
	axes4			"mcnt"
	axes5			"ant"
	axes6			"flag"
	axes7			"ip"
	axes8			"loop_ack"
	axes9			"gbe_ack"
      }
      YMin		      "1100~0~0~-1~0.95~-5~-5~-5~-5"
      YMax		      "1200~1~1~1~1.05~5~5~5~5"
      SaveName		      "ScopeData17"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope6"
      Ports		      [9]
      Position		      [1290, 1850, 1320, 2060]
      Location		      [5, 49, 1917, 1097]
      Open		      off
      NumInputPorts	      "9"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"data"
	axes2			"valid"
	axes3			"eof"
	axes4			"mcnt"
	axes5			"ant"
	axes6			"flag"
	axes7			"ip"
	axes8			"loop_ack"
	axes9			"gbe_ack"
      }
      YMin		      "1100~0~0~-1~0.95~-5~-5~-5~-5"
      YMax		      "1200~1~1~1~1.05~5~5~5~5"
      SaveName		      "ScopeData20"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [20, 94, 66, 137]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      ShowPortLabels	      on
      hw_sys		      "BEE2_usr"
      ibob_linux	      off
      clk_src		      "sys_clk2x"
      gpio_clk_io_group	      "iBOB:sma"
      gpio_clk_bit_index      "0"
      clk_rate		      "205"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc405"
    }
    Block {
      BlockType		      SubSystem
      Name		      "depack_it"
      Ports		      [3, 5]
      Position		      [1145, 1001, 1200, 1079]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Payload Length"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "payload_len=@1;"
      MaskInitialization      "payload_bits = ceil(log2(payload_len));\npacket"
"_len = payload_len + 1;\npacket_bits = ceil(log2(packet_len));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "50"
      System {
	Name			"depack_it"
	Location		[127, 137, 921, 661]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [270, 103, 300, 117]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [40, 233, 70, 247]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "eof_in"
	  Position		  [40, 198, 70, 212]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [245, 241, 265, 259]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "packet_bits"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [555, 100, 575, 120]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [240, 180, 260, 200]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [365, 192, 385, 208]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [400, 227, 445, 278]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [405, 162, 450, 213]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical3"
	  Ports			  [2, 1]
	  Position		  [130, 198, 160, 227]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [2, 1]
	  Position		  [545, 217, 590, 268]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [280, 218, 325, 262]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [630, 201, 660, 219]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "48"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  Ports			  [1, 1]
	  Position		  [630, 236, 660, 254]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "payload_cnt"
	  Ports			  [2, 1]
	  Position		  [185, 201, 235, 254]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Count Limited"
	  n_bits		  "packet_bits"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "packet_len - 1"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [615, 103, 645, 117]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [480, 183, 510, 197]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  Position		  [275, 183, 305, 197]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "mcnt"
	  Position		  [695, 203, 725, 217]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ant"
	  Position		  [695, 238, 725, 252]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "Logical2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35; 305, 0]
	    DstBlock		    "Logical1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [35, 0]
	    Branch {
	      DstBlock		      "payload_cnt"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Logical3"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "payload_cnt"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 220, 0]
	  Branch {
	    DstBlock		    "Delay4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 120]
	    DstBlock		    "Register"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "eof"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Slice5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "mcnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  DstBlock		  "ant"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical3"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "payload_cnt"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Delay5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "eof_in"
	  SrcPort		  1
	  DstBlock		  "Logical3"
	  DstPort		  1
	}
	Annotation {
	  Name			  "The first 64 bit word in a packet\nis 48 bi"
"ts of mcnt + 16 bits of antenna.\nThis circuit counts through each\npacket, r"
"egisters mcnt and ant,\nand presents them aligned with the\ndata packet."
	  Position		  [204, 345]
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "gbe_src"
      Ports		      [6]
      Position		      [1035, 63, 1075, 202]
      Location		      [5, 49, 1917, 1097]
      Open		      off
      NumInputPorts	      "6"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"data"
	axes2			"valid"
	axes3			"destip"
	axes4			"eof"
	axes5			"discard"
	axes6			"ack"
      }
      YMin		      "95.95~0.95~1.9~-1~-1~-1"
      YMax		      "106.05~1.05~2.1~1~1~1"
      SaveName		      "ScopeData4"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "loopback"
      Ports		      [7, 3]
      Position		      [720, 1144, 830, 1226]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskDescription	      "A loopback is a buffer for holding packets whic"
"h are to be transmitted to one's self.  Most switches drop any packets which "
"have a destination IP address equal to the address of the transmitter.  Thus,"
" a seperate buffer is needed to collect these packets for readback."
      MaskPromptString	      "Buffer Size (2^?):"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "depth_bits=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8"
      System {
	Name			"loopback"
	Location		[2, 70, 1022, 695]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [200, 93, 230, 107]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [290, 123, 315, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "dest_ip"
	  Position		  [15, 153, 45, 167]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "eof"
	  Position		  [110, 79, 140, 91]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "discard"
	  Position		  [225, 208, 255, 222]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "my_ip"
	  Position		  [45, 173, 75, 187]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "ack"
	  Position		  [465, 143, 490, 157]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [245, 78, 270, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [315, 226, 340, 244]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "2"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [185, 78, 205, 92]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [185, 186, 215, 204]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [280, 183, 305, 212]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [230, 173, 255, 202]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical4"
	  Ports			  [2, 1]
	  Position		  [190, 148, 215, 177]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [90, 148, 135, 192]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [705, 78, 735, 92]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [705, 108, 735, 122]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "64"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fwft_fifo"
	  Ports			  [3, 2]
	  Position		  [515, 98, 600, 162]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "fwft_fifo"
	    Location		    [147, 182, 955, 631]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [95, 48, 125, 62]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [95, 83, 125, 97]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ack"
	      Position		      [60, 108, 90, 122]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [285, 188, 305, 202]
	      Orientation	      "left"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FIFO"
	      Ports		      [3, 4]
	      Position		      [165, 32, 245, 143]
	      SourceBlock	      "xbsIndex_r3/FIFO"
	      SourceType	      "Xilinx Synchronous FIFO"
	      depth		      "256"
	      percent_nbits	      "1"
	      store_only_valid	      "on"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "off"
	      use_almost_empty	      "off"
	      almost_empty_offset     "6"
	      use_almost_full	      "off"
	      almost_full_offset      "6"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mem_type		      "Block RAM"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [360, 76, 390, 94]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [120, 108, 145, 137]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [2, 1]
	      Position		      [275, 65, 310, 100]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [340, 43, 370, 57]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [415, 78, 445, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "FIFO"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "FIFO"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "FIFO"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIFO"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"FIFO"
		DstPort			3
	      }
	      Branch {
		Points			[0, 35; 110, 0]
		DstBlock		"Register2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "ack"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Convert"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Inverter1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [-185, 0; 0, -65]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "rollback_fifo"
	  Ports			  [5, 5]
	  Position		  [365, 76, 440, 254]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskDescription	  "A rollback fifo behaves as a normal fifo, e"
"xcept that data which are written in have to be \"committed\" before they bec"
"ome available for readout.  Moreover, any data which are written in and have "
"not been committed can be \"discarded\", and will never be made available for"
" readout."
	  MaskPromptString	  "Fifo Depth (2^?):"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "depth_bits=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "depth_bits"
	  System {
	    Name		    "rollback_fifo"
	    Location		    [243, 168, 1255, 838]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [330, 268, 360, 282]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [375, 28, 405, 42]
	      Orientation	      "left"
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "commit"
	      Position		      [15, 134, 45, 146]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "discard"
	      Position		      [50, 153, 80, 167]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "re"
	      Position		      [40, 253, 70, 267]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [365, 281, 395, 299]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [185, 303, 210, 327]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      Ports		      [6, 2]
	      Position		      [410, 205, 485, 300]
	      SourceBlock	      "xbsIndex_r3/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory"
	      depth		      "2^depth_bits"
	      initVector	      "0"
	      write_mode_A	      "Read Before Write"
	      write_mode_B	      "Read Before Write"
	      latency		      "1"
	      mem_collision	      "off"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      rst_a		      "off"
	      init_a		      "0"
	      rst_b		      "off"
	      init_b		      "0"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [535, 96, 565, 114]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [451, 120, 479, 140]
	      Orientation	      "up"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [485, 88, 510, 117]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [330, 13, 355, 42]
	      Orientation	      "left"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [105, 253, 130, 282]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [2, 1]
	      Position		      [360, 128, 385, 157]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      Ports		      [2, 1]
	      Position		      [405, 138, 430, 167]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [360, 168, 385, 197]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [360, 78, 385, 107]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [285, 251, 315, 269]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [280, 141, 310, 159]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [215, 166, 245, 184]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [215, 126, 245, 144]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rd_cnt"
	      Ports		      [1, 1]
	      Position		      [150, 249, 185, 291]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "set_cnt"
	      Ports		      [3, 2]
	      Position		      [135, 131, 190, 189]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"set_cnt"
		Location		[270, 405, 969, 626]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "set"
		  Position		  [15, 128, 45, 142]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "undo"
		  Position		  [15, 38, 45, 52]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [15, 78, 45, 92]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter4"
		  Ports			  [3, 1]
		  Position		  [250, 44, 300, 96]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "depth_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "on"
		  rst			  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [70, 156, 100, 174]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [165, 57, 190, 73]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [3, 1]
		  Position		  [205, 40, 230, 70]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [3, 1]
		  Position		  [115, 129, 145, 171]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [2, 1]
		  Position		  [330, 111, 375, 164]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "set_cnt"
		  Position		  [415, 133, 445, 147]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cnt"
		  Position		  [340, 63, 370, 77]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "undo"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Counter4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "set"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "set_cnt"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 40; -150, 0]
		    DstBlock		    "Counter4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter4"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Counter4"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "cnt"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [505, 268, 535, 282]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [240, 308, 270, 322]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wr_ack"
	      Position		      [45, 23, 75, 37]
	      Orientation	      "left"
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "full"
	      Position		      [495, 148, 525, 162]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "empty"
	      Position		      [535, 43, 565, 57]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Inverter2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"full"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 90, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Dual Port RAM"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		Points			[0, -45]
		DstBlock		"Dual Port RAM"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      2
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      1
	      Points		      [0, -60]
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_cnt"
	      SrcPort		      1
	      Points		      [70, 0; 0, -10]
	      Branch {
		Points			[0, -110]
		Branch {
		  Points		  [0, -50]
		  DstBlock		  "Relational2"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "commit"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      Points		      [0, 0; 0, -5]
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -90]
		DstBlock		"Logical3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0; -215, 0]
	      Branch {
		DstBlock		"wr_ack"
		DstPort			1
	      }
	      Branch {
		Points			[0, 150]
		Branch {
		  Points		  [0, 65]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "set_cnt"
		  DstPort		  3
		}
	      }
	    }
	    Line {
	      SrcBlock		      "discard"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Inverter1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"empty"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 235; -485, 0]
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "re"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"rd_cnt"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Delay1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [765, 108, 795, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [645, 138, 675, 152]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof_out"
	  Position		  [765, 78, 795, 92]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "discard"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "rollback_fifo"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "eof_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "rollback_fifo"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical4"
	  SrcPort		  1
	  DstBlock		  "rollback_fifo"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "rollback_fifo"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "eof"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, 70]
	    Branch {
	      Points		      [0, 25]
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Convert"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Inverter1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical4"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "my_ip"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dest_ip"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rollback_fifo"
	  SrcPort		  1
	  Points		  [55, 0]
	  DstBlock		  "fwft_fifo"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rollback_fifo"
	  SrcPort		  2
	  DstBlock		  "fwft_fifo"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "rollback_fifo"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "ack"
	  SrcPort		  1
	  DstBlock		  "fwft_fifo"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fwft_fifo"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "fwft_fifo"
	  SrcPort		  2
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Only take packets transmitted\nto my own IP"
" address"
	  Position		  [115, 240]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "loopback0"
      Ports		      [7, 7]
      Position		      [700, 508, 805, 652]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskDescription	      "A loopback is a buffer for holding packets whic"
"h are to be transmitted to one's self.  Most switches drop any packets which "
"have a destination IP address equal to the address of the transmitter.  Thus,"
" a seperate buffer is needed to collect these packets for readback."
      MaskPromptString	      "Buffer Size (2^?):"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "depth_bits=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "10"
      System {
	Name			"loopback0"
	Location		[2, 74, 1910, 1086]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [340, 103, 370, 117]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [345, 133, 370, 147]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "dest_ip"
	  Position		  [30, 308, 60, 322]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "eof"
	  Position		  [340, 164, 370, 176]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "discard"
	  Position		  [345, 238, 375, 252]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "my_ip"
	  Position		  [30, 353, 60, 367]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "ack"
	  Position		  [30, 393, 55, 407]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [560, 88, 590, 117]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant13"
	  Ports			  [0, 1]
	  Position		  [350, 480, 385, 500]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [485, 88, 510, 102]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [630, 130, 650, 150]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [630, 165, 650, 185]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [630, 200, 650, 220]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay40"
	  Ports			  [1, 1]
	  Position		  [630, 95, 650, 115]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [190, 203, 255, 217]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "my_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  Position		  [625, 429, 705, 441]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  Position		  [625, 409, 705, 421]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "d_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  Position		  [625, 419, 705, 431]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "v_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  Position		  [625, 439, 705, 451]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From14"
	  Position		  [625, 399, 680, 411]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "dest_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [625, 388, 700, 402]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "in_valid_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From21"
	  Position		  [625, 449, 700, 461]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From26"
	  Position		  [590, 238, 655, 252]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [190, 353, 255, 367]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "my_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [625, 369, 680, 381]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "d_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [625, 379, 680, 391]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "v_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [190, 522, 295, 538]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  Position		  [190, 183, 255, 197]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "dest_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  Position		  [190, 607, 295, 623]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_empty"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [725, 441, 765, 449]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [725, 451, 765, 459]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out22"
	  Ports			  [1, 1]
	  Position		  [725, 381, 765, 389]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out23"
	  Ports			  [1, 1]
	  Position		  [725, 391, 765, 399]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out24"
	  Ports			  [1, 1]
	  Position		  [725, 371, 765, 379]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out25"
	  Ports			  [1, 1]
	  Position		  [725, 401, 765, 409]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out39"
	  Ports			  [1, 1]
	  Position		  [725, 411, 765, 419]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out40"
	  Ports			  [1, 1]
	  Position		  [725, 431, 765, 439]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out41"
	  Ports			  [1, 1]
	  Position		  [725, 421, 765, 429]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  Position		  [80, 307, 165, 323]
	  ShowName		  off
	  GotoTag		  "dest_ip"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  Position		  [75, 352, 160, 368]
	  ShowName		  off
	  GotoTag		  "my_ip"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  Position		  [845, 118, 890, 132]
	  ShowName		  off
	  GotoTag		  "v_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto12"
	  Position		  [845, 38, 890, 52]
	  ShowName		  off
	  GotoTag		  "eof_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto13"
	  Position		  [285, 383, 330, 397]
	  ShowName		  off
	  GotoTag		  "ip_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  Position		  [75, 392, 160, 408]
	  ShowName		  off
	  GotoTag		  "data_ack"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  Position		  [775, 239, 850, 251]
	  ShowName		  off
	  GotoTag		  "data_empty"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  Position		  [470, 183, 530, 197]
	  ShowName		  off
	  GotoTag		  "in_valid_eof"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [410, 83, 450, 97]
	  ShowName		  off
	  GotoTag		  "d_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  Position		  [775, 204, 850, 216]
	  ShowName		  off
	  GotoTag		  "data_full"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  Position		  [410, 119, 450, 131]
	  ShowName		  off
	  GotoTag		  "v_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  Position		  [845, 83, 890, 97]
	  ShowName		  off
	  GotoTag		  "d_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [360, 211, 390, 229]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [455, 208, 480, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [405, 198, 430, 227]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [485, 103, 510, 117]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [275, 178, 320, 222]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_data3"
	  Ports			  [1, 1]
	  Position		  [795, 99, 815, 111]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "64"
	  bit1			  "33"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "buf_debug"
	  Ports			  [9]
	  Position		  [785, 373, 805, 457]
	  Location		  [5, 49, 1917, 1097]
	  Open			  off
	  NumInputPorts		  "9"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data in"
	    axes2		    "valid in"
	    axes3		    "eof in"
	    axes4		    "ip in"
	    axes5		    "data_out"
	    axes6		    "valid_out"
	    axes7		    "eof_out"
	    axes8		    "ip_out"
	    axes9		    "ack"
	  }
	  YMin			  "100~0~0~0~0~0~0~0.95~0"
	  YMax			  "1000~1~1~3~1000~1~1~1.05~1"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_eof3"
	  Ports			  [1, 1]
	  Position		  [795, 59, 815, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "64"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "data_FWFT"
	  Ports			  [5, 5]
	  Position		  [680, 86, 755, 264]
	  AttributesFormatString  "Depth: 1024"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskDescription	  "A rollback fifo behaves as a normal fifo, e"
"xcept that data which are written in have to be \"committed\" before they bec"
"ome available for readout.  Moreover, any data which are written in and have "
"not been committed can be \"discarded\", and will never be made available for"
" readout."
	  MaskPromptString	  "Fifo Depth (2^?):"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "depth_bits=@1;"
	  MaskInitialization	  "fmtstr = sprintf('Depth: %d', 2^depth_bits)"
";\nset_param(gcb, 'AttributesFormatString', fmtstr);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "depth_bits"
	  System {
	    Name		    "data_FWFT"
	    Location		    [2, 74, 1910, 1086]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [15, 13, 45, 27]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [15, 48, 45, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "commit"
	      Position		      [15, 79, 45, 91]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "discard"
	      Position		      [225, 298, 255, 312]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ack"
	      Position		      [15, 108, 45, 122]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [755, 428, 770, 442]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [790, 534, 865, 556]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay15"
	      Ports		      [1, 1]
	      Position		      [790, 240, 865, 260]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      Ports		      [6, 2]
	      Position		      [790, 351, 865, 444]
	      SourceBlock	      "xbsIndex_r3/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory"
	      depth		      "2^depth_bits"
	      initVector	      "0"
	      write_mode_A	      "Read Before Write"
	      write_mode_B	      "Read Before Write"
	      latency		      "1"
	      mem_collision	      off
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      rst_a		      off
	      init_a		      "0"
	      rst_b		      off
	      init_b		      "0"
	      show_param	      off
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      Position		      [995, 819, 1040, 831]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "v_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From10"
	      Position		      [545, 689, 590, 701]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From11"
	      Position		      [545, 703, 625, 717]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From12"
	      Position		      [110, 434, 170, 446]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From13"
	      Position		      [725, 719, 770, 731]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From14"
	      Position		      [960, 684, 1005, 696]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From15"
	      Position		      [960, 669, 1005, 681]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From16"
	      Position		      [960, 699, 1005, 711]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "v_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From17"
	      Position		      [815, 864, 860, 876]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From18"
	      Position		      [1010, 919, 1055, 931]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From19"
	      Position		      [1010, 929, 1055, 941]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      Position		      [110, 419, 170, 431]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From20"
	      Position		      [995, 789, 1040, 801]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From21"
	      Position		      [995, 799, 1040, 811]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "commit"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From22"
	      Position		      [995, 809, 1040, 821]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "dout"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From23"
	      Position		      [995, 779, 1040, 791]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From24"
	      Position		      [995, 769, 1040, 781]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From25"
	      Position		      [260, 279, 305, 291]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "commit"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From26"
	      Position		      [715, 384, 760, 396]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From27"
	      Position		      [260, 319, 305, 331]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From28"
	      Position		      [565, 159, 610, 171]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From29"
	      Position		      [715, 414, 760, 426]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      Position		      [815, 824, 860, 836]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From30"
	      Position		      [375, 294, 420, 306]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From31"
	      Position		      [435, 239, 480, 251]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From32"
	      Position		      [625, 528, 705, 542]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From33"
	      Position		      [110, 383, 190, 397]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From34"
	      Position		      [110, 399, 170, 411]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From35"
	      Position		      [625, 544, 685, 556]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      Position		      [995, 829, 1040, 841]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From5"
	      Position		      [625, 599, 670, 611]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From6"
	      Position		      [1010, 939, 1055, 951]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From7"
	      Position		      [995, 859, 1040, 871]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From8"
	      Position		      [625, 619, 670, 631]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From9"
	      Position		      [625, 579, 670, 591]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [1065, 811, 1105, 819]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out10"
	      Ports		      [1, 1]
	      Position		      [1040, 676, 1080, 684]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out11"
	      Ports		      [1, 1]
	      Position		      [1040, 706, 1080, 714]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out12"
	      Ports		      [1, 1]
	      Position		      [1040, 696, 1080, 704]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [1065, 781, 1105, 789]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out22"
	      Ports		      [1, 1]
	      Position		      [1065, 821, 1105, 829]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out23"
	      Ports		      [1, 1]
	      Position		      [1065, 831, 1105, 839]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out24"
	      Ports		      [1, 1]
	      Position		      [1065, 771, 1105, 779]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out25"
	      Ports		      [1, 1]
	      Position		      [1065, 801, 1105, 809]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      Ports		      [1, 1]
	      Position		      [1065, 841, 1105, 849]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out39"
	      Ports		      [1, 1]
	      Position		      [1065, 791, 1105, 799]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      Ports		      [1, 1]
	      Position		      [1065, 851, 1105, 859]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [1075, 931, 1115, 939]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      Ports		      [1, 1]
	      Position		      [1075, 921, 1115, 929]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out7"
	      Ports		      [1, 1]
	      Position		      [1075, 941, 1115, 949]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out8"
	      Ports		      [1, 1]
	      Position		      [1065, 861, 1105, 869]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out9"
	      Ports		      [1, 1]
	      Position		      [1040, 686, 1080, 694]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto1"
	      Position		      [685, 223, 730, 237]
	      ShowName		      off
	      GotoTag		      "empty"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto10"
	      Position		      [125, 143, 170, 157]
	      ShowName		      off
	      GotoTag		      "ack_negedge"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto11"
	      Position		      [1025, 568, 1070, 582]
	      ShowName		      off
	      GotoTag		      "v_out"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto12"
	      Position		      [920, 217, 985, 233]
	      ShowName		      off
	      GotoTag		      "empty_out"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto2"
	      Position		      [70, 108, 115, 122]
	      ShowName		      off
	      GotoTag		      "ack_out"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto3"
	      Position		      [685, 148, 730, 162]
	      ShowName		      off
	      GotoTag		      "wr_ack"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto4"
	      Position		      [415, 333, 460, 347]
	      ShowName		      off
	      GotoTag		      "wr_cnt"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto5"
	      Position		      [415, 373, 460, 387]
	      ShowName		      off
	      GotoTag		      "rd_cnt"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto6"
	      Position		      [70, 78, 115, 92]
	      ShowName		      off
	      GotoTag		      "commit"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto7"
	      Position		      [900, 393, 945, 407]
	      ShowName		      off
	      GotoTag		      "dout"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto8"
	      Position		      [70, 48, 115, 62]
	      ShowName		      off
	      GotoTag		      "we"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto9"
	      Position		      [70, 13, 115, 27]
	      ShowName		      off
	      GotoTag		      "din"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [185, 433, 200, 447]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [591, 265, 619, 285]
	      Orientation	      "up"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter3"
	      Ports		      [1, 1]
	      Position		      [740, 578, 765, 592]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter4"
	      Ports		      [1, 1]
	      Position		      [935, 613, 955, 627]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter5"
	      Ports		      [1, 1]
	      Position		      [705, 543, 720, 557]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter6"
	      Ports		      [1, 1]
	      Position		      [275, 383, 295, 397]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter7"
	      Ports		      [1, 1]
	      Position		      [185, 398, 200, 412]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter8"
	      Ports		      [1, 1]
	      Position		      [935, 573, 955, 587]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [740, 600, 765, 620]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [625, 233, 650, 262]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [3, 1]
	      Position		      [975, 571, 1000, 629]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [625, 158, 650, 187]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [215, 418, 240, 447]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [2, 1]
	      Position		      [500, 273, 525, 302]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      Ports		      [2, 1]
	      Position		      [545, 283, 570, 312]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical7"
	      Ports		      [2, 1]
	      Position		      [270, 398, 295, 427]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical8"
	      Ports		      [2, 1]
	      Position		      [215, 383, 240, 412]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical9"
	      Ports		      [2, 1]
	      Position		      [740, 528, 765, 557]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [790, 573, 865, 622]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [670, 670, 715, 720]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [3, 1]
	      Position		      [790, 684, 865, 736]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [500, 313, 525, 342]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [500, 223, 525, 252]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [435, 396, 465, 414]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [435, 291, 465, 309]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [435, 311, 465, 329]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [435, 271, 465, 289]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ack_cnt"
	      Ports		      [1, 1]
	      Position		      [885, 818, 935, 842]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "buf_debug"
	      Ports		      [10]
	      Position		      [1130, 775, 1155, 865]
	      Location		      [1, 45, 1913, 1093]
	      Open		      off
	      NumInputPorts	      "10"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"data in"
		axes2			"valid_in"
		axes3			"ack_input"
		axes4			"commit"
		axes5			"data_out"
		axes6			"valid_out"
		axes7			"ack_output"
		axes8			"ack_cnt"
		axes9			"wr_cnt"
		axes10			"empty"
	      }
	      YMin		      "12000~0~9500~0~15500~-5~-5~-5~-5~-5"
	      YMax		      "13300~1~10500~1~17250~5~5~5~5~5"
	      SaveName		      "ScopeData13"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "buf_debug2"
	      Ports		      [4]
	      Position		      [1130, 670, 1155, 720]
	      Location		      [2, 58, 1914, 1167]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"empty"
		axes2			"ack"
		axes3			"valid out"
		axes4			"int"
	      }
	      YMin		      "0~1~0~-1"
	      YMax		      "1~1~1~1"
	      SaveName		      "ScopeData15"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "negedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [685, 616, 720, 634]
	      SourceBlock	      "casper_library/Misc/negedge"
	      SourceType	      "negedge"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "negedge2"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [65, 141, 100, 159]
	      SourceBlock	      "casper_library/Misc/negedge"
	      SourceType	      "negedge"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rd_cnt"
	      Ports		      [2, 1]
	      Position		      [320, 377, 375, 428]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up/Down"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "rd_wr_debug"
	      Ports		      [3]
	      Position		      [1130, 916, 1155, 954]
	      Location		      [-3, 41, 1917, 1097]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"wr_cnt"
		axes2			"rd_cnt"
		axes3			"ack_out"
	      }
	      YMin		      "12000~0~-5"
	      YMax		      "13300~1~5"
	      SaveName		      "ScopeData14"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "set_cnt"
	      Ports		      [3, 2]
	      Position		      [320, 276, 375, 334]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"set_cnt"
		Location		[270, 405, 969, 626]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "set"
		  Position		  [15, 128, 45, 142]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "undo"
		  Position		  [15, 38, 45, 52]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [15, 78, 45, 92]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter4"
		  Ports			  [3, 1]
		  Position		  [250, 44, 300, 96]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "depth_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  on
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [70, 156, 100, 174]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [165, 57, 190, 73]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [3, 1]
		  Position		  [205, 40, 230, 70]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [3, 1]
		  Position		  [115, 129, 145, 171]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [2, 1]
		  Position		  [330, 111, 375, 164]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "set_cnt"
		  Position		  [415, 133, 445, 147]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cnt"
		  Position		  [340, 63, 370, 77]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "undo"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Counter4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "set"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "set_cnt"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 40; -150, 0]
		    DstBlock		    "Counter4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter4"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Counter4"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "cnt"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "wr_cnt"
	      Ports		      [1, 1]
	      Position		      [885, 859, 935, 881]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [915, 413, 945, 427]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [1040, 593, 1070, 607]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wr_ack"
	      Position		      [700, 168, 730, 182]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "full"
	      Position		      [700, 293, 730, 307]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "empty"
	      Position		      [915, 243, 945, 257]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Inverter2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"full"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Dual Port RAM"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -70]
		DstBlock		"Relational1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		Points			[20, 0]
		Branch {
		  Points		  [0, -40]
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"Goto4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      1
	      Points		      [0, -60]
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_cnt"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -25]
		DstBlock		"Goto5"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "commit"
	      SrcPort		      1
	      DstBlock		      "Goto6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      Points		      [0, 0; 0, -5]
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"Logical3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Goto8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "discard"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      Points		      [15, 0]
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Goto1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay15"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out24"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out39"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out25"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out22"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out23"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "ack_cnt"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Gateway Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "wr_cnt"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Gateway Out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From12"
	      SrcPort		      1
	      DstBlock		      "Inverter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Gateway Out22"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ack"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Goto2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"negedge2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      DstBlock		      "ack_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      DstBlock		      "Gateway Out23"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      DstBlock		      "rd_wr_debug"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      DstBlock		      "rd_wr_debug"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out7"
	      SrcPort		      1
	      DstBlock		      "rd_wr_debug"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From6"
	      SrcPort		      1
	      DstBlock		      "Gateway Out7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out8"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "From7"
	      SrcPort		      1
	      DstBlock		      "Gateway Out8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"valid"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto11"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From11"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -30]
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[10, 0]
		Branch {
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, 20; 75, 0; 0, -20]
		  DstBlock		  "Register2"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "From10"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out10"
	      SrcPort		      1
	      DstBlock		      "buf_debug2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out9"
	      SrcPort		      1
	      DstBlock		      "buf_debug2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out12"
	      SrcPort		      1
	      DstBlock		      "buf_debug2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out11"
	      SrcPort		      1
	      DstBlock		      "buf_debug2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "From14"
	      SrcPort		      1
	      DstBlock		      "Gateway Out9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From15"
	      SrcPort		      1
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "Gateway Out10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From16"
	      SrcPort		      1
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "Gateway Out12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From13"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From17"
	      SrcPort		      1
	      DstBlock		      "wr_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From18"
	      SrcPort		      1
	      DstBlock		      "Gateway Out6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From19"
	      SrcPort		      1
	      DstBlock		      "Gateway Out5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From20"
	      SrcPort		      1
	      DstBlock		      "Gateway Out39"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From21"
	      SrcPort		      1
	      DstBlock		      "Gateway Out25"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From22"
	      SrcPort		      1
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From23"
	      SrcPort		      1
	      DstBlock		      "Gateway Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From24"
	      SrcPort		      1
	      DstBlock		      "Gateway Out24"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From25"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From26"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From27"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From28"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"wr_ack"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From29"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -45]
		DstBlock		"Dual Port RAM"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Goto9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From30"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From31"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		DstBlock		"Gateway Out11"
		DstPort			1
	      }
	      Branch {
		Points			[0, -90]
		DstBlock		"Inverter4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "negedge2"
	      SrcPort		      1
	      DstBlock		      "Goto10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter6"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical7"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [5, 0; 0, -15]
	      DstBlock		      "Logical7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical8"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -10]
		DstBlock		"Inverter6"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From33"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From34"
	      SrcPort		      1
	      DstBlock		      "Inverter7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From32"
	      SrcPort		      1
	      DstBlock		      "Logical9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From35"
	      SrcPort		      1
	      DstBlock		      "Inverter5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter5"
	      SrcPort		      1
	      DstBlock		      "Logical9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical9"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [50, 0]
	      DstBlock		      "Inverter8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter3"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From9"
	      SrcPort		      1
	      DstBlock		      "Inverter3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From8"
	      SrcPort		      1
	      DstBlock		      "negedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From5"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter4"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Inverter8"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay15"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"empty"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"Goto12"
		DstPort			1
	      }
	    }
	    Annotation {
	      Name		      "This block does not quite work as you m"
"ight expect:\nThe \"valid\" signal is correctly aligned with the data,\nbut b"
"ecause this block introduces a one-clock-cycle delay,\nthe second ack pulse p"
"roduces null data.\n\nThis is all ok so long as you keep the ACK line high fo"
"r an entire packet length."
	      Position		      [396, 74]
	    }
	    Annotation {
	      Name		      "set until the first ack"
	      Position		      [679, 746]
	    }
	    Annotation {
	      Name		      "set during the second ack"
	      Position		      [810, 749]
	    }
	    Annotation {
	      Name		      "If the ack line goes low while there's "
"still valid data on the output,\nthen we need to set the rd addr back one pla"
"ce and blank the next \noutput as invalid."
	      Position		      [425, 576]
	    }
	    Annotation {
	      Name		      "Dualport ram incurrs delay\nof one cloc"
"k cycle"
	      Position		      [829, 483]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "overflow_cnt"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [450, 555, 550, 585]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "b_2x_8a_r310_a_loopback0_overflow_cnt_user_"
"data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "overflows"
	  Ports			  [1, 1]
	  Position		  [395, 560, 430, 580]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_eof_0"
	  Ports			  [3, 1]
	  Position		  [405, 154, 430, 186]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [855, 98, 885, 112]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [855, 133, 885, 147]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ip_addr"
	  Position		  [300, 353, 330, 367]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof_out"
	  Position		  [855, 58, 885, 72]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "discard_out"
	  Position		  [400, 483, 430, 497]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "buf_over"
	  Position		  [400, 523, 430, 537]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "buf_empt"
	  Position		  [400, 608, 430, 622]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "discard"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "valid_eof_0"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Inverter1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "discard_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "buf_empt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  Points		  [0, 0; 65, 0]
	  Branch {
	    DstBlock		    "buf_over"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "overflows"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  DstBlock		  "Delay40"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  4
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "Goto5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Reinterpret"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "valid_eof_0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      DstBlock		      "Goto8"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "valid_eof_0"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [0, 5]
	    Branch {
	      DstBlock		      "Goto4"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -75]
	    DstBlock		    "Convert"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "buf_eof3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "buf_data3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  2
	  Points		  [0, 0; 70, 0]
	  Branch {
	    DstBlock		    "Goto11"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "valid"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "ip_addr"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto13"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "overflows"
	  SrcPort		  1
	  DstBlock		  "overflow_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out24"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out22"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out23"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out25"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out39"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out41"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out40"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  5
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "buf_data3"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Goto9"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "dout"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "buf_eof3"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Goto12"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "eof_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  DstBlock		  "Gateway Out40"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  DstBlock		  "Gateway Out41"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "Gateway Out39"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From14"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out25"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out24"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out22"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From26"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "From21"
	  SrcPort		  1
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "my_ip"
	  SrcPort		  1
	  DstBlock		  "Goto10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ack"
	  SrcPort		  1
	  DstBlock		  "Goto14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "eof"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "valid_eof_0"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Logical2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "dest_ip"
	  SrcPort		  1
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay40"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  4
	}
	Annotation {
	  Name			  "Only take packets transmitted\nto my own IP"
" address"
	  Position		  [115, 240]
	}
	Annotation {
	  Name			  "MUX TWO PACKET STREAMS\nIncomming data is b"
"uffered and only stored if it is commited (valid EOF).\nIf a discard command "
"is received, the data is flushed."
	  Position		  [1035, 247]
	}
	Annotation {
	  Name			  " THE ACK LINE MUST REMAIN HIGH EVEN WHEN VA"
"LID GOES LOW FOR FULL-SPEED READOUT.\n\nThis is fine for the intended purpose"
":\nWe read out a full packet at a time, ensuring that ack stays high until EO"
"F is received.\n\nThe first packet read out will have the wrong length. (the "
"first output word will be duplicated)"
	  Position		  [1456, 93]
	  DropShadow		  on
	}
	Annotation {
	  Name			  " PACKET LENGTH SHOULD NOT BE LESS THAN 3 WO"
"RDS"
	  Position		  [1446, 198]
	  DropShadow		  on
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "loopback1"
      Ports		      [7, 3]
      Position		      [720, 926, 830, 1054]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskDescription	      "A loopback is a buffer for holding packets whic"
"h are to be transmitted to one's self.  Most switches drop any packets which "
"have a destination IP address equal to the address of the transmitter.  Thus,"
" a seperate buffer is needed to collect these packets for readback."
      MaskPromptString	      "Buffer Size (2^?):"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "depth_bits=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8"
      System {
	Name			"loopback1"
	Location		[2, 74, 1022, 699]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [200, 93, 230, 107]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [290, 123, 315, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "dest_ip"
	  Position		  [15, 153, 45, 167]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "eof"
	  Position		  [110, 79, 140, 91]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "discard"
	  Position		  [225, 208, 255, 222]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "my_ip"
	  Position		  [45, 173, 75, 187]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "ack"
	  Position		  [465, 143, 490, 157]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [245, 78, 270, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [315, 226, 340, 244]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "2"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [185, 78, 205, 92]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [185, 186, 215, 204]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [280, 183, 305, 212]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [230, 173, 255, 202]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical4"
	  Ports			  [2, 1]
	  Position		  [190, 148, 215, 177]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [90, 148, 135, 192]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [705, 78, 735, 92]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [705, 108, 735, 122]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "64"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fwft_fifo"
	  Ports			  [3, 2]
	  Position		  [515, 98, 600, 162]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "fwft_fifo"
	    Location		    [147, 182, 955, 631]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [95, 48, 125, 62]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [95, 83, 125, 97]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ack"
	      Position		      [60, 108, 90, 122]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [285, 188, 305, 202]
	      Orientation	      "left"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FIFO"
	      Ports		      [3, 4]
	      Position		      [165, 32, 245, 143]
	      SourceBlock	      "xbsIndex_r3/FIFO"
	      SourceType	      "Xilinx Synchronous FIFO"
	      depth		      "256"
	      percent_nbits	      "1"
	      store_only_valid	      "on"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "off"
	      use_almost_empty	      "off"
	      almost_empty_offset     "6"
	      use_almost_full	      "off"
	      almost_full_offset      "6"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mem_type		      "Block RAM"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [360, 76, 390, 94]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [120, 108, 145, 137]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [2, 1]
	      Position		      [275, 65, 310, 100]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [340, 43, 370, 57]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [415, 78, 445, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [-185, 0; 0, -65]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Inverter1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Convert"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ack"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 35; 110, 0]
		DstBlock		"Register2"
		DstPort			2
	      }
	      Branch {
		DstBlock		"FIFO"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "FIFO"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIFO"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "FIFO"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "FIFO"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "rollback_fifo"
	  Ports			  [5, 5]
	  Position		  [365, 76, 440, 254]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskDescription	  "A rollback fifo behaves as a normal fifo, e"
"xcept that data which are written in have to be \"committed\" before they bec"
"ome available for readout.  Moreover, any data which are written in and have "
"not been committed can be \"discarded\", and will never be made available for"
" readout."
	  MaskPromptString	  "Fifo Depth (2^?):"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "depth_bits=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "depth_bits"
	  System {
	    Name		    "rollback_fifo"
	    Location		    [243, 168, 1255, 838]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [330, 268, 360, 282]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [375, 28, 405, 42]
	      Orientation	      "left"
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "commit"
	      Position		      [15, 134, 45, 146]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "discard"
	      Position		      [50, 153, 80, 167]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "re"
	      Position		      [40, 253, 70, 267]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [365, 281, 395, 299]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [185, 303, 210, 327]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      Ports		      [6, 2]
	      Position		      [410, 205, 485, 300]
	      SourceBlock	      "xbsIndex_r3/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory"
	      depth		      "2^depth_bits"
	      initVector	      "0"
	      write_mode_A	      "Read Before Write"
	      write_mode_B	      "Read Before Write"
	      latency		      "1"
	      mem_collision	      "off"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      rst_a		      "off"
	      init_a		      "0"
	      rst_b		      "off"
	      init_b		      "0"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [535, 96, 565, 114]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [451, 120, 479, 140]
	      Orientation	      "up"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [485, 88, 510, 117]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [330, 13, 355, 42]
	      Orientation	      "left"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [105, 253, 130, 282]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [2, 1]
	      Position		      [360, 128, 385, 157]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      Ports		      [2, 1]
	      Position		      [405, 138, 430, 167]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [360, 168, 385, 197]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [360, 78, 385, 107]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [285, 251, 315, 269]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [280, 141, 310, 159]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [215, 166, 245, 184]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [215, 126, 245, 144]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rd_cnt"
	      Ports		      [1, 1]
	      Position		      [150, 249, 185, 291]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "set_cnt"
	      Ports		      [3, 2]
	      Position		      [135, 131, 190, 189]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"set_cnt"
		Location		[270, 405, 969, 626]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "set"
		  Position		  [15, 128, 45, 142]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "undo"
		  Position		  [15, 38, 45, 52]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [15, 78, 45, 92]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter4"
		  Ports			  [3, 1]
		  Position		  [250, 44, 300, 96]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "depth_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "on"
		  rst			  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [70, 156, 100, 174]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [165, 57, 190, 73]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [3, 1]
		  Position		  [205, 40, 230, 70]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [3, 1]
		  Position		  [115, 129, 145, 171]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [2, 1]
		  Position		  [330, 111, 375, 164]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "set_cnt"
		  Position		  [415, 133, 445, 147]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cnt"
		  Position		  [340, 63, 370, 77]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Counter4"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "cnt"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "Counter4"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 40; -150, 0]
		    DstBlock		    "Counter4"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "set_cnt"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "set"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Counter4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "undo"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical1"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [505, 268, 535, 282]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [240, 308, 270, 322]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wr_ack"
	      Position		      [45, 23, 75, 37]
	      Orientation	      "left"
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "full"
	      Position		      [495, 148, 525, 162]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "empty"
	      Position		      [535, 43, 565, 57]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"Delay1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"rd_cnt"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "re"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 235; -485, 0]
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"empty"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Inverter1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "discard"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0; -215, 0]
	      Branch {
		Points			[0, 150]
		Branch {
		  DstBlock		  "set_cnt"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, 65]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  3
		}
	      }
	      Branch {
		DstBlock		"wr_ack"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      Points		      [0, 0; 0, -5]
	      Branch {
		Points			[0, -90]
		DstBlock		"Logical3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "commit"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_cnt"
	      SrcPort		      1
	      Points		      [70, 0; 0, -10]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, -110]
		Branch {
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -50]
		  DstBlock		  "Relational2"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      1
	      Points		      [0, -60]
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      2
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			4
	      }
	      Branch {
		DstBlock		"Relational1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			5
	      }
	      Branch {
		Points			[0, -45]
		DstBlock		"Dual Port RAM"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 90, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"Dual Port RAM"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"full"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Inverter2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [765, 108, 795, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [645, 138, 675, 152]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof_out"
	  Position		  [765, 78, 795, 92]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "fwft_fifo"
	  SrcPort		  2
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fwft_fifo"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ack"
	  SrcPort		  1
	  DstBlock		  "fwft_fifo"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "rollback_fifo"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "rollback_fifo"
	  SrcPort		  2
	  DstBlock		  "fwft_fifo"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "rollback_fifo"
	  SrcPort		  1
	  Points		  [55, 0]
	  DstBlock		  "fwft_fifo"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dest_ip"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "my_ip"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "Logical4"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Inverter1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "eof"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "Convert"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    Branch {
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 25]
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "rollback_fifo"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical4"
	  SrcPort		  1
	  DstBlock		  "rollback_fifo"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "rollback_fifo"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "eof_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "rollback_fifo"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "discard"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Only take packets transmitted\nto my own IP"
" address"
	  Position		  [115, 240]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "loopback_buf"
      Ports		      [7, 8]
      Position		      [740, 1586, 845, 1729]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskDescription	      "A loopback is a buffer for holding packets whic"
"h are to be transmitted to one's self.  Most switches drop any packets which "
"have a destination IP address equal to the address of the transmitter.  Thus,"
" a seperate buffer is needed to collect these packets for readback."
      MaskPromptString	      "Buffer Size (2^?):"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "depth_bits=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "10"
      System {
	Name			"loopback_buf"
	Location		[2, 70, 1918, 1082]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [340, 103, 370, 117]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [345, 133, 370, 147]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "dest_ip"
	  Position		  [30, 308, 60, 322]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "eof"
	  Position		  [340, 164, 370, 176]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "discard"
	  Position		  [345, 238, 375, 252]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "my_ip"
	  Position		  [30, 353, 60, 367]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "ack"
	  Position		  [30, 393, 55, 407]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [560, 88, 590, 117]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant13"
	  Ports			  [0, 1]
	  Position		  [350, 480, 385, 500]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [485, 88, 510, 102]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [190, 203, 255, 217]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "my_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  Position		  [625, 429, 705, 441]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  Position		  [625, 409, 705, 421]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "d_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  Position		  [625, 419, 705, 431]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "v_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  Position		  [625, 439, 705, 451]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From14"
	  Position		  [625, 399, 680, 411]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "dest_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [625, 388, 700, 402]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "in_valid_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From21"
	  Position		  [625, 449, 700, 461]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From26"
	  Position		  [520, 238, 585, 252]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [190, 353, 255, 367]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "my_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [625, 369, 680, 381]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "d_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [625, 379, 680, 391]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "v_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [190, 522, 295, 538]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  Position		  [190, 183, 255, 197]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "dest_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  Position		  [190, 607, 295, 623]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_empty"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [725, 441, 765, 449]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [725, 451, 765, 459]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out22"
	  Ports			  [1, 1]
	  Position		  [725, 381, 765, 389]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out23"
	  Ports			  [1, 1]
	  Position		  [725, 391, 765, 399]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out24"
	  Ports			  [1, 1]
	  Position		  [725, 371, 765, 379]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out25"
	  Ports			  [1, 1]
	  Position		  [725, 401, 765, 409]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out39"
	  Ports			  [1, 1]
	  Position		  [725, 411, 765, 419]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out40"
	  Ports			  [1, 1]
	  Position		  [725, 431, 765, 439]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out41"
	  Ports			  [1, 1]
	  Position		  [725, 421, 765, 429]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  Position		  [80, 307, 165, 323]
	  ShowName		  off
	  GotoTag		  "dest_ip"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  Position		  [75, 352, 160, 368]
	  ShowName		  off
	  GotoTag		  "my_ip"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  Position		  [775, 118, 820, 132]
	  ShowName		  off
	  GotoTag		  "v_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto12"
	  Position		  [775, 38, 820, 52]
	  ShowName		  off
	  GotoTag		  "eof_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto13"
	  Position		  [285, 383, 330, 397]
	  ShowName		  off
	  GotoTag		  "ip_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  Position		  [75, 392, 160, 408]
	  ShowName		  off
	  GotoTag		  "data_ack"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  Position		  [705, 239, 780, 251]
	  ShowName		  off
	  GotoTag		  "data_empty"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  Position		  [470, 183, 530, 197]
	  ShowName		  off
	  GotoTag		  "in_valid_eof"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [410, 83, 450, 97]
	  ShowName		  off
	  GotoTag		  "d_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  Position		  [705, 204, 780, 216]
	  ShowName		  off
	  GotoTag		  "data_full"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  Position		  [410, 119, 450, 131]
	  ShowName		  off
	  GotoTag		  "v_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  Position		  [775, 83, 820, 97]
	  ShowName		  off
	  GotoTag		  "d_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [360, 211, 390, 229]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [455, 208, 480, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [405, 198, 430, 227]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [485, 103, 510, 117]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [275, 178, 320, 222]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_data3"
	  Ports			  [1, 1]
	  Position		  [725, 99, 745, 111]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "64"
	  bit1			  "33"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Scope
	  Name			  "buf_debug"
	  Ports			  [9]
	  Position		  [785, 373, 805, 457]
	  Location		  [1, 45, 1913, 1093]
	  Open			  off
	  NumInputPorts		  "9"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data in"
	    axes2		    "valid in"
	    axes3		    "eof in"
	    axes4		    "ip in"
	    axes5		    "data_out"
	    axes6		    "valid_out"
	    axes7		    "eof_out"
	    axes8		    "ip_out"
	    axes9		    "ack"
	  }
	  YMin			  "100~0~0~0~0~0~0~1~0"
	  YMax			  "1000~1~1~3~1000~1~1~1~1"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_eof3"
	  Ports			  [1, 1]
	  Position		  [725, 59, 745, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "64"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "data_FWFT"
	  Ports			  [5, 5]
	  Position		  [610, 86, 685, 264]
	  AttributesFormatString  "Depth: 1024"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskDescription	  "A rollback fifo behaves as a normal fifo, e"
"xcept that data which are written in have to be \"committed\" before they bec"
"ome available for readout.  Moreover, any data which are written in and have "
"not been committed can be \"discarded\", and will never be made available for"
" readout."
	  MaskPromptString	  "Fifo Depth (2^?):"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "depth_bits=@1;"
	  MaskInitialization	  "fmtstr = sprintf('Depth: %d', 2^depth_bits)"
";\nset_param(gcb, 'AttributesFormatString', fmtstr);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "depth_bits"
	  System {
	    Name		    "data_FWFT"
	    Location		    [2, 74, 1910, 1086]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [15, 13, 45, 27]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [15, 48, 45, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "commit"
	      Position		      [15, 79, 45, 91]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "discard"
	      Position		      [225, 298, 255, 312]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ack"
	      Position		      [15, 108, 45, 122]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [755, 428, 770, 442]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [1400, 185, 1420, 205]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      Ports		      [6, 2]
	      Position		      [790, 350, 865, 445]
	      SourceBlock	      "xbsIndex_r3/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory"
	      depth		      "2^depth_bits"
	      initVector	      "0"
	      write_mode_A	      "Read Before Write"
	      write_mode_B	      "Read Before Write"
	      latency		      "1"
	      mem_collision	      "off"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      rst_a		      "off"
	      init_a		      "0"
	      rst_b		      "off"
	      init_b		      "0"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      Position		      [1550, 469, 1595, 481]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "v_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From10"
	      Position		      [1080, 324, 1125, 336]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From11"
	      Position		      [1080, 338, 1160, 352]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From12"
	      Position		      [125, 434, 170, 446]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From13"
	      Position		      [1280, 354, 1325, 366]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From14"
	      Position		      [1515, 334, 1560, 346]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From15"
	      Position		      [1515, 319, 1560, 331]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From16"
	      Position		      [1515, 349, 1560, 361]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "v_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From17"
	      Position		      [1370, 514, 1415, 526]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From18"
	      Position		      [1565, 569, 1610, 581]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From19"
	      Position		      [1565, 579, 1610, 591]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      Position		      [125, 419, 170, 431]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From20"
	      Position		      [1550, 439, 1595, 451]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From21"
	      Position		      [1550, 449, 1595, 461]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "commit"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From22"
	      Position		      [1550, 459, 1595, 471]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "dout"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From23"
	      Position		      [1550, 429, 1595, 441]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From24"
	      Position		      [1550, 419, 1595, 431]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From25"
	      Position		      [260, 279, 305, 291]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "commit"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From26"
	      Position		      [715, 384, 760, 396]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From27"
	      Position		      [260, 319, 305, 331]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From28"
	      Position		      [565, 159, 610, 171]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From29"
	      Position		      [715, 414, 760, 426]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      Position		      [1370, 474, 1415, 486]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From30"
	      Position		      [375, 294, 420, 306]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From31"
	      Position		      [435, 239, 480, 251]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From32"
	      Position		      [1250, 178, 1330, 192]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From33"
	      Position		      [110, 383, 190, 397]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From34"
	      Position		      [125, 399, 170, 411]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From35"
	      Position		      [1265, 194, 1310, 206]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      Position		      [1550, 479, 1595, 491]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From5"
	      Position		      [1220, 249, 1265, 261]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From6"
	      Position		      [1565, 589, 1610, 601]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From7"
	      Position		      [1550, 509, 1595, 521]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From8"
	      Position		      [1140, 269, 1185, 281]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From9"
	      Position		      [1220, 229, 1265, 241]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [1620, 461, 1660, 469]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out10"
	      Ports		      [1, 1]
	      Position		      [1595, 326, 1635, 334]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out11"
	      Ports		      [1, 1]
	      Position		      [1595, 356, 1635, 364]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out12"
	      Ports		      [1, 1]
	      Position		      [1595, 346, 1635, 354]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [1620, 431, 1660, 439]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out22"
	      Ports		      [1, 1]
	      Position		      [1620, 471, 1660, 479]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out23"
	      Ports		      [1, 1]
	      Position		      [1620, 481, 1660, 489]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out24"
	      Ports		      [1, 1]
	      Position		      [1620, 421, 1660, 429]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out25"
	      Ports		      [1, 1]
	      Position		      [1620, 451, 1660, 459]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      Ports		      [1, 1]
	      Position		      [1620, 491, 1660, 499]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out39"
	      Ports		      [1, 1]
	      Position		      [1620, 441, 1660, 449]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      Ports		      [1, 1]
	      Position		      [1620, 501, 1660, 509]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [1630, 581, 1670, 589]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      Ports		      [1, 1]
	      Position		      [1630, 571, 1670, 579]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out7"
	      Ports		      [1, 1]
	      Position		      [1630, 591, 1670, 599]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out8"
	      Ports		      [1, 1]
	      Position		      [1620, 511, 1660, 519]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out9"
	      Ports		      [1, 1]
	      Position		      [1595, 336, 1635, 344]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto1"
	      Position		      [685, 223, 730, 237]
	      ShowName		      off
	      GotoTag		      "empty"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto10"
	      Position		      [125, 143, 170, 157]
	      ShowName		      off
	      GotoTag		      "ack_negedge"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto11"
	      Position		      [1580, 218, 1625, 232]
	      ShowName		      off
	      GotoTag		      "v_out"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto2"
	      Position		      [70, 108, 115, 122]
	      ShowName		      off
	      GotoTag		      "ack_out"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto3"
	      Position		      [685, 148, 730, 162]
	      ShowName		      off
	      GotoTag		      "wr_ack"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto4"
	      Position		      [415, 333, 460, 347]
	      ShowName		      off
	      GotoTag		      "wr_cnt"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto5"
	      Position		      [415, 373, 460, 387]
	      ShowName		      off
	      GotoTag		      "rd_cnt"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto6"
	      Position		      [70, 78, 115, 92]
	      ShowName		      off
	      GotoTag		      "commit"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto7"
	      Position		      [900, 393, 945, 407]
	      ShowName		      off
	      GotoTag		      "dout"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto8"
	      Position		      [70, 48, 115, 62]
	      ShowName		      off
	      GotoTag		      "we"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto9"
	      Position		      [70, 13, 115, 27]
	      ShowName		      off
	      GotoTag		      "din"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [185, 433, 200, 447]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [591, 265, 619, 285]
	      Orientation	      "up"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter3"
	      Ports		      [1, 1]
	      Position		      [1325, 228, 1345, 242]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter4"
	      Ports		      [1, 1]
	      Position		      [1485, 253, 1505, 267]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter5"
	      Ports		      [1, 1]
	      Position		      [1325, 193, 1340, 207]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter6"
	      Ports		      [1, 1]
	      Position		      [275, 383, 295, 397]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter7"
	      Ports		      [1, 1]
	      Position		      [185, 398, 200, 412]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter8"
	      Ports		      [1, 1]
	      Position		      [1485, 188, 1505, 202]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [1325, 250, 1345, 270]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [625, 233, 650, 262]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [3, 1]
	      Position		      [1530, 233, 1555, 267]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [625, 158, 650, 187]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [215, 418, 240, 447]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [2, 1]
	      Position		      [500, 273, 525, 302]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      Ports		      [2, 1]
	      Position		      [545, 283, 570, 312]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical7"
	      Ports		      [2, 1]
	      Position		      [270, 398, 295, 427]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical8"
	      Ports		      [2, 1]
	      Position		      [215, 383, 240, 412]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical9"
	      Ports		      [2, 1]
	      Position		      [1355, 178, 1380, 207]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [1375, 223, 1420, 272]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [1225, 305, 1270, 355]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [3, 1]
	      Position		      [1345, 319, 1390, 371]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [500, 313, 525, 342]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [500, 223, 525, 252]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [435, 396, 465, 414]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [435, 291, 465, 309]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [435, 311, 465, 329]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [435, 271, 465, 289]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ack_cnt"
	      Ports		      [1, 1]
	      Position		      [1440, 468, 1490, 492]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "buf_debug"
	      Ports		      [10]
	      Position		      [1685, 425, 1710, 515]
	      Location		      [5, 49, 1917, 1097]
	      Open		      off
	      NumInputPorts	      "10"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"data in"
		axes2			"valid_in"
		axes3			"ack_input"
		axes4			"commit"
		axes5			"data_out"
		axes6			"valid_out"
		axes7			"ack_output"
		axes8			"ack_cnt"
		axes9			"wr_cnt"
		axes10			"empty"
	      }
	      YMin		      "12000~0~9500~0~15500~-5~-5~-5~-5~-5"
	      YMax		      "13300~1~10500~1~17250~5~5~5~5~5"
	      SaveName		      "ScopeData13"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "buf_debug2"
	      Ports		      [4]
	      Position		      [1685, 320, 1710, 370]
	      Location		      [2, 58, 1914, 1167]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"empty"
		axes2			"ack"
		axes3			"valid out"
		axes4			"int"
	      }
	      YMin		      "0~1~0~-1"
	      YMax		      "1~1~1~1"
	      SaveName		      "ScopeData15"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "negedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [1200, 266, 1235, 284]
	      SourceBlock	      "casper_library/Misc/negedge"
	      SourceType	      "negedge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "negedge2"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [65, 141, 100, 159]
	      SourceBlock	      "casper_library/Misc/negedge"
	      SourceType	      "negedge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rd_cnt"
	      Ports		      [2, 1]
	      Position		      [320, 377, 375, 428]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up/Down"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "rd_wr_debug"
	      Ports		      [3]
	      Position		      [1685, 566, 1710, 604]
	      Location		      [5, 49, 1925, 1105]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"wr_cnt"
		axes2			"rd_cnt"
		axes3			"ack_out"
	      }
	      YMin		      "12000~0~-5"
	      YMax		      "13300~1~5"
	      SaveName		      "ScopeData14"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "set_cnt"
	      Ports		      [3, 2]
	      Position		      [320, 276, 375, 334]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"set_cnt"
		Location		[270, 405, 969, 626]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "set"
		  Position		  [15, 128, 45, 142]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "undo"
		  Position		  [15, 38, 45, 52]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [15, 78, 45, 92]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter4"
		  Ports			  [3, 1]
		  Position		  [250, 44, 300, 96]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "depth_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "on"
		  rst			  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [70, 156, 100, 174]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [165, 57, 190, 73]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [3, 1]
		  Position		  [205, 40, 230, 70]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [3, 1]
		  Position		  [115, 129, 145, 171]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [2, 1]
		  Position		  [330, 111, 375, 164]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "set_cnt"
		  Position		  [415, 133, 445, 147]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cnt"
		  Position		  [340, 63, 370, 77]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "undo"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Counter4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "set"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "set_cnt"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 40; -150, 0]
		    DstBlock		    "Counter4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter4"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Counter4"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "cnt"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "wr_cnt"
	      Ports		      [1, 1]
	      Position		      [1440, 509, 1490, 531]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [915, 413, 945, 427]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [1595, 243, 1625, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wr_ack"
	      Position		      [700, 168, 730, 182]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "full"
	      Position		      [700, 293, 730, 307]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "empty"
	      Position		      [700, 243, 730, 257]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Inverter2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"full"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Dual Port RAM"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -70]
		DstBlock		"Relational1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		Points			[20, 0]
		Branch {
		  Points		  [0, -40]
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"Goto4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      1
	      Points		      [0, -60]
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_cnt"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -25]
		DstBlock		"Goto5"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "commit"
	      SrcPort		      1
	      DstBlock		      "Goto6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      Points		      [0, 0; 0, -5]
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"Logical3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Goto8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "discard"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Goto1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"empty"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out24"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out39"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out25"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out22"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out23"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "ack_cnt"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Gateway Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "wr_cnt"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Gateway Out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From12"
	      SrcPort		      1
	      DstBlock		      "Inverter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out22"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ack"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Goto2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"negedge2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ack_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out23"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "rd_wr_debug"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "rd_wr_debug"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "rd_wr_debug"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From6"
	      SrcPort		      1
	      DstBlock		      "Gateway Out7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out8"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "From7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"valid"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto11"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From11"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, -30]
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[10, 0]
		Branch {
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, 20; 75, 0; 0, -20]
		  DstBlock		  "Register2"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "From10"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out10"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out9"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out12"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out11"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "From14"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From15"
	      SrcPort		      1
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "Gateway Out10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From16"
	      SrcPort		      1
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "Gateway Out12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From13"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From17"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "wr_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From18"
	      SrcPort		      1
	      DstBlock		      "Gateway Out6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From19"
	      SrcPort		      1
	      DstBlock		      "Gateway Out5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From20"
	      SrcPort		      1
	      DstBlock		      "Gateway Out39"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From21"
	      SrcPort		      1
	      DstBlock		      "Gateway Out25"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From22"
	      SrcPort		      1
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From23"
	      SrcPort		      1
	      DstBlock		      "Gateway Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From24"
	      SrcPort		      1
	      DstBlock		      "Gateway Out24"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From25"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From26"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From27"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From28"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"wr_ack"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From29"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -45]
		DstBlock		"Dual Port RAM"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Goto9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From30"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From31"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      Points		      [0, 0; 60, 0]
	      Branch {
		Points			[0, 15]
		DstBlock		"Gateway Out11"
		DstPort			1
	      }
	      Branch {
		Points			[0, -85]
		DstBlock		"Inverter4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "negedge2"
	      SrcPort		      1
	      DstBlock		      "Goto10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter6"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical7"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [5, 0; 0, -15]
	      DstBlock		      "Logical7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical8"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -10]
		DstBlock		"Inverter6"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From33"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From34"
	      SrcPort		      1
	      DstBlock		      "Inverter7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From32"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From35"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical9"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From9"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From8"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "negedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      Points		      [70, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Inverter8"
	      SrcPort		      1
	      Points		      [0, 45]
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "This block does not quite work as you m"
"ight expect:\nThe \"valid\" signal is correctly aligned with the data,\nbut b"
"ecause this block introduces a one-clock-cycle delay,\nthe second ack pulse p"
"roduces null data.\n\nThis is all ok so long as you keep the ACK line high fo"
"r an entire packet length."
	      Position		      [396, 74]
	    }
	    Annotation {
	      Name		      "set until the first ack"
	      Position		      [1234, 381]
	    }
	    Annotation {
	      Name		      "set during the second ack"
	      Position		      [1365, 384]
	    }
	    Annotation {
	      Name		      "If the ack line goes low while there's "
"still valid data on the output,\nthen we need to set the rd addr back one pla"
"ce and blank the next \noutput as invalid."
	      Position		      [1405, 151]
	    }
	    Annotation {
	      Name		      "Dualport ram incurrs delay\nof one cloc"
"k cycle"
	      Position		      [829, 483]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "overflow_cnt"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [450, 555, 550, 585]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_loopback_buf_overflow_cnt"
"_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "overflows"
	  Ports			  [1, 1]
	  Position		  [395, 560, 430, 580]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "off"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_eof_0"
	  Ports			  [3, 1]
	  Position		  [405, 154, 430, 186]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [785, 98, 815, 112]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [785, 133, 815, 147]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ip_addr"
	  Position		  [300, 353, 330, 367]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof_out"
	  Position		  [785, 58, 815, 72]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "discard_out"
	  Position		  [400, 483, 430, 497]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "buf_over"
	  Position		  [400, 523, 430, 537]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "buf_empt"
	  Position		  [400, 608, 430, 622]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ack_in"
	  Position		  [715, 168, 745, 182]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "discard"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "data_FWFT"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "valid_eof_0"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Inverter1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "discard_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "buf_empt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  Points		  [0, 0; 65, 0]
	  Branch {
	    DstBlock		    "buf_over"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "overflows"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  4
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "Goto5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Reinterpret"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "valid_eof_0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      DstBlock		      "Goto8"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "data_FWFT"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  3
	  DstBlock		  "ack_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_eof_0"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [0, 5]
	    Branch {
	      DstBlock		      "Goto4"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "data_FWFT"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, -75]
	    DstBlock		    "Convert"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "buf_eof3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "buf_data3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  2
	  Points		  [70, 0]
	  Branch {
	    DstBlock		    "Goto11"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "valid"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "ip_addr"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto13"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "overflows"
	  SrcPort		  1
	  DstBlock		  "overflow_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out24"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out22"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out23"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out25"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out39"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out41"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out40"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  5
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "buf_data3"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Goto9"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "dout"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "buf_eof3"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Goto12"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "eof_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  DstBlock		  "Gateway Out40"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  DstBlock		  "Gateway Out41"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "Gateway Out39"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From14"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out25"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out24"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out22"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From26"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "From21"
	  SrcPort		  1
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "my_ip"
	  SrcPort		  1
	  DstBlock		  "Goto10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ack"
	  SrcPort		  1
	  DstBlock		  "Goto14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "eof"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "valid_eof_0"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Logical2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "dest_ip"
	  SrcPort		  1
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Annotation {
	  Name			  "Only take packets transmitted\nto my own IP"
" address"
	  Position		  [115, 240]
	}
	Annotation {
	  Name			  "MUX TWO PACKET STREAMS\nIncomming data is b"
"uffered and only stored if it is commited (valid EOF).\nIf a discard command "
"is received, the data is flushed."
	  Position		  [1035, 247]
	}
	Annotation {
	  Name			  " THE ACK LINE MUST REMAIN HIGH EVEN WHEN VA"
"LID GOES LOW FOR FULL-SPEED READOUT.\n\nThis is fine for the intended purpose"
":\nWe read out a full packet at a time, ensuring that ack stays high until EO"
"F is received.\n\nThe first packet read out will have the wrong length. (the "
"first output word will be duplicated)"
	  Position		  [1456, 93]
	  DropShadow		  on
	}
	Annotation {
	  Name			  " PACKET LENGTH SHOULD NOT BE LESS THAN 3 WO"
"RDS"
	  Position		  [1446, 198]
	  DropShadow		  on
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "loopback_buf1"
      Ports		      [7, 8]
      Position		      [740, 2076, 845, 2219]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskDescription	      "A loopback is a buffer for holding packets whic"
"h are to be transmitted to one's self.  Most switches drop any packets which "
"have a destination IP address equal to the address of the transmitter.  Thus,"
" a seperate buffer is needed to collect these packets for readback."
      MaskPromptString	      "Buffer Size (2^?):"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "depth_bits=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "10"
      System {
	Name			"loopback_buf1"
	Location		[2, 74, 1910, 1086]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [340, 103, 370, 117]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [345, 133, 370, 147]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "dest_ip"
	  Position		  [30, 308, 60, 322]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "eof"
	  Position		  [340, 164, 370, 176]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "discard"
	  Position		  [345, 238, 375, 252]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "my_ip"
	  Position		  [30, 353, 60, 367]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "ack"
	  Position		  [30, 393, 55, 407]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [560, 88, 590, 117]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant13"
	  Ports			  [0, 1]
	  Position		  [350, 480, 385, 500]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [485, 88, 510, 102]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [190, 203, 255, 217]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "my_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  Position		  [625, 429, 705, 441]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  Position		  [625, 409, 705, 421]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "d_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  Position		  [625, 419, 705, 431]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "v_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  Position		  [625, 439, 705, 451]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From14"
	  Position		  [625, 399, 680, 411]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "dest_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [625, 388, 700, 402]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "in_valid_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From21"
	  Position		  [625, 449, 700, 461]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From26"
	  Position		  [520, 238, 585, 252]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [190, 353, 255, 367]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "my_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [625, 369, 680, 381]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "d_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [625, 379, 680, 391]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "v_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [190, 522, 295, 538]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  Position		  [190, 183, 255, 197]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "dest_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  Position		  [190, 607, 295, 623]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_empty"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [725, 441, 765, 449]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [725, 451, 765, 459]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out22"
	  Ports			  [1, 1]
	  Position		  [725, 381, 765, 389]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out23"
	  Ports			  [1, 1]
	  Position		  [725, 391, 765, 399]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out24"
	  Ports			  [1, 1]
	  Position		  [725, 371, 765, 379]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out25"
	  Ports			  [1, 1]
	  Position		  [725, 401, 765, 409]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out39"
	  Ports			  [1, 1]
	  Position		  [725, 411, 765, 419]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out40"
	  Ports			  [1, 1]
	  Position		  [725, 431, 765, 439]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out41"
	  Ports			  [1, 1]
	  Position		  [725, 421, 765, 429]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  Position		  [80, 307, 165, 323]
	  ShowName		  off
	  GotoTag		  "dest_ip"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  Position		  [75, 352, 160, 368]
	  ShowName		  off
	  GotoTag		  "my_ip"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  Position		  [775, 118, 820, 132]
	  ShowName		  off
	  GotoTag		  "v_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto12"
	  Position		  [775, 38, 820, 52]
	  ShowName		  off
	  GotoTag		  "eof_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto13"
	  Position		  [285, 383, 330, 397]
	  ShowName		  off
	  GotoTag		  "ip_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  Position		  [75, 392, 160, 408]
	  ShowName		  off
	  GotoTag		  "data_ack"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  Position		  [705, 239, 780, 251]
	  ShowName		  off
	  GotoTag		  "data_empty"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  Position		  [470, 183, 530, 197]
	  ShowName		  off
	  GotoTag		  "in_valid_eof"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [410, 83, 450, 97]
	  ShowName		  off
	  GotoTag		  "d_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  Position		  [705, 204, 780, 216]
	  ShowName		  off
	  GotoTag		  "data_full"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  Position		  [410, 119, 450, 131]
	  ShowName		  off
	  GotoTag		  "v_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  Position		  [775, 83, 820, 97]
	  ShowName		  off
	  GotoTag		  "d_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [360, 211, 390, 229]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [455, 208, 480, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [405, 198, 430, 227]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [485, 103, 510, 117]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [275, 178, 320, 222]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_data3"
	  Ports			  [1, 1]
	  Position		  [725, 99, 745, 111]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "64"
	  bit1			  "33"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Scope
	  Name			  "buf_debug"
	  Ports			  [9]
	  Position		  [785, 373, 805, 457]
	  Location		  [1, 45, 1913, 1093]
	  Open			  off
	  NumInputPorts		  "9"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data in"
	    axes2		    "valid in"
	    axes3		    "eof in"
	    axes4		    "ip in"
	    axes5		    "data_out"
	    axes6		    "valid_out"
	    axes7		    "eof_out"
	    axes8		    "ip_out"
	    axes9		    "ack"
	  }
	  YMin			  "100~0~0~0~0~0~0~1~0"
	  YMax			  "1000~1~1~3~1000~1~1~1~1"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_eof3"
	  Ports			  [1, 1]
	  Position		  [725, 59, 745, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "64"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "data_FWFT"
	  Ports			  [5, 5]
	  Position		  [610, 86, 685, 264]
	  AttributesFormatString  "Depth: 1024"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskDescription	  "A rollback fifo behaves as a normal fifo, e"
"xcept that data which are written in have to be \"committed\" before they bec"
"ome available for readout.  Moreover, any data which are written in and have "
"not been committed can be \"discarded\", and will never be made available for"
" readout."
	  MaskPromptString	  "Fifo Depth (2^?):"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "depth_bits=@1;"
	  MaskInitialization	  "fmtstr = sprintf('Depth: %d', 2^depth_bits)"
";\nset_param(gcb, 'AttributesFormatString', fmtstr);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "depth_bits"
	  System {
	    Name		    "data_FWFT"
	    Location		    [2, 74, 1910, 1086]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [15, 13, 45, 27]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [15, 48, 45, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "commit"
	      Position		      [15, 79, 45, 91]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "discard"
	      Position		      [225, 298, 255, 312]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ack"
	      Position		      [15, 108, 45, 122]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [755, 428, 770, 442]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [1400, 185, 1420, 205]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      Ports		      [6, 2]
	      Position		      [790, 350, 865, 445]
	      SourceBlock	      "xbsIndex_r3/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory"
	      depth		      "2^depth_bits"
	      initVector	      "0"
	      write_mode_A	      "Read Before Write"
	      write_mode_B	      "Read Before Write"
	      latency		      "1"
	      mem_collision	      "off"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      rst_a		      "off"
	      init_a		      "0"
	      rst_b		      "off"
	      init_b		      "0"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      Position		      [1550, 469, 1595, 481]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "v_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From10"
	      Position		      [1080, 324, 1125, 336]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From11"
	      Position		      [1080, 338, 1160, 352]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From12"
	      Position		      [125, 434, 170, 446]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From13"
	      Position		      [1280, 354, 1325, 366]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From14"
	      Position		      [1515, 334, 1560, 346]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From15"
	      Position		      [1515, 319, 1560, 331]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From16"
	      Position		      [1515, 349, 1560, 361]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "v_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From17"
	      Position		      [1370, 514, 1415, 526]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From18"
	      Position		      [1565, 569, 1610, 581]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From19"
	      Position		      [1565, 579, 1610, 591]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      Position		      [125, 419, 170, 431]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From20"
	      Position		      [1550, 439, 1595, 451]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From21"
	      Position		      [1550, 449, 1595, 461]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "commit"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From22"
	      Position		      [1550, 459, 1595, 471]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "dout"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From23"
	      Position		      [1550, 429, 1595, 441]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From24"
	      Position		      [1550, 419, 1595, 431]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From25"
	      Position		      [260, 279, 305, 291]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "commit"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From26"
	      Position		      [715, 384, 760, 396]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From27"
	      Position		      [260, 319, 305, 331]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From28"
	      Position		      [565, 159, 610, 171]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From29"
	      Position		      [715, 414, 760, 426]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      Position		      [1370, 474, 1415, 486]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From30"
	      Position		      [375, 294, 420, 306]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From31"
	      Position		      [435, 239, 480, 251]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From32"
	      Position		      [1250, 178, 1330, 192]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From33"
	      Position		      [110, 383, 190, 397]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From34"
	      Position		      [125, 399, 170, 411]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From35"
	      Position		      [1265, 194, 1310, 206]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      Position		      [1550, 479, 1595, 491]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From5"
	      Position		      [1220, 249, 1265, 261]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From6"
	      Position		      [1565, 589, 1610, 601]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From7"
	      Position		      [1550, 509, 1595, 521]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From8"
	      Position		      [1140, 269, 1185, 281]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From9"
	      Position		      [1220, 229, 1265, 241]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [1620, 461, 1660, 469]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out10"
	      Ports		      [1, 1]
	      Position		      [1595, 326, 1635, 334]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out11"
	      Ports		      [1, 1]
	      Position		      [1595, 356, 1635, 364]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out12"
	      Ports		      [1, 1]
	      Position		      [1595, 346, 1635, 354]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [1620, 431, 1660, 439]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out22"
	      Ports		      [1, 1]
	      Position		      [1620, 471, 1660, 479]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out23"
	      Ports		      [1, 1]
	      Position		      [1620, 481, 1660, 489]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out24"
	      Ports		      [1, 1]
	      Position		      [1620, 421, 1660, 429]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out25"
	      Ports		      [1, 1]
	      Position		      [1620, 451, 1660, 459]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      Ports		      [1, 1]
	      Position		      [1620, 491, 1660, 499]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out39"
	      Ports		      [1, 1]
	      Position		      [1620, 441, 1660, 449]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      Ports		      [1, 1]
	      Position		      [1620, 501, 1660, 509]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [1630, 581, 1670, 589]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      Ports		      [1, 1]
	      Position		      [1630, 571, 1670, 579]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out7"
	      Ports		      [1, 1]
	      Position		      [1630, 591, 1670, 599]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out8"
	      Ports		      [1, 1]
	      Position		      [1620, 511, 1660, 519]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out9"
	      Ports		      [1, 1]
	      Position		      [1595, 336, 1635, 344]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto1"
	      Position		      [685, 223, 730, 237]
	      ShowName		      off
	      GotoTag		      "empty"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto10"
	      Position		      [125, 143, 170, 157]
	      ShowName		      off
	      GotoTag		      "ack_negedge"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto11"
	      Position		      [1580, 218, 1625, 232]
	      ShowName		      off
	      GotoTag		      "v_out"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto2"
	      Position		      [70, 108, 115, 122]
	      ShowName		      off
	      GotoTag		      "ack_out"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto3"
	      Position		      [685, 148, 730, 162]
	      ShowName		      off
	      GotoTag		      "wr_ack"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto4"
	      Position		      [415, 333, 460, 347]
	      ShowName		      off
	      GotoTag		      "wr_cnt"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto5"
	      Position		      [415, 373, 460, 387]
	      ShowName		      off
	      GotoTag		      "rd_cnt"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto6"
	      Position		      [70, 78, 115, 92]
	      ShowName		      off
	      GotoTag		      "commit"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto7"
	      Position		      [900, 393, 945, 407]
	      ShowName		      off
	      GotoTag		      "dout"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto8"
	      Position		      [70, 48, 115, 62]
	      ShowName		      off
	      GotoTag		      "we"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto9"
	      Position		      [70, 13, 115, 27]
	      ShowName		      off
	      GotoTag		      "din"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [185, 433, 200, 447]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [591, 265, 619, 285]
	      Orientation	      "up"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter3"
	      Ports		      [1, 1]
	      Position		      [1325, 228, 1345, 242]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter4"
	      Ports		      [1, 1]
	      Position		      [1485, 253, 1505, 267]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter5"
	      Ports		      [1, 1]
	      Position		      [1325, 193, 1340, 207]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter6"
	      Ports		      [1, 1]
	      Position		      [275, 383, 295, 397]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter7"
	      Ports		      [1, 1]
	      Position		      [185, 398, 200, 412]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter8"
	      Ports		      [1, 1]
	      Position		      [1485, 188, 1505, 202]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [1325, 250, 1345, 270]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [625, 233, 650, 262]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [3, 1]
	      Position		      [1530, 233, 1555, 267]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [625, 158, 650, 187]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [215, 418, 240, 447]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [2, 1]
	      Position		      [500, 273, 525, 302]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      Ports		      [2, 1]
	      Position		      [545, 283, 570, 312]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical7"
	      Ports		      [2, 1]
	      Position		      [270, 398, 295, 427]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical8"
	      Ports		      [2, 1]
	      Position		      [215, 383, 240, 412]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical9"
	      Ports		      [2, 1]
	      Position		      [1355, 178, 1380, 207]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [1375, 223, 1420, 272]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [1225, 305, 1270, 355]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [3, 1]
	      Position		      [1345, 319, 1390, 371]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [500, 313, 525, 342]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [500, 223, 525, 252]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [435, 396, 465, 414]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [435, 291, 465, 309]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [435, 311, 465, 329]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [435, 271, 465, 289]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ack_cnt"
	      Ports		      [1, 1]
	      Position		      [1440, 468, 1490, 492]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "buf_debug"
	      Ports		      [10]
	      Position		      [1685, 425, 1710, 515]
	      Location		      [5, 49, 1917, 1097]
	      Open		      off
	      NumInputPorts	      "10"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"data in"
		axes2			"valid_in"
		axes3			"ack_input"
		axes4			"commit"
		axes5			"data_out"
		axes6			"valid_out"
		axes7			"ack_output"
		axes8			"ack_cnt"
		axes9			"wr_cnt"
		axes10			"empty"
	      }
	      YMin		      "12000~0~9500~0~15500~-5~-5~-5~-5~-5"
	      YMax		      "13300~1~10500~1~17250~5~5~5~5~5"
	      SaveName		      "ScopeData13"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "buf_debug2"
	      Ports		      [4]
	      Position		      [1685, 320, 1710, 370]
	      Location		      [2, 58, 1914, 1167]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"empty"
		axes2			"ack"
		axes3			"valid out"
		axes4			"int"
	      }
	      YMin		      "0~1~0~-1"
	      YMax		      "1~1~1~1"
	      SaveName		      "ScopeData15"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "negedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [1200, 266, 1235, 284]
	      SourceBlock	      "casper_library/Misc/negedge"
	      SourceType	      "negedge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "negedge2"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [65, 141, 100, 159]
	      SourceBlock	      "casper_library/Misc/negedge"
	      SourceType	      "negedge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rd_cnt"
	      Ports		      [2, 1]
	      Position		      [320, 377, 375, 428]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up/Down"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "rd_wr_debug"
	      Ports		      [3]
	      Position		      [1685, 566, 1710, 604]
	      Location		      [5, 49, 1925, 1105]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"wr_cnt"
		axes2			"rd_cnt"
		axes3			"ack_out"
	      }
	      YMin		      "12000~0~-5"
	      YMax		      "13300~1~5"
	      SaveName		      "ScopeData14"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "set_cnt"
	      Ports		      [3, 2]
	      Position		      [320, 276, 375, 334]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"set_cnt"
		Location		[270, 405, 969, 626]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "set"
		  Position		  [15, 128, 45, 142]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "undo"
		  Position		  [15, 38, 45, 52]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [15, 78, 45, 92]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter4"
		  Ports			  [3, 1]
		  Position		  [250, 44, 300, 96]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "depth_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "on"
		  rst			  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [70, 156, 100, 174]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [165, 57, 190, 73]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [3, 1]
		  Position		  [205, 40, 230, 70]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [3, 1]
		  Position		  [115, 129, 145, 171]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [2, 1]
		  Position		  [330, 111, 375, 164]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "set_cnt"
		  Position		  [415, 133, 445, 147]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cnt"
		  Position		  [340, 63, 370, 77]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "undo"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Counter4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "set"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "set_cnt"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 40; -150, 0]
		    DstBlock		    "Counter4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter4"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Counter4"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "cnt"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "wr_cnt"
	      Ports		      [1, 1]
	      Position		      [1440, 509, 1490, 531]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [915, 413, 945, 427]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [1595, 243, 1625, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wr_ack"
	      Position		      [700, 168, 730, 182]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "full"
	      Position		      [700, 293, 730, 307]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "empty"
	      Position		      [700, 243, 730, 257]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Inverter2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"full"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Dual Port RAM"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -70]
		DstBlock		"Relational1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		Points			[20, 0]
		Branch {
		  Points		  [0, -40]
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"Goto4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      1
	      Points		      [0, -60]
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_cnt"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -25]
		DstBlock		"Goto5"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "commit"
	      SrcPort		      1
	      DstBlock		      "Goto6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      Points		      [0, 0; 0, -5]
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"Logical3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Goto8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "discard"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Goto1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"empty"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out24"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out39"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out25"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out22"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out23"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "ack_cnt"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Gateway Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "wr_cnt"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Gateway Out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From12"
	      SrcPort		      1
	      DstBlock		      "Inverter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out22"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ack"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Goto2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"negedge2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ack_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out23"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "rd_wr_debug"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "rd_wr_debug"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "rd_wr_debug"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From6"
	      SrcPort		      1
	      DstBlock		      "Gateway Out7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out8"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "From7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"valid"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto11"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From11"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, -30]
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[10, 0]
		Branch {
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, 20; 75, 0; 0, -20]
		  DstBlock		  "Register2"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "From10"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out10"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out9"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out12"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out11"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "From14"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From15"
	      SrcPort		      1
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "Gateway Out10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From16"
	      SrcPort		      1
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "Gateway Out12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From13"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From17"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "wr_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From18"
	      SrcPort		      1
	      DstBlock		      "Gateway Out6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From19"
	      SrcPort		      1
	      DstBlock		      "Gateway Out5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From20"
	      SrcPort		      1
	      DstBlock		      "Gateway Out39"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From21"
	      SrcPort		      1
	      DstBlock		      "Gateway Out25"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From22"
	      SrcPort		      1
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From23"
	      SrcPort		      1
	      DstBlock		      "Gateway Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From24"
	      SrcPort		      1
	      DstBlock		      "Gateway Out24"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From25"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From26"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From27"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From28"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"wr_ack"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From29"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -45]
		DstBlock		"Dual Port RAM"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Goto9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From30"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From31"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      Points		      [0, 0; 60, 0]
	      Branch {
		Points			[0, 15]
		DstBlock		"Gateway Out11"
		DstPort			1
	      }
	      Branch {
		Points			[0, -85]
		DstBlock		"Inverter4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "negedge2"
	      SrcPort		      1
	      DstBlock		      "Goto10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter6"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical7"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [5, 0; 0, -15]
	      DstBlock		      "Logical7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical8"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -10]
		DstBlock		"Inverter6"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From33"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From34"
	      SrcPort		      1
	      DstBlock		      "Inverter7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From32"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From35"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical9"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From9"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From8"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "negedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      Points		      [70, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Inverter8"
	      SrcPort		      1
	      Points		      [0, 45]
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "This block does not quite work as you m"
"ight expect:\nThe \"valid\" signal is correctly aligned with the data,\nbut b"
"ecause this block introduces a one-clock-cycle delay,\nthe second ack pulse p"
"roduces null data.\n\nThis is all ok so long as you keep the ACK line high fo"
"r an entire packet length."
	      Position		      [396, 74]
	    }
	    Annotation {
	      Name		      "set until the first ack"
	      Position		      [1234, 381]
	    }
	    Annotation {
	      Name		      "set during the second ack"
	      Position		      [1365, 384]
	    }
	    Annotation {
	      Name		      "If the ack line goes low while there's "
"still valid data on the output,\nthen we need to set the rd addr back one pla"
"ce and blank the next \noutput as invalid."
	      Position		      [1405, 151]
	    }
	    Annotation {
	      Name		      "Dualport ram incurrs delay\nof one cloc"
"k cycle"
	      Position		      [829, 483]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "overflow_cnt"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [450, 555, 550, 585]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_loopback_buf1_overflow_cn"
"t_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "overflows"
	  Ports			  [1, 1]
	  Position		  [395, 560, 430, 580]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "off"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_eof_0"
	  Ports			  [3, 1]
	  Position		  [405, 154, 430, 186]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [785, 98, 815, 112]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [785, 133, 815, 147]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ip_addr"
	  Position		  [300, 353, 330, 367]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof_out"
	  Position		  [785, 58, 815, 72]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "discard_out"
	  Position		  [400, 483, 430, 497]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "buf_over"
	  Position		  [400, 523, 430, 537]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "buf_empt"
	  Position		  [400, 608, 430, 622]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ack_in"
	  Position		  [715, 168, 745, 182]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "discard"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "data_FWFT"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "valid_eof_0"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Inverter1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "discard_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "buf_empt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  Points		  [0, 0; 65, 0]
	  Branch {
	    DstBlock		    "buf_over"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "overflows"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  4
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "Goto5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Reinterpret"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "valid_eof_0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      DstBlock		      "Goto8"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "data_FWFT"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  3
	  DstBlock		  "ack_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_eof_0"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [0, 5]
	    Branch {
	      DstBlock		      "Goto4"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "data_FWFT"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, -75]
	    DstBlock		    "Convert"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "buf_eof3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "buf_data3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  2
	  Points		  [70, 0]
	  Branch {
	    DstBlock		    "Goto11"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "valid"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "ip_addr"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto13"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "overflows"
	  SrcPort		  1
	  DstBlock		  "overflow_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out24"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out22"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out23"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out25"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out39"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out41"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out40"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  5
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "buf_data3"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Goto9"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "dout"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "buf_eof3"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Goto12"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "eof_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  DstBlock		  "Gateway Out40"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  DstBlock		  "Gateway Out41"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "Gateway Out39"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From14"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out25"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out24"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out22"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From26"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "buf_debug"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "From21"
	  SrcPort		  1
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "my_ip"
	  SrcPort		  1
	  DstBlock		  "Goto10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ack"
	  SrcPort		  1
	  DstBlock		  "Goto14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "eof"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "valid_eof_0"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Logical2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "dest_ip"
	  SrcPort		  1
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Annotation {
	  Name			  "Only take packets transmitted\nto my own IP"
" address"
	  Position		  [115, 240]
	}
	Annotation {
	  Name			  "MUX TWO PACKET STREAMS\nIncomming data is b"
"uffered and only stored if it is commited (valid EOF).\nIf a discard command "
"is received, the data is flushed."
	  Position		  [1035, 247]
	}
	Annotation {
	  Name			  " THE ACK LINE MUST REMAIN HIGH EVEN WHEN VA"
"LID GOES LOW FOR FULL-SPEED READOUT.\n\nThis is fine for the intended purpose"
":\nWe read out a full packet at a time, ensuring that ack stays high until EO"
"F is received.\n\nThe first packet read out will have the wrong length. (the "
"first output word will be duplicated)"
	  Position		  [1456, 93]
	  DropShadow		  on
	}
	Annotation {
	  Name			  " PACKET LENGTH SHOULD NOT BE LESS THAN 3 WO"
"RDS"
	  Position		  [1446, 198]
	  DropShadow		  on
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "loopback_mux0"
      Ports		      [9, 9]
      Position		      [1005, 271, 1095, 479]
      AttributesFormatString  "Payload Len: 32"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Timeout (clock cycles, 2^?)|Expected payload le"
"ngth (in 64bit words)"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "timeout_bits=@1;payload_len=@2;"
      MaskInitialization      "fmtstr = sprintf('Payload Len: %i', payload_len"
");\nset_param(gcb, 'AttributesFormatString', fmtstr);\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "27|32"
      MaskTabNameString	      ","
      System {
	Name			"loopback_mux0"
	Location		[2, 74, 1910, 1086]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [40, 633, 70, 647]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "gbe_din"
	  Position		  [40, 133, 70, 147]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "gbe_valid"
	  Position		  [40, 203, 70, 217]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "gbe_ip"
	  Position		  [40, 273, 70, 287]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "gbe_eof"
	  Position		  [40, 493, 70, 507]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "loop_din"
	  Position		  [40, 98, 70, 112]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "loop_valid"
	  Position		  [40, 168, 70, 182]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "loop_ip"
	  Position		  [40, 238, 70, 252]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "loop_eof"
	  Position		  [40, 363, 70, 377]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [2, 1]
	  Position		  [1100, 199, 1150, 266]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat7"
	  Ports			  [10, 1]
	  Position		  [1085, 326, 1125, 559]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "10"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [535, 733, 565, 747]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [535, 753, 565, 767]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  Ports			  [0, 1]
	  Position		  [535, 903, 565, 917]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant34"
	  Position		  [35, 670, 65, 700]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  Ports			  [0, 1]
	  Position		  [535, 923, 565, 937]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [1685, 181, 1710, 199]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [95, 635, 115, 645]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert10"
	  Ports			  [1, 1]
	  Position		  [90, 494, 105, 506]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert11"
	  Ports			  [1, 1]
	  Position		  [1605, 139, 1625, 151]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert12"
	  Ports			  [1, 1]
	  Position		  [1605, 374, 1625, 386]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert13"
	  Ports			  [1, 1]
	  Position		  [1600, 574, 1620, 586]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert14"
	  Ports			  [1, 1]
	  Position		  [715, 493, 735, 507]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert15"
	  Ports			  [1, 1]
	  Position		  [1040, 449, 1060, 461]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert16"
	  Ports			  [1, 1]
	  Position		  [1040, 474, 1060, 486]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert17"
	  Ports			  [1, 1]
	  Position		  [1040, 499, 1060, 511]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert18"
	  Ports			  [1, 1]
	  Position		  [1040, 524, 1060, 536]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert19"
	  Ports			  [1, 1]
	  Position		  [1040, 549, 1060, 561]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [1040, 374, 1060, 386]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert20"
	  Ports			  [1, 1]
	  Position		  [1685, 296, 1710, 314]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [85, 169, 105, 181]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [85, 204, 105, 216]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert5"
	  Ports			  [1, 1]
	  Position		  [90, 364, 105, 376]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert6"
	  Ports			  [1, 1]
	  Position		  [1605, 24, 1625, 36]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert7"
	  Ports			  [1, 1]
	  Position		  [1040, 399, 1060, 411]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert8"
	  Ports			  [1, 1]
	  Position		  [1040, 424, 1060, 436]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert9"
	  Ports			  [1, 1]
	  Position		  [715, 398, 735, 412]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [185, 735, 225, 765]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "timeout_bits+1"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter1"
	  Ports			  [2, 1]
	  Position		  [585, 777, 625, 808]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "27"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter2"
	  Ports			  [1, 1]
	  Position		  [245, 909, 285, 941]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "timeout_bits+1"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [2, 1]
	  Position		  [580, 952, 620, 983]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "27"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter4"
	  Ports			  [2, 1]
	  Position		  [235, 542, 275, 573]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "27"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter5"
	  Ports			  [2, 1]
	  Position		  [240, 407, 280, 438]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "27"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [645, 785, 665, 805]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay10"
	  Ports			  [1, 1]
	  Position		  [100, 560, 120, 580]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay11"
	  Ports			  [1, 1]
	  Position		  [100, 410, 120, 430]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay12"
	  Ports			  [1, 1]
	  Position		  [100, 425, 120, 445]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay13"
	  Ports			  [1, 1]
	  Position		  [1595, 470, 1615, 490]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay14"
	  Ports			  [1, 1]
	  Position		  [1595, 490, 1615, 510]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay15"
	  Ports			  [1, 1]
	  Position		  [1595, 510, 1615, 530]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay16"
	  Ports			  [1, 1]
	  Position		  [1150, 115, 1170, 135]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay17"
	  Ports			  [1, 1]
	  Position		  [1520, 155, 1535, 175]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay18"
	  Ports			  [1, 1]
	  Position		  [1520, 205, 1535, 225]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [640, 960, 660, 980]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [305, 675, 325, 695]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [305, 695, 325, 715]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay41"
	  Ports			  [1, 1]
	  Position		  [1220, 435, 1240, 455]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay42"
	  Ports			  [1, 1]
	  Position		  [1220, 465, 1240, 485]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay43"
	  Ports			  [1, 1]
	  Position		  [1220, 495, 1240, 515]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [185, 420, 205, 440]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [300, 415, 320, 435]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  Ports			  [1, 1]
	  Position		  [180, 555, 200, 575]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  Ports			  [1, 1]
	  Position		  [295, 550, 315, 570]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay9"
	  Ports			  [1, 1]
	  Position		  [100, 545, 120, 565]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  on
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [1535, 573, 1585, 587]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  Position		  [725, 108, 805, 122]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  Position		  [730, 188, 810, 202]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  Position		  [85, 743, 160, 757]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  Position		  [730, 153, 805, 167]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From14"
	  Position		  [245, 218, 330, 232]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From15"
	  Position		  [330, 143, 380, 157]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "pkt_rdy"
	}
	Block {
	  BlockType		  From
	  Name			  "From16"
	  Position		  [370, 883, 430, 897]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From17"
	  Position		  [725, 54, 805, 66]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From18"
	  Position		  [730, 133, 805, 147]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From19"
	  Position		  [1550, 43, 1620, 57]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [1565, 278, 1615, 292]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From20"
	  Position		  [1550, 63, 1625, 77]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From21"
	  Position		  [1570, 692, 1645, 708]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From22"
	  Position		  [520, 778, 570, 792]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From23"
	  Position		  [1570, 663, 1645, 677]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From24"
	  Position		  [1180, 842, 1250, 858]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From25"
	  Position		  [1180, 717, 1250, 733]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From26"
	  Position		  [1180, 743, 1255, 757]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From27"
	  Position		  [1180, 768, 1255, 782]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From28"
	  Position		  [1180, 793, 1260, 807]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From29"
	  Position		  [1180, 818, 1230, 832]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "pkt_rdy"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [1540, 23, 1590, 37]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From30"
	  Position		  [360, 178, 410, 192]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_int"
	}
	Block {
	  BlockType		  From
	  Name			  "From31"
	  Position		  [1180, 868, 1230, 882]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_int"
	}
	Block {
	  BlockType		  From
	  Name			  "From32"
	  Position		  [1180, 893, 1260, 907]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From33"
	  Position		  [330, 128, 415, 142]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From34"
	  Position		  [1570, 678, 1645, 692]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loopback_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From35"
	  Position		  [1525, 473, 1575, 487]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From36"
	  Position		  [525, 413, 610, 427]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From37"
	  Position		  [1565, 298, 1625, 312]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From38"
	  Position		  [1565, 318, 1625, 332]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From39"
	  Position		  [550, 398, 610, 412]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [1535, 593, 1585, 607]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From40"
	  Position		  [525, 508, 610, 522]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From41"
	  Position		  [550, 493, 610, 507]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From42"
	  Position		  [245, 233, 330, 247]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From43"
	  Position		  [1180, 918, 1260, 932]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From44"
	  Position		  [1540, 138, 1590, 152]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From45"
	  Position		  [1535, 613, 1585, 627]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From46"
	  Position		  [1420, 188, 1500, 202]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From47"
	  Position		  [1420, 238, 1500, 252]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From48"
	  Position		  [975, 208, 1035, 222]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From49"
	  Position		  [975, 243, 1035, 257]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [725, 73, 800, 87]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loopback_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From50"
	  Position		  [1180, 943, 1240, 957]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From51"
	  Position		  [1180, 968, 1240, 982]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From52"
	  Position		  [1550, 393, 1620, 407]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From53"
	  Position		  [1550, 413, 1625, 427]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From54"
	  Position		  [1540, 373, 1590, 387]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From55"
	  Position		  [1420, 158, 1500, 172]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From56"
	  Position		  [1670, 863, 1720, 877]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_int"
	}
	Block {
	  BlockType		  From
	  Name			  "From57"
	  Position		  [1670, 888, 1720, 902]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From58"
	  Position		  [1670, 913, 1720, 927]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From59"
	  Position		  [1670, 938, 1720, 952]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [725, 93, 805, 107]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From60"
	  Position		  [1670, 788, 1730, 802]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From61"
	  Position		  [1670, 813, 1730, 827]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From62"
	  Position		  [1670, 838, 1720, 852]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "pkt_rdy"
	}
	Block {
	  BlockType		  From
	  Name			  "From63"
	  Position		  [245, 248, 325, 262]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From64"
	  Position		  [245, 263, 325, 277]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From65"
	  Position		  [1420, 208, 1500, 222]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From66"
	  Position		  [515, 953, 565, 967]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From67"
	  Position		  [180, 538, 215, 552]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From68"
	  Position		  [40, 478, 120, 492]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From69"
	  Position		  [40, 348, 120, 362]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  Position		  [150, 917, 220, 933]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From70"
	  Position		  [730, 173, 810, 187]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From71"
	  Position		  [1150, 498, 1200, 512]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_int"
	}
	Block {
	  BlockType		  From
	  Name			  "From72"
	  Position		  [1410, 778, 1500, 792]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loopback_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From73"
	  Position		  [1410, 803, 1500, 817]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From74"
	  Position		  [1410, 828, 1485, 842]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From75"
	  Position		  [1410, 853, 1485, 867]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "pkt_rdy"
	}
	Block {
	  BlockType		  From
	  Name			  "From76"
	  Position		  [1410, 878, 1490, 892]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From77"
	  Position		  [1410, 903, 1490, 917]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From78"
	  Position		  [1410, 928, 1460, 942]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_int"
	}
	Block {
	  BlockType		  From
	  Name			  "From79"
	  Position		  [1150, 468, 1200, 482]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  Position		  [1420, 173, 1500, 187]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From80"
	  Position		  [925, 398, 1005, 412]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_int"
	}
	Block {
	  BlockType		  From
	  Name			  "From81"
	  Position		  [1525, 493, 1575, 507]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From82"
	  Position		  [1525, 513, 1575, 527]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_int"
	}
	Block {
	  BlockType		  From
	  Name			  "From83"
	  Position		  [925, 423, 1010, 437]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From84"
	  Position		  [925, 448, 1010, 462]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From85"
	  Position		  [925, 473, 1005, 487]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From86"
	  Position		  [925, 323, 985, 337]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From87"
	  Position		  [925, 348, 985, 362]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From88"
	  Position		  [925, 373, 975, 387]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "pkt_rdy"
	}
	Block {
	  BlockType		  From
	  Name			  "From89"
	  Position		  [925, 498, 1005, 512]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  Position		  [1420, 223, 1500, 237]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From90"
	  Position		  [925, 523, 1005, 537]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From91"
	  Position		  [925, 548, 1015, 562]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loopback_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From92"
	  Position		  [370, 713, 430, 727]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From93"
	  Position		  [1570, 708, 1645, 722]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From94"
	  Position		  [185, 403, 220, 417]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "rst"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [1285, 864, 1340, 886]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out10"
	  Ports			  [1, 1]
	  Position		  [1285, 714, 1340, 736]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out11"
	  Ports			  [1, 1]
	  Position		  [1285, 739, 1340, 761]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out12"
	  Ports			  [1, 1]
	  Position		  [1285, 764, 1340, 786]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out13"
	  Ports			  [1, 1]
	  Position		  [1285, 789, 1340, 811]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out14"
	  Ports			  [1, 1]
	  Position		  [1285, 814, 1340, 836]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out15"
	  Ports			  [1, 1]
	  Position		  [1525, 799, 1580, 821]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out16"
	  Ports			  [1, 1]
	  Position		  [1525, 824, 1580, 846]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out17"
	  Ports			  [1, 1]
	  Position		  [1525, 849, 1580, 871]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out18"
	  Ports			  [1, 1]
	  Position		  [1740, 884, 1795, 906]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out19"
	  Ports			  [1, 1]
	  Position		  [1740, 909, 1795, 931]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [1285, 889, 1340, 911]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out20"
	  Ports			  [1, 1]
	  Position		  [1740, 934, 1795, 956]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out21"
	  Ports			  [1, 1]
	  Position		  [1285, 839, 1340, 861]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out22"
	  Ports			  [1, 1]
	  Position		  [1740, 784, 1795, 806]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out23"
	  Ports			  [1, 1]
	  Position		  [1740, 809, 1795, 831]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out24"
	  Ports			  [1, 1]
	  Position		  [1740, 834, 1795, 856]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out25"
	  Ports			  [1, 1]
	  Position		  [1740, 859, 1795, 881]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [1285, 914, 1340, 936]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [1285, 939, 1340, 961]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [1285, 964, 1340, 986]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [1525, 874, 1580, 896]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  Ports			  [1, 1]
	  Position		  [1525, 899, 1580, 921]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out8"
	  Ports			  [1, 1]
	  Position		  [1525, 924, 1580, 946]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out9"
	  Ports			  [1, 1]
	  Position		  [1525, 774, 1580, 796]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  Position		  [140, 634, 185, 646]
	  ShowName		  off
	  GotoTag		  "rst"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  Position		  [655, 722, 720, 738]
	  ShowName		  off
	  GotoTag		  "loopback_rst"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  Position		  [615, 179, 685, 191]
	  ShowName		  off
	  GotoTag		  "loop_out_sel"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto12"
	  Position		  [815, 398, 880, 412]
	  ShowName		  off
	  GotoTag		  "gbe_rd_hdr"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto13"
	  Position		  [245, 359, 290, 371]
	  ShowName		  off
	  GotoTag		  "loop_eof"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  Position		  [815, 493, 880, 507]
	  ShowName		  off
	  GotoTag		  "loop_rd_hdr"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto15"
	  Position		  [125, 274, 170, 286]
	  ShowName		  off
	  GotoTag		  "gbe_ip"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto16"
	  Position		  [1080, 72, 1150, 88]
	  ShowName		  off
	  GotoTag		  "loop_mcnt"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto17"
	  Position		  [615, 197, 685, 213]
	  ShowName		  off
	  GotoTag		  "gbe_out_sel"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto18"
	  Position		  [1085, 152, 1155, 168]
	  ShowName		  off
	  GotoTag		  "gbe_mcnt"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto19"
	  Position		  [995, 47, 1065, 63]
	  ShowName		  off
	  GotoTag		  "loop_hdr"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  Position		  [125, 239, 170, 251]
	  ShowName		  off
	  GotoTag		  "loop_ip"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto20"
	  Position		  [995, 172, 1065, 188]
	  ShowName		  off
	  GotoTag		  "gbe_hdr"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto21"
	  Position		  [650, 892, 715, 908]
	  ShowName		  off
	  GotoTag		  "gbe_rst"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto22"
	  Position		  [1740, 149, 1785, 161]
	  ShowName		  off
	  GotoTag		  "valid_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto23"
	  Position		  [245, 489, 290, 501]
	  ShowName		  off
	  GotoTag		  "gbe_eof"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto24"
	  Position		  [1730, 647, 1800, 663]
	  ShowName		  off
	  GotoTag		  "loop_ack"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  Position		  [125, 169, 170, 181]
	  ShowName		  off
	  GotoTag		  "loop_in_valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  Position		  [125, 204, 170, 216]
	  ShowName		  off
	  GotoTag		  "gbe_in_valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [1200, 119, 1245, 131]
	  ShowName		  off
	  GotoTag		  "pkt_rdy"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  Position		  [95, 99, 140, 111]
	  ShowName		  off
	  GotoTag		  "loop_din"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto7"
	  Position		  [95, 134, 140, 146]
	  ShowName		  off
	  GotoTag		  "gbe_din"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  Position		  [1730, 737, 1800, 753]
	  ShowName		  off
	  GotoTag		  "gbe_ack"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  Position		  [1735, 279, 1780, 291]
	  ShowName		  off
	  GotoTag		  "eof_int"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [345, 220, 365, 230]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  Ports			  [1, 1]
	  Position		  [760, 396, 790, 414]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter3"
	  Ports			  [1, 1]
	  Position		  [560, 196, 590, 214]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter4"
	  Ports			  [1, 1]
	  Position		  [760, 491, 790, 509]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter5"
	  Ports			  [1, 1]
	  Position		  [345, 235, 365, 245]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter6"
	  Ports			  [1, 1]
	  Position		  [1520, 188, 1545, 202]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter7"
	  Ports			  [1, 1]
	  Position		  [1520, 238, 1545, 252]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [140, 413, 165, 442]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "XOR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical10"
	  Ports			  [3, 1]
	  Position		  [1590, 160, 1615, 200]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical11"
	  Ports			  [2, 1]
	  Position		  [430, 128, 455, 157]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical13"
	  Ports			  [2, 1]
	  Position		  [1670, 693, 1695, 722]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical14"
	  Ports			  [2, 1]
	  Position		  [140, 478, 165, 507]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical15"
	  Ports			  [2, 1]
	  Position		  [140, 348, 165, 377]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical16"
	  Ports			  [2, 1]
	  Position		  [360, 903, 385, 932]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical17"
	  Ports			  [2, 1]
	  Position		  [140, 548, 165, 577]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "XOR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [830, 173, 855, 202]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical3"
	  Ports			  [2, 1]
	  Position		  [1670, 663, 1695, 692]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical4"
	  Ports			  [2, 1]
	  Position		  [360, 728, 385, 757]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical5"
	  Ports			  [2, 1]
	  Position		  [830, 93, 855, 122]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical6"
	  Ports			  [2, 1]
	  Position		  [430, 175, 455, 215]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical7"
	  Ports			  [3, 1]
	  Position		  [1590, 210, 1615, 250]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical9"
	  Ports			  [4, 1]
	  Position		  [385, 216, 410, 279]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [1645, 17, 1670, 83]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [1645, 157, 1670, 223]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [1645, 272, 1670, 338]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  Ports			  [3, 1]
	  Position		  [1645, 567, 1670, 633]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux6"
	  Ports			  [3, 1]
	  Position		  [1645, 367, 1670, 433]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux7"
	  Ports			  [4, 1]
	  Position		  [585, 693, 610, 767]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux8"
	  Ports			  [4, 1]
	  Position		  [585, 863, 610, 937]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [3, 1]
	  Position		  [455, 697, 495, 743]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  Ports			  [3, 1]
	  Position		  [650, 380, 695, 430]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register3"
	  Ports			  [3, 1]
	  Position		  [650, 475, 695, 525]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register4"
	  Ports			  [3, 1]
	  Position		  [455, 867, 495, 913]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [1070, 105, 1120, 140]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a<b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [1695, 371, 1725, 389]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "48"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice10"
	  Ports			  [1, 1]
	  Position		  [305, 917, 335, 933]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice11"
	  Ports			  [1, 1]
	  Position		  [1035, 348, 1060, 362]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "12"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice12"
	  Ports			  [1, 1]
	  Position		  [230, 698, 255, 712]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [1055, 208, 1080, 222]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [1695, 406, 1725, 424]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [1055, 243, 1080, 257]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  Ports			  [1, 1]
	  Position		  [230, 678, 255, 692]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  Ports			  [1, 1]
	  Position		  [245, 742, 275, 758]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice7"
	  Ports			  [1, 1]
	  Position		  [1005, 73, 1030, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "48"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice8"
	  Ports			  [1, 1]
	  Position		  [1005, 153, 1030, 167]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "48"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [1035, 323, 1060, 337]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "12"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem15"
	  Ports			  [3, 2]
	  Position		  [1645, 471, 1695, 529]
	  ShowName		  off
	  AttributesFormatString  "Payload Length: 32"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "payload_len"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "payload_len=@1;"
	  MaskInitialization	  "fmtstr = sprintf('Payload Length: %d', payl"
"oad_len);\nset_param(gcb, 'AttributesFormatString', fmtstr);\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "payload_len"
	  System {
	    Name		    "Subsystem15"
	    Location		    [2, 74, 1910, 1086]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [30, 38, 60, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [30, 73, 60, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "eof"
	      Position		      [30, 103, 60, 117]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [430, 43, 455, 57]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "payload_len -1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [80, 70, 95, 90]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay15"
	      Ports		      [1, 1]
	      Position		      [80, 35, 95, 55]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [80, 100, 95, 120]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      Position		      [245, 34, 285, 46]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From15"
	      Position		      [595, 34, 635, 46]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rst"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      Position		      [245, 59, 285, 71]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "eof"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      Position		      [745, 129, 785, 141]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      Position		      [745, 154, 785, 166]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "eof"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out23"
	      Ports		      [1, 1]
	      Position		      [800, 124, 855, 146]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out24"
	      Ports		      [1, 1]
	      Position		      [800, 149, 855, 171]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out25"
	      Ports		      [1, 1]
	      Position		      [800, 174, 855, 196]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out26"
	      Ports		      [1, 1]
	      Position		      [800, 199, 855, 221]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out27"
	      Ports		      [1, 1]
	      Position		      [800, 224, 855, 246]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto1"
	      Position		      [115, 38, 185, 52]
	      ShowName		      off
	      GotoTag		      "rst"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto2"
	      Position		      [115, 73, 185, 87]
	      ShowName		      off
	      GotoTag		      "we"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto3"
	      Position		      [115, 103, 185, 117]
	      ShowName		      off
	      GotoTag		      "eof"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [555, 39, 580, 66]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [335, 39, 360, 66]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [475, 38, 520, 82]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a!=b"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope2"
	      Ports		      [5]
	      Position		      [885, 124, 920, 246]
	      Location		      [-3, 41, 1917, 1097]
	      Open		      off
	      NumInputPorts	      "5"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"we"
		axes2			"eof"
		axes3			"payload_cnt"
		axes4			"payload_not_correct"
		axes5			"err_cnt"
	      }
	      TimeRange		      "10000"
	      YMin		      "0~0~0~0~-1"
	      YMax		      "5000~1~3~1~1"
	      SaveName		      "ScopeData2"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "payload_cnt1"
	      Ports		      [2, 1]
	      Position		      [660, 30, 690, 65]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "0"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "payload_cnt2"
	      Ports		      [2, 1]
	      Position		      [385, 50, 415, 85]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "8"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "0"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "err_cnt"
	      Position		      [715, 43, 745, 57]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "err"
	      Position		      [635, 78, 665, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "payload_cnt1"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"err_cnt"
		DstPort			1
	      }
	      Branch {
		Points			[0, 185]
		DstBlock		"Gateway Out27"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "Delay15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From15"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "payload_cnt1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "eof"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [0, -5; 5, 0]
	      Branch {
		DstBlock		"payload_cnt2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -35; 160, 0; 0, 30]
		DstBlock		"Logical1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "payload_cnt2"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Relational"
		DstPort			2
	      }
	      Branch {
		Points			[0, 115]
		DstBlock		"Gateway Out25"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      Points		      [0, 5; 20, 0]
	      Branch {
		DstBlock		"Logical2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		DstBlock		"payload_cnt2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 150]
		DstBlock		"Gateway Out26"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"payload_cnt1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 30]
		DstBlock		"err"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out23"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out24"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out25"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out26"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out27"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      DstBlock		      "Gateway Out23"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      DstBlock		      "Gateway Out24"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay15"
	      SrcPort		      1
	      DstBlock		      "Goto1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Goto2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "Goto3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_invalid_eof"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [330, 545, 430, 575]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "b_2x_8a_r310_a_loopback_mux0_gbe_invalid_eo"
"f_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_mcnt"
	  Ports			  [3, 1]
	  Position		  [925, 133, 965, 187]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_timeouts"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [700, 955, 800, 985]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "b_2x_8a_r310_a_loopback_mux0_gbe_timeouts_u"
"ser_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "in_sel"
	  Ports			  [2, 1]
	  Position		  [480, 157, 525, 208]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "loop_invalid_eof"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [335, 410, 435, 440]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "b_2x_8a_r310_a_loopback_mux0_loop_invalid_e"
"of_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "loop_mcnt"
	  Ports			  [3, 1]
	  Position		  [925, 50, 965, 110]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "loop_timeouts"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [700, 780, 800, 810]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "b_2x_8a_r310_a_loopback_mux0_loop_timeouts_"
"user_data_in"
	}
	Block {
	  BlockType		  Scope
	  Name			  "loopback_mux_debug"
	  Ports			  [11]
	  Position		  [1365, 717, 1400, 983]
	  Location		  [5, 49, 1926, 1106]
	  Open			  off
	  NumInputPorts		  "11"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "loop_din"
	    axes2		    "gbe_din"
	    axes3		    "loop_in_valid"
	    axes4		    "gbe_in_valid"
	    axes5		    "pkt_rdy"
	    axes6		    "gbe_out_sel"
	    axes7		    "eof_int"
	    axes8		    "loop_rd_hdr"
	    axes9		    "gbe_rd_hdr"
	    axes10		    "loop_mcnt"
	    axes11		    "gbe_mcnt"
	  }
	  YMin			  "300~190.95~0~0.95~0.95~-1~-1~-1~-5~-5~-5"
	  YMax			  "525~211.05~1~1.05~1.05~1~1~1~5~5~5"
	  SaveName		  "ScopeData7"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mcnt"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1170, 220, 1270, 250]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "b_2x_8a_r310_a_loopback_mux0_mcnt_user_data"
"_in"
	}
	Block {
	  BlockType		  Scope
	  Name			  "mcnt_verify"
	  Ports			  [7]
	  Position		  [1815, 783, 1840, 957]
	  Location		  [5, 49, 1925, 1105]
	  Open			  off
	  NumInputPorts		  "7"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "loop_mcnt"
	    axes2		    "gbe_mcnt"
	    axes3		    "pkt_rdy"
	    axes4		    "EOF_int"
	    axes5		    "loop_valid"
	    axes6		    "gbe_valid"
	    axes7		    "gbe_out_sel"
	  }
	  YMin			  "300~190.95~0~-5~-5~-5~-5"
	  YMax			  "525~211.05~1~5~5~5~5"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge1"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [460, 791, 495, 809]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge2"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [460, 966, 495, 984]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge3"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [185, 356, 220, 374]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge4"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [185, 486, 220, 504]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "rst_ctl"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [80, 670, 180, 700]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "b_2x_8a_r310_a_loopback_mux0_rst_ctl_user_d"
"ata_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rx_err_cnt"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1740, 470, 1840, 500]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "b_2x_8a_r310_a_loopback_mux0_rx_err_cnt_use"
"r_data_in"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "snap"
	  Ports			  [3]
	  Position		  [1295, 431, 1340, 519]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Number of Samples (2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "nsamples=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "12"
	  System {
	    Name		    "snap"
	    Location		    [2, 74, 1400, 620]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [245, 182, 280, 198]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [245, 258, 275, 272]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      Position		      [240, 338, 270, 352]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [275, 362, 310, 378]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [275, 282, 310, 298]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [525, 360, 555, 390]
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [625, 334, 665, 356]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "1"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [685, 422, 705, 438]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      on
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [685, 179, 710, 201]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [685, 402, 705, 418]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      Ports		      [1, 1]
	      Position		      [685, 254, 710, 276]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      Ports		      [1, 1]
	      Position		      [685, 309, 710, 331]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      Ports		      [1, 1]
	      Position		      [685, 334, 710, 356]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [1255, 143, 1285, 157]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out10"
	      Ports		      [1, 1]
	      Position		      [1255, 23, 1285, 37]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [1255, 43, 1285, 57]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      Ports		      [1, 1]
	      Position		      [1255, 103, 1285, 117]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out7"
	      Ports		      [1, 1]
	      Position		      [1255, 123, 1285, 137]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out8"
	      Ports		      [1, 1]
	      Position		      [1255, 83, 1285, 97]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out9"
	      Ports		      [1, 1]
	      Position		      [1255, 63, 1285, 77]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [360, 358, 380, 372]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [395, 337, 425, 373]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [530, 308, 565, 332]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [3, 1]
	      Position		      [800, 403, 825, 447]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [800, 330, 825, 365]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [325, 227, 340, 303]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [325, 307, 340, 383]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      DiscretePulseGenerator
	      Name		      "Pulse\nGenerator1"
	      Ports		      [0, 1]
	      Position		      [15, 442, 40, 468]
	      Period		      "4196"
	      PulseWidth	      "2"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [3, 1]
	      Position		      [895, 325, 940, 375]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [1070, 430, 1115, 480]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [3, 1]
	      Position		      [450, 304, 500, 346]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [380, 182, 410, 198]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [730, 331, 780, 389]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>=b"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope2"
	      Ports		      [7]
	      Position		      [1305, 21, 1340, 159]
	      Location		      [5, 49, 1925, 1106]
	      Open		      off
	      NumInputPorts	      "7"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"trig_in"
		axes2			"valid trigger"
		axes3			"trigger locked"
		axes4			"delayed trigger"
		axes5			"arm"
		axes6			"disable captures"
		axes7			"addr"
	      }
	      YMin		      "2.72014e+008~0~0~-5~-5~-5~-5"
	      YMax		      "3.00648e+008~110~1~5~5~5~5"
	      SaveName		      "ScopeData3"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [1145, 440, 1245, 470]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "b_2x_8a_r310_a_loopback_mux0_snap_addr_"
"user_data_in"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [1125, 161, 1205, 219]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Unsigned"
	      addr_width	      "nsamples"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ctrl"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [70, 440, 170, 470]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "b_2x_8a_r310_a_loopback_mux0_snap_ctrl_"
"user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "enable"
	      Ports		      [1, 1]
	      Position		      [195, 441, 230, 469]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "freeze_cntr"
	      Ports		      [2, 3]
	      Position		      [970, 257, 1010, 293]
	      SourceBlock	      "casper_library/Misc/freeze_cntr"
	      SourceType	      "freeze_cntr"
	      ShowPortLabels	      on
	      CounterBits	      "nsamples"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [300, 446, 335, 464]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "trig1"
	      Ports		      [1, 1]
	      Position		      [195, 306, 230, 334]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "trig_offset"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [570, 360, 670, 390]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "b_2x_8a_r310_a_loopback_mux0_snap_trig_"
"offset_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "valid"
	      Ports		      [1, 1]
	      Position		      [195, 221, 230, 249]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, 175]
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[50, 0; 0, -95]
		DstBlock		"bram"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [10, 0; 0, -65]
	      Branch {
		Points			[0, -155]
		DstBlock		"Gateway Out7"
		DstPort			1
	      }
	      Branch {
		DstBlock		"freeze_cntr"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Logical1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -315]
		DstBlock		"Gateway Out10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "valid"
	      SrcPort		      1
	      Points		      [75, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "trig1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [245, 0]
	      Branch {
		DstBlock		"Delay5"
		DstPort			1
	      }
	      Branch {
		Points			[0, 85]
		DstBlock		"Counter"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	      Branch {
		Points			[90, 0]
		Branch {
		  DstBlock		  "Register2"
		  DstPort		  2
		}
		Branch {
		  Points		  [225, 0]
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "Delay4"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [10, 0]
		    Branch {
		    Points		    [45, 0]
		    Branch {
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Delay2"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "ctrl"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -135]
		Branch {
		  DstBlock		  "trig1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "valid"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"enable"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0]
	      Branch {
		Points			[10, 0]
		Branch {
		  Points		  [0, 195]
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Branch {
		  Points		  [70, 0]
		  DstBlock		  "bram"
		  DstPort		  3
		}
	      }
	      Branch {
		Points			[0, -125]
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "enable"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"Register"
		DstPort			2
	      }
	      Branch {
		Points			[0, -100; -260, 0; 0, -160]
		DstBlock		"Gateway Out8"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 0, -15]
	      Branch {
		Points			[0, -30]
		Branch {
		  DstBlock		  "Register2"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -20]
		  Branch {
		    Points		    [85, 0]
		    Branch {
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [95, 0]
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, -240]
		    DstBlock		    "Gateway Out5"
		    DstPort		    1
		  }
		}
	      }
	      Branch {
		DstBlock		"Register2"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [45, 0; 0, -60]
	      Branch {
		DstBlock		"Register"
		DstPort			3
	      }
	      Branch {
		Points			[0, -30]
		Branch {
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -105; -275, 0; 0, -120]
		  DstBlock		  "Gateway Out6"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "trig_offset"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "trig_offset"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -250]
		DstBlock		"Gateway Out9"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Delay7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Logical3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      Points		      [70, 0]
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out9"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out8"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out10"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out7"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Pulse\nGenerator1"
	      SrcPort		      1
	      DstBlock		      "ctrl"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "could not route with \nbrams size2^14 "
	      Position		      [1241, 326]
	    }
	  }
	}
	Block {
	  BlockType		  Scope
	  Name			  "supervisor_debug"
	  Ports			  [7]
	  Position		  [1600, 773, 1625, 947]
	  Location		  [1, 45, 1913, 1093]
	  Open			  off
	  NumInputPorts		  "7"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "loopback_rst"
	    axes2		    "gbe_rst"
	    axes3		    "gbe_out_sel"
	    axes4		    "pkt_rdy"
	    axes5		    "gbe_rd_hdr"
	    axes6		    "loop_rd_hdr"
	    axes7		    "eof_int"
	  }
	  YMin			  "300~190.95~0~-5~-5~-5~-5"
	  YMax			  "525~211.05~1~5~5~5~5"
	  SaveName		  "ScopeData18"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [1740, 43, 1770, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [1740, 183, 1770, 197]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  Position		  [1740, 298, 1770, 312]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "mcnt_out"
	  Position		  [1740, 373, 1770, 387]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ant_out"
	  Position		  [1740, 408, 1770, 422]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "flag"
	  Position		  [1740, 508, 1770, 522]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ip"
	  Position		  [1740, 593, 1770, 607]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "loop_ack"
	  Position		  [1740, 673, 1770, 687]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "gbe_ack"
	  Position		  [1740, 703, 1770, 717]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "Convert20"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_valid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "loop_valid"
	  SrcPort		  1
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "valid"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto22"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  DstBlock		  "mcnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert6"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Convert6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out12"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out13"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out14"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out21"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  DstBlock		  "Goto4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  DstBlock		  "Delay16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "loop_din"
	  SrcPort		  1
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_din"
	  SrcPort		  1
	  DstBlock		  "Goto7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From19"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From20"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From26"
	  SrcPort		  1
	  DstBlock		  "Gateway Out11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From25"
	  SrcPort		  1
	  DstBlock		  "Gateway Out10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From27"
	  SrcPort		  1
	  DstBlock		  "Gateway Out12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From28"
	  SrcPort		  1
	  DstBlock		  "Gateway Out13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From24"
	  SrcPort		  1
	  DstBlock		  "Gateway Out21"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From29"
	  SrcPort		  1
	  DstBlock		  "Gateway Out14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "From31"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From32"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "From37"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "loop_eof"
	  SrcPort		  1
	  DstBlock		  "Convert5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_eof"
	  SrcPort		  1
	  DstBlock		  "Convert10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From38"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "From43"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From44"
	  SrcPort		  1
	  DstBlock		  "Convert11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert11"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "loop_ip"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_ip"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From45"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Convert13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From48"
	  SrcPort		  1
	  DstBlock		  "Slice2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From49"
	  SrcPort		  1
	  DstBlock		  "Slice4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out10"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out11"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "From50"
	  SrcPort		  1
	  DstBlock		  "Gateway Out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From51"
	  SrcPort		  1
	  DstBlock		  "Gateway Out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out24"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out22"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out23"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out25"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out18"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out19"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out20"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "From59"
	  SrcPort		  1
	  DstBlock		  "Gateway Out20"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From58"
	  SrcPort		  1
	  DstBlock		  "Gateway Out19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From57"
	  SrcPort		  1
	  DstBlock		  "Gateway Out18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From56"
	  SrcPort		  1
	  DstBlock		  "Gateway Out25"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From60"
	  SrcPort		  1
	  DstBlock		  "Gateway Out22"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From61"
	  SrcPort		  1
	  DstBlock		  "Gateway Out23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From62"
	  SrcPort		  1
	  DstBlock		  "Gateway Out24"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice7"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto16"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice8"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Relational1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Goto18"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "mcnt_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ant_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert12"
	  SrcPort		  1
	  DstBlock		  "Mux6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From54"
	  SrcPort		  1
	  DstBlock		  "Convert12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From52"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From53"
	  SrcPort		  1
	  DstBlock		  "Mux6"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux6"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical10"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From55"
	  SrcPort		  1
	  DstBlock		  "Delay17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From65"
	  SrcPort		  1
	  DstBlock		  "Delay18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  DstBlock		  "Logical7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical7"
	  SrcPort		  1
	  Points		  [0, -20]
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Counter2"
	  SrcPort		  1
	  DstBlock		  "Slice10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  DstBlock		  "Counter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From66"
	  SrcPort		  1
	  DstBlock		  "Counter3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical16"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, -15]
	    Branch {
	      Points		      [0, -30]
	      DstBlock		      "Register4"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Register4"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "posedge2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical14"
	  SrcPort		  1
	  DstBlock		  "posedge4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical15"
	  SrcPort		  1
	  DstBlock		  "posedge3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert5"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Logical15"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 15; -40, 0; 0, 50]
	    DstBlock		    "Delay12"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Convert10"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Logical14"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 20; -45, 0; 0, 50]
	    DstBlock		    "Delay10"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From68"
	  SrcPort		  1
	  DstBlock		  "Logical14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From69"
	  SrcPort		  1
	  DstBlock		  "Logical15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice10"
	  SrcPort		  1
	  DstBlock		  "Logical16"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out16"
	  SrcPort		  1
	  DstBlock		  "supervisor_debug"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out9"
	  SrcPort		  1
	  DstBlock		  "supervisor_debug"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out15"
	  SrcPort		  1
	  DstBlock		  "supervisor_debug"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out17"
	  SrcPort		  1
	  DstBlock		  "supervisor_debug"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  DstBlock		  "supervisor_debug"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  DstBlock		  "supervisor_debug"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out8"
	  SrcPort		  1
	  DstBlock		  "supervisor_debug"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "From72"
	  SrcPort		  1
	  DstBlock		  "Gateway Out9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From73"
	  SrcPort		  1
	  DstBlock		  "Gateway Out15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From74"
	  SrcPort		  1
	  DstBlock		  "Gateway Out16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From75"
	  SrcPort		  1
	  DstBlock		  "Gateway Out17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From76"
	  SrcPort		  1
	  DstBlock		  "Gateway Out6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From77"
	  SrcPort		  1
	  DstBlock		  "Gateway Out7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From78"
	  SrcPort		  1
	  DstBlock		  "Gateway Out8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical3"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "loop_ack"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto24"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical13"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "gbe_ack"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Subsystem15"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_err_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Subsystem15"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "flag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From35"
	  SrcPort		  1
	  DstBlock		  "Delay13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From81"
	  SrcPort		  1
	  DstBlock		  "Delay14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From82"
	  SrcPort		  1
	  DstBlock		  "Delay15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "Slice6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From22"
	  SrcPort		  1
	  DstBlock		  "Counter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter1"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical4"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, -10]
	    Branch {
	      Points		      [0, -30]
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Register1"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "posedge1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From15"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical11"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From30"
	  SrcPort		  1
	  DstBlock		  "Logical6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter3"
	  SrcPort		  1
	  DstBlock		  "Goto17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in_sel"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Inverter3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto11"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "in_sel"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From33"
	  SrcPort		  1
	  DstBlock		  "Logical11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  DstBlock		  "Convert9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Inverter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  DstBlock		  "Goto12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From39"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register3"
	  SrcPort		  1
	  DstBlock		  "Convert14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert14"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Inverter4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter4"
	  SrcPort		  1
	  DstBlock		  "Goto14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From41"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical11"
	  SrcPort		  1
	  Points		  [0, 25]
	  DstBlock		  "in_sel"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From36"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Register2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Register2"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "From40"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Register3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Register3"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "From14"
	  SrcPort		  1
	  DstBlock		  "Inverter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From42"
	  SrcPort		  1
	  DstBlock		  "Inverter5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical9"
	  SrcPort		  1
	  DstBlock		  "Logical6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  DstBlock		  "Logical9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter5"
	  SrcPort		  1
	  DstBlock		  "Logical9"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From63"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical9"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From64"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical9"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "gbe_mcnt"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Slice8"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto20"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "loop_mcnt"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Slice7"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto19"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical5"
	  SrcPort		  1
	  Points		  [5, 0; 0, -10]
	  DstBlock		  "loop_mcnt"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From70"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From17"
	  SrcPort		  1
	  DstBlock		  "loop_mcnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From18"
	  SrcPort		  1
	  DstBlock		  "gbe_mcnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Delay41"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay42"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "snap"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay43"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "snap"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay41"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "snap"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From79"
	  SrcPort		  1
	  DstBlock		  "Delay42"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From71"
	  SrcPort		  1
	  DstBlock		  "Delay43"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From86"
	  SrcPort		  1
	  DstBlock		  "Slice9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From87"
	  SrcPort		  1
	  DstBlock		  "Slice11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice11"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From88"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From80"
	  SrcPort		  1
	  DstBlock		  "Convert7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From83"
	  SrcPort		  1
	  DstBlock		  "Convert8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From84"
	  SrcPort		  1
	  DstBlock		  "Convert15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From85"
	  SrcPort		  1
	  DstBlock		  "Convert16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From89"
	  SrcPort		  1
	  DstBlock		  "Convert17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From90"
	  SrcPort		  1
	  DstBlock		  "Convert18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From91"
	  SrcPort		  1
	  DstBlock		  "Convert19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From92"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From16"
	  SrcPort		  1
	  DstBlock		  "Register4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From23"
	  SrcPort		  1
	  DstBlock		  "Logical3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From21"
	  SrcPort		  1
	  DstBlock		  "Logical13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From34"
	  SrcPort		  1
	  DstBlock		  "Logical3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From93"
	  SrcPort		  1
	  DstBlock		  "Logical13"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux7"
	  SrcPort		  1
	  DstBlock		  "Goto10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Mux7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux8"
	  SrcPort		  1
	  DstBlock		  "Goto21"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register4"
	  SrcPort		  1
	  DstBlock		  "Mux8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Mux7"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant34"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rst_ctl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst_ctl"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "Slice5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Slice12"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice12"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  DstBlock		  "loop_mcnt"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  DstBlock		  "gbe_mcnt"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert7"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Convert8"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Convert15"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Convert16"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Convert17"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Convert18"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "Convert19"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "Convert20"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Goto9"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "eof"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "posedge1"
	  SrcPort		  1
	  DstBlock		  "Counter1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "posedge2"
	  SrcPort		  1
	  DstBlock		  "Counter3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "posedge3"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Goto13"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30; -145, 0]
	    DstBlock		    "Delay11"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "posedge4"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Goto23"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35; -145, 0]
	    DstBlock		    "Delay9"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From94"
	  SrcPort		  1
	  DstBlock		  "Counter5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter5"
	  SrcPort		  1
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "Delay5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Mux7"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Mux8"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "Mux8"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "loop_timeouts"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "gbe_timeouts"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  Points		  [230, 0; 0, 15]
	  Branch {
	    DstBlock		    "Mux7"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 170]
	    DstBlock		    "Mux8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [10, 0; 0, 30]
	  Branch {
	    DstBlock		    "Logical4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 175]
	    DstBlock		    "Logical16"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  DstBlock		  "Counter5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  DstBlock		  "loop_invalid_eof"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From67"
	  SrcPort		  1
	  DstBlock		  "Counter4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter4"
	  SrcPort		  1
	  DstBlock		  "Delay8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical17"
	  SrcPort		  1
	  DstBlock		  "Delay7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  DstBlock		  "Counter4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  DstBlock		  "gbe_invalid_eof"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay9"
	  SrcPort		  1
	  DstBlock		  "Logical17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay10"
	  SrcPort		  1
	  DstBlock		  "Logical17"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay11"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay12"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay13"
	  SrcPort		  1
	  DstBlock		  "Subsystem15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay14"
	  SrcPort		  1
	  DstBlock		  "Subsystem15"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay15"
	  SrcPort		  1
	  DstBlock		  "Subsystem15"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "gbe_mcnt"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay16"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay17"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay18"
	  SrcPort		  1
	  DstBlock		  "Logical7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter6"
	  SrcPort		  1
	  DstBlock		  "Logical10"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From46"
	  SrcPort		  1
	  DstBlock		  "Inverter6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From47"
	  SrcPort		  1
	  DstBlock		  "Inverter7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter7"
	  SrcPort		  1
	  DstBlock		  "Logical7"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical10"
	  SrcPort		  1
	  Points		  [5, 0; 0, 10]
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Annotation {
	  Name			  "Read from loopback if a gbe packet\nhas bee"
"n received with a higher mcnt.\nOtherwise, read from GbE.\nOnce packet readou"
"t begins, wait for eof\nbefore choosing between gbe & loopback again."
	  Position		  [509, 49]
	}
	Annotation {
	  Name			  "Only take data from loopback\nif a higher m"
"cnt has been\nreceived from gbe."
	  Position		  [1231, 90]
	}
	Annotation {
	  Name			  "This block selects data between the gbe inp"
"ut\nand the loopback input based on their respective MCNT values.\nIt expect "
"correlator X engine exchange format packets.\n\nThere is a timeout implemente"
"d to prevent the loopback interface\nwaiting indefinitely for crazy MCNT valu"
"es."
	  Position		  [167, 52]
	}
	Annotation {
	  Name			  "Don't output the hdr\nas valid data"
	  Position		  [1450, 145]
	}
	Annotation {
	  Name			  "this is a timeout incase\nthe gbe buffer ha"
"s\nsome crazy mcnt value stuck in it"
	  Position		  [234, 970]
	}
	Annotation {
	  Name			  "this is a timeout incase\nthe loopback buff"
"er has\nsome crazy mcnt value stuck in it"
	  Position		  [239, 795]
	}
	Annotation {
	  Name			  "Grab data from\nGbe by default,\nunless we'"
"re receiving \nfrom loopback "
	  Position		  [512, 253]
	}
	Annotation {
	  Name			  "Register the first valid \ndata of a packet"
" (mcnt)\nfrom the gbe and loop."
	  Position		  [906, 33]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "loopback_mux_no_timeout"
      Ports		      [8, 8]
      Position		      [1045, 1385, 1135, 1570]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "loopback timeout (2^? clocks)"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "loopback_timeout=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "20"
      System {
	Name			"loopback_mux_no_timeout"
	Location		[2, 74, 1910, 1086]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "gbe_din"
	  Position		  [40, 178, 70, 192]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "gbe_valid"
	  Position		  [40, 293, 70, 307]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "gbe_ip"
	  Position		  [40, 393, 70, 407]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "gbe_eof"
	  Position		  [40, 488, 70, 502]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "loop_din"
	  Position		  [40, 133, 70, 147]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "loop_valid"
	  Position		  [40, 243, 70, 257]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "loop_ip"
	  Position		  [40, 348, 70, 362]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "loop_eof"
	  Position		  [40, 443, 70, 457]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [2, 1]
	  Position		  [450, 854, 500, 921]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  Position		  [25, 642, 40, 658]
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [1700, 256, 1725, 274]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [285, 710, 305, 720]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert10"
	  Ports			  [1, 1]
	  Position		  [90, 489, 105, 501]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert11"
	  Ports			  [1, 1]
	  Position		  [1605, 214, 1625, 226]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert12"
	  Ports			  [1, 1]
	  Position		  [1605, 129, 1625, 141]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert13"
	  Ports			  [1, 1]
	  Position		  [1600, 554, 1620, 566]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [285, 645, 305, 655]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [85, 244, 105, 256]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [85, 294, 105, 306]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert5"
	  Ports			  [1, 1]
	  Position		  [90, 444, 105, 456]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert6"
	  Ports			  [1, 1]
	  Position		  [1605, 24, 1625, 36]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert7"
	  Ports			  [1, 1]
	  Position		  [505, 242, 525, 258]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert8"
	  Ports			  [1, 1]
	  Position		  [510, 403, 530, 417]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert9"
	  Ports			  [1, 1]
	  Position		  [510, 498, 530, 512]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [245, 730, 285, 760]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "loopback_timeout + 1"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter1"
	  Ports			  [2, 1]
	  Position		  [455, 777, 495, 808]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "27"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [1535, 553, 1585, 567]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  Position		  [730, 88, 810, 102]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  Position		  [730, 168, 810, 182]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  Position		  [1495, 413, 1560, 427]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  Position		  [1500, 453, 1550, 467]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From14"
	  Position		  [210, 283, 295, 297]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From15"
	  Position		  [240, 228, 290, 242]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "pkt_rdy"
	}
	Block {
	  BlockType		  From
	  Name			  "From16"
	  Position		  [835, 33, 885, 47]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From17"
	  Position		  [730, 59, 810, 71]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From18"
	  Position		  [730, 138, 805, 152]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From19"
	  Position		  [1550, 43, 1620, 57]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [1575, 383, 1625, 397]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From20"
	  Position		  [1550, 63, 1625, 77]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From21"
	  Position		  [1650, 367, 1720, 383]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From22"
	  Position		  [390, 778, 440, 792]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From23"
	  Position		  [1650, 338, 1725, 352]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From24"
	  Position		  [1515, 842, 1585, 858]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From25"
	  Position		  [1515, 717, 1585, 733]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From26"
	  Position		  [1515, 743, 1590, 757]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From27"
	  Position		  [1515, 768, 1590, 782]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From28"
	  Position		  [1515, 793, 1595, 807]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From29"
	  Position		  [1515, 818, 1565, 832]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "pkt_rdy"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [1540, 23, 1590, 37]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From30"
	  Position		  [325, 243, 375, 257]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_int"
	}
	Block {
	  BlockType		  From
	  Name			  "From31"
	  Position		  [1515, 868, 1565, 882]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_int"
	}
	Block {
	  BlockType		  From
	  Name			  "From32"
	  Position		  [1515, 893, 1595, 907]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From33"
	  Position		  [240, 213, 325, 227]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From34"
	  Position		  [280, 193, 370, 207]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loopback_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From35"
	  Position		  [295, 257, 375, 273]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loopback_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From36"
	  Position		  [280, 433, 365, 447]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From37"
	  Position		  [1495, 428, 1555, 442]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From38"
	  Position		  [1500, 468, 1560, 482]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From39"
	  Position		  [345, 403, 405, 417]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [1535, 573, 1585, 587]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From40"
	  Position		  [270, 518, 355, 532]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From41"
	  Position		  [345, 498, 405, 512]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From42"
	  Position		  [210, 298, 295, 312]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From43"
	  Position		  [1515, 918, 1595, 932]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From44"
	  Position		  [1540, 213, 1590, 227]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From45"
	  Position		  [1535, 593, 1585, 607]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From46"
	  Position		  [280, 447, 350, 463]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From47"
	  Position		  [270, 533, 345, 547]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From48"
	  Position		  [325, 863, 385, 877]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From49"
	  Position		  [325, 898, 385, 912]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [730, 73, 810, 87]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From50"
	  Position		  [1515, 943, 1575, 957]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From51"
	  Position		  [1515, 968, 1575, 982]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From52"
	  Position		  [1550, 148, 1620, 162]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From53"
	  Position		  [1550, 168, 1625, 182]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From54"
	  Position		  [1540, 128, 1590, 142]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From55"
	  Position		  [1455, 248, 1535, 262]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From56"
	  Position		  [1215, 848, 1265, 862]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_int"
	}
	Block {
	  BlockType		  From
	  Name			  "From57"
	  Position		  [1215, 873, 1265, 887]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From58"
	  Position		  [1215, 898, 1265, 912]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From59"
	  Position		  [1215, 923, 1265, 937]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [730, 153, 810, 167]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From60"
	  Position		  [1215, 773, 1275, 787]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From61"
	  Position		  [1215, 798, 1275, 812]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From62"
	  Position		  [1215, 823, 1265, 837]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "pkt_rdy"
	}
	Block {
	  BlockType		  From
	  Name			  "From63"
	  Position		  [210, 313, 290, 327]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From64"
	  Position		  [210, 328, 290, 342]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From65"
	  Position		  [1455, 283, 1535, 297]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  Position		  [145, 738, 220, 752]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  Position		  [1455, 263, 1535, 277]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  Position		  [1455, 298, 1535, 312]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [1620, 864, 1675, 886]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out10"
	  Ports			  [1, 1]
	  Position		  [1620, 714, 1675, 736]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out11"
	  Ports			  [1, 1]
	  Position		  [1620, 739, 1675, 761]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out12"
	  Ports			  [1, 1]
	  Position		  [1620, 764, 1675, 786]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out13"
	  Ports			  [1, 1]
	  Position		  [1620, 789, 1675, 811]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out14"
	  Ports			  [1, 1]
	  Position		  [1620, 814, 1675, 836]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out18"
	  Ports			  [1, 1]
	  Position		  [1285, 869, 1340, 891]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out19"
	  Ports			  [1, 1]
	  Position		  [1285, 894, 1340, 916]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [1620, 889, 1675, 911]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out20"
	  Ports			  [1, 1]
	  Position		  [1285, 919, 1340, 941]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out21"
	  Ports			  [1, 1]
	  Position		  [1620, 839, 1675, 861]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out22"
	  Ports			  [1, 1]
	  Position		  [1285, 769, 1340, 791]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out23"
	  Ports			  [1, 1]
	  Position		  [1285, 794, 1340, 816]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out24"
	  Ports			  [1, 1]
	  Position		  [1285, 819, 1340, 841]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out25"
	  Ports			  [1, 1]
	  Position		  [1285, 844, 1340, 866]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [1620, 914, 1675, 936]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [1620, 939, 1675, 961]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [1620, 964, 1675, 986]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  Position		  [605, 244, 675, 256]
	  ShowName		  off
	  GotoTag		  "loop_out_sel"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  Position		  [500, 712, 565, 728]
	  ShowName		  off
	  GotoTag		  "loopback_rst"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  Position		  [610, 403, 675, 417]
	  ShowName		  off
	  GotoTag		  "gbe_rd_hdr"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto12"
	  Position		  [125, 444, 170, 456]
	  ShowName		  off
	  GotoTag		  "loop_eof"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto13"
	  Position		  [125, 489, 170, 501]
	  ShowName		  off
	  GotoTag		  "gbe_eof"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  Position		  [610, 498, 675, 512]
	  ShowName		  off
	  GotoTag		  "loop_rd_hdr"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto15"
	  Position		  [125, 394, 170, 406]
	  ShowName		  off
	  GotoTag		  "gbe_ip"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto16"
	  Position		  [1145, 72, 1215, 88]
	  ShowName		  off
	  GotoTag		  "loop_mcnt"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto17"
	  Position		  [605, 262, 675, 278]
	  ShowName		  off
	  GotoTag		  "gbe_out_sel"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto18"
	  Position		  [1150, 152, 1220, 168]
	  ShowName		  off
	  GotoTag		  "gbe_mcnt"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto19"
	  Position		  [1145, 42, 1215, 58]
	  ShowName		  off
	  GotoTag		  "loop_hdr"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  Position		  [125, 349, 170, 361]
	  ShowName		  off
	  GotoTag		  "loop_ip"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto20"
	  Position		  [1150, 177, 1220, 193]
	  ShowName		  off
	  GotoTag		  "gbe_hdr"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  Position		  [125, 244, 170, 256]
	  ShowName		  off
	  GotoTag		  "loop_in_valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  Position		  [125, 294, 170, 306]
	  ShowName		  off
	  GotoTag		  "gbe_in_valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [1200, 129, 1245, 141]
	  ShowName		  off
	  GotoTag		  "pkt_rdy"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  Position		  [95, 134, 140, 146]
	  ShowName		  off
	  GotoTag		  "loop_din"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto7"
	  Position		  [95, 179, 140, 191]
	  ShowName		  off
	  GotoTag		  "gbe_din"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  Position		  [330, 644, 375, 656]
	  ShowName		  off
	  GotoTag		  "rst"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  Position		  [1720, 414, 1765, 426]
	  ShowName		  off
	  GotoTag		  "eof_int"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [310, 285, 330, 295]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  Ports			  [1, 1]
	  Position		  [555, 401, 585, 419]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter3"
	  Ports			  [1, 1]
	  Position		  [550, 261, 580, 279]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter4"
	  Ports			  [1, 1]
	  Position		  [555, 496, 585, 514]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter5"
	  Ports			  [1, 1]
	  Position		  [310, 300, 330, 310]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter6"
	  Ports			  [1, 1]
	  Position		  [1555, 249, 1570, 261]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter7"
	  Ports			  [1, 1]
	  Position		  [1555, 284, 1570, 296]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [395, 214, 420, 236]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [1575, 453, 1600, 482]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical10"
	  Ports			  [2, 1]
	  Position		  [1590, 248, 1615, 277]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical11"
	  Ports			  [2, 1]
	  Position		  [340, 213, 365, 242]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical12"
	  Ports			  [2, 1]
	  Position		  [1590, 283, 1615, 312]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [830, 153, 855, 182]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical3"
	  Ports			  [2, 1]
	  Position		  [455, 710, 475, 730]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical4"
	  Ports			  [2, 1]
	  Position		  [1575, 413, 1600, 442]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical5"
	  Ports			  [2, 1]
	  Position		  [830, 73, 855, 102]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical6"
	  Ports			  [3, 1]
	  Position		  [395, 245, 420, 285]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical7"
	  Ports			  [2, 1]
	  Position		  [380, 518, 405, 547]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical8"
	  Ports			  [2, 1]
	  Position		  [385, 433, 410, 462]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical9"
	  Ports			  [4, 1]
	  Position		  [350, 281, 375, 344]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [1645, 17, 1670, 83]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [1645, 232, 1670, 298]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [1645, 407, 1670, 473]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  Ports			  [3, 1]
	  Position		  [1645, 547, 1670, 613]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux4"
	  Ports			  [3, 1]
	  Position		  [985, 127, 1010, 193]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux5"
	  Ports			  [3, 1]
	  Position		  [990, 47, 1015, 113]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux6"
	  Ports			  [3, 1]
	  Position		  [1645, 122, 1670, 188]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  Ports			  [3, 1]
	  Position		  [445, 385, 490, 435]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register3"
	  Ports			  [3, 1]
	  Position		  [445, 480, 490, 530]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [1135, 119, 1160, 146]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a<b"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [235, 707, 265, 723]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [1695, 126, 1725, 144]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "48"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [405, 863, 430, 877]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [1695, 161, 1725, 179]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [405, 898, 430, 912]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  Ports			  [1, 1]
	  Position		  [195, 640, 210, 660]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  Ports			  [1, 1]
	  Position		  [305, 737, 335, 753]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice7"
	  Ports			  [1, 1]
	  Position		  [1075, 73, 1100, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "48"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice8"
	  Ports			  [1, 1]
	  Position		  [1075, 153, 1100, 167]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "48"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_mcnt"
	  Ports			  [3, 1]
	  Position		  [910, 142, 940, 178]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "in_sel"
	  Ports			  [2, 1]
	  Position		  [445, 222, 490, 273]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "off"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "loop_mcnt"
	  Ports			  [3, 1]
	  Position		  [910, 62, 940, 98]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "loop_timeouts"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [515, 780, 615, 810]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_loopback_mux_no_timeout_l"
"oop_timeouts_user_data_in"
	}
	Block {
	  BlockType		  Scope
	  Name			  "loopback_mux_debug"
	  Ports			  [11]
	  Position		  [1700, 717, 1735, 983]
	  Location		  [5, 49, 1926, 1106]
	  Open			  off
	  NumInputPorts		  "11"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "loop_din"
	    axes2		    "gbe_din"
	    axes3		    "loop_in_valid"
	    axes4		    "gbe_in_valid"
	    axes5		    "pkt_rdy"
	    axes6		    "gbe_out_sel"
	    axes7		    "eof_int"
	    axes8		    "loop_rd_hdr"
	    axes9		    "gbe_rd_hdr"
	    axes10		    "loop_mcnt"
	    axes11		    "gbe_mcnt"
	  }
	  YMin			  "300~190.95~0~0.95~0.95~-1~-1~-1~-5~-5~-5"
	  YMax			  "525~211.05~1~1.05~1.05~1~1~1~5~5~5"
	  SaveName		  "ScopeData7"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mcnt"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [520, 875, 620, 905]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_loopback_mux_no_timeout_m"
"cnt_user_data_in"
	}
	Block {
	  BlockType		  Scope
	  Name			  "mcnt_verify"
	  Ports			  [7]
	  Position		  [1360, 768, 1385, 942]
	  Location		  [5, 49, 1925, 1105]
	  Open			  off
	  NumInputPorts		  "7"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "loop_mcnt"
	    axes2		    "gbe_mcnt"
	    axes3		    "pkt_rdy"
	    axes4		    "EOF_int"
	    axes5		    "loop_valid"
	    axes6		    "gbe_valid"
	    axes7		    "gbe_out_sel"
	  }
	  YMin			  "300~190.95~0~-5~-5~-5~-5"
	  YMax			  "525~211.05~1~5~5~5~5"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [230, 641, 265, 659]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge1"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [360, 736, 395, 754]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rst_mcnt_regs"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [65, 635, 165, 665]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_loopback_mux_no_timeout_r"
"st_mcnt_regs_user_data_out"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [1740, 43, 1770, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [1740, 258, 1770, 272]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  Position		  [1740, 433, 1770, 447]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "mcnt_out"
	  Position		  [1740, 128, 1770, 142]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ant_out"
	  Position		  [1740, 163, 1770, 177]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ip"
	  Position		  [1740, 573, 1770, 587]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "loop_ack"
	  Position		  [1740, 338, 1770, 352]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "gbe_ack"
	  Position		  [1740, 368, 1770, 382]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Goto9"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "eof"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "gbe_valid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "loop_valid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical4"
	  SrcPort		  1
	  Points		  [0, 10]
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_mcnt"
	  SrcPort		  1
	  DstBlock		  "Mux4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "loop_mcnt"
	  SrcPort		  1
	  DstBlock		  "Mux5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  DstBlock		  "mcnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert6"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "gbe_mcnt"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Mux4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical5"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Mux5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "loop_mcnt"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "rst_mcnt_regs"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst_mcnt_regs"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Slice5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Logical3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From16"
	  SrcPort		  1
	  Points		  [0, 0; 0, 40]
	  Branch {
	    DstBlock		    "loop_mcnt"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "gbe_mcnt"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Convert6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  DstBlock		  "Logical5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "Slice6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  DstBlock		  "posedge1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out12"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out13"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out14"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out21"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  DstBlock		  "Goto4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  DstBlock		  "Logical5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  DstBlock		  "Goto5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From15"
	  SrcPort		  1
	  DstBlock		  "Logical11"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "loop_din"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_din"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From17"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    Points		    [10, 0]
	    DstBlock		    "loop_mcnt"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Mux5"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "From18"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    Points		    [20, 0]
	    DstBlock		    "gbe_mcnt"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Mux4"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "From19"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From20"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From21"
	  SrcPort		  1
	  DstBlock		  "gbe_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From22"
	  SrcPort		  1
	  DstBlock		  "Counter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter1"
	  SrcPort		  1
	  DstBlock		  "loop_timeouts"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From23"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "loop_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From26"
	  SrcPort		  1
	  DstBlock		  "Gateway Out11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From25"
	  SrcPort		  1
	  DstBlock		  "Gateway Out10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From27"
	  SrcPort		  1
	  DstBlock		  "Gateway Out12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From28"
	  SrcPort		  1
	  DstBlock		  "Gateway Out13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From24"
	  SrcPort		  1
	  DstBlock		  "Gateway Out21"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From29"
	  SrcPort		  1
	  DstBlock		  "Gateway Out14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "From30"
	  SrcPort		  1
	  DstBlock		  "Logical6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From31"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From32"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Inverter3"
	  SrcPort		  1
	  DstBlock		  "Goto17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in_sel"
	  SrcPort		  1
	  DstBlock		  "Convert7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical6"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "in_sel"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert7"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Inverter3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From33"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From35"
	  SrcPort		  1
	  DstBlock		  "Logical6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical3"
	  SrcPort		  1
	  DstBlock		  "Goto10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  DstBlock		  "Convert8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert8"
	  SrcPort		  1
	  DstBlock		  "Inverter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  DstBlock		  "Goto11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From39"
	  SrcPort		  1
	  DstBlock		  "Register2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From37"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "loop_eof"
	  SrcPort		  1
	  DstBlock		  "Convert5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_eof"
	  SrcPort		  1
	  DstBlock		  "Convert10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From38"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register3"
	  SrcPort		  1
	  DstBlock		  "Convert9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Inverter4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter4"
	  SrcPort		  1
	  DstBlock		  "Goto14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From41"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "From43"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert5"
	  SrcPort		  1
	  DstBlock		  "Goto12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert10"
	  SrcPort		  1
	  DstBlock		  "Goto13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From44"
	  SrcPort		  1
	  DstBlock		  "Convert11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert11"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "loop_ip"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_ip"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From45"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Convert13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge1"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Logical3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Counter1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [0, 10]
	  DstBlock		  "in_sel"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical11"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From34"
	  SrcPort		  1
	  Points		  [0, 20]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical8"
	  SrcPort		  1
	  Points		  [10, 0; 0, -25]
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Register2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Register2"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "From36"
	  SrcPort		  1
	  DstBlock		  "Logical8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From46"
	  SrcPort		  1
	  DstBlock		  "Logical8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical7"
	  SrcPort		  1
	  Points		  [15, 0; 0, -15]
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Register3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Register3"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "From40"
	  SrcPort		  1
	  DstBlock		  "Logical7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From47"
	  SrcPort		  1
	  DstBlock		  "Logical7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From48"
	  SrcPort		  1
	  DstBlock		  "Slice2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From49"
	  SrcPort		  1
	  DstBlock		  "Slice4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out10"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out11"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "From50"
	  SrcPort		  1
	  DstBlock		  "Gateway Out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From51"
	  SrcPort		  1
	  DstBlock		  "Gateway Out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out24"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out22"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out23"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out25"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out18"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out19"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out20"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "From59"
	  SrcPort		  1
	  DstBlock		  "Gateway Out20"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From58"
	  SrcPort		  1
	  DstBlock		  "Gateway Out19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From57"
	  SrcPort		  1
	  DstBlock		  "Gateway Out18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From56"
	  SrcPort		  1
	  DstBlock		  "Gateway Out25"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From60"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out22"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From61"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From62"
	  SrcPort		  1
	  DstBlock		  "Gateway Out24"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux4"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "Slice8"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Goto20"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux5"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "Slice7"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Goto19"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From14"
	  SrcPort		  1
	  DstBlock		  "Inverter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From42"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Inverter5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical9"
	  SrcPort		  1
	  DstBlock		  "Logical6"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  DstBlock		  "Logical9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter5"
	  SrcPort		  1
	  DstBlock		  "Logical9"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From63"
	  SrcPort		  1
	  DstBlock		  "Logical9"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From64"
	  SrcPort		  1
	  DstBlock		  "Logical9"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Slice7"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto16"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice8"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Goto18"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "mcnt_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "ant_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert12"
	  SrcPort		  1
	  DstBlock		  "Mux6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From54"
	  SrcPort		  1
	  DstBlock		  "Convert12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From52"
	  SrcPort		  1
	  DstBlock		  "Mux6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From53"
	  SrcPort		  1
	  DstBlock		  "Mux6"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux6"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Inverter6"
	  SrcPort		  1
	  DstBlock		  "Logical10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical10"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical10"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From55"
	  SrcPort		  1
	  DstBlock		  "Inverter6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From65"
	  SrcPort		  1
	  DstBlock		  "Inverter7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  DstBlock		  "Logical12"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical12"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Inverter7"
	  SrcPort		  1
	  DstBlock		  "Logical12"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Read from loopback if a gbe packet\nhas bee"
"n received with a higher mcnt.\nOtherwise, read from GbE.\nOnce packet readou"
"t begins, wait for eof\nbefore choosing between gbe & loopback again."
	  Position		  [499, 54]
	}
	Annotation {
	  Name			  "Register the first valid \ndata of a packet"
" (mcnt)\nfrom the gbe and loop."
	  Position		  [956, 28]
	}
	Annotation {
	  Name			  "Only take data from loopback\nif a higher m"
"cnt has been\nreceived from gbe."
	  Position		  [1296, 105]
	}
	Annotation {
	  Name			  "This block selects data between the gbe inp"
"ut\nand the loopback input based on their respective MCNT values.\nIt expect "
"correlator X engine exchange format packets.\n\nThere is a timeout implemente"
"d to prevent the loopback interface\nwaiting indefinitely for crazy MCNT valu"
"es."
	  Position		  [162, 47]
	}
	Annotation {
	  Name			  "this is a timeout incase\nthe loopback buff"
"er has\nsome crazy mcnt value stuck in it"
	  Position		  [254, 790]
	}
	Annotation {
	  Name			  "Grab data from\nGbe by default,\nunless we'"
"re receiving \nfrom loopback "
	  Position		  [737, 273]
	}
	Annotation {
	  Name			  "Don't output the hdr\nas valid data"
	  Position		  [1395, 275]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "loopback_poor_timing"
      Ports		      [9, 9]
      Position		      [1045, 1851, 1135, 2059]
      AttributesFormatString  "Payload Len: 50"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Timeout (clock cycles, 2^?)|Expected payload le"
"ngth (in 64bit words)"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "timeout_bits=@1;payload_len=@2;"
      MaskInitialization      "fmtstr = sprintf('Payload Len: %i', payload_len"
");\nset_param(gcb, 'AttributesFormatString', fmtstr);\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "27|50"
      MaskTabNameString	      ","
      System {
	Name			"loopback_poor_timing"
	Location		[2, 74, 1910, 1086]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [40, 633, 70, 647]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "gbe_din"
	  Position		  [40, 178, 70, 192]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "gbe_valid"
	  Position		  [40, 293, 70, 307]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "gbe_ip"
	  Position		  [40, 393, 70, 407]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "gbe_eof"
	  Position		  [40, 568, 70, 582]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "loop_din"
	  Position		  [40, 133, 70, 147]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "loop_valid"
	  Position		  [40, 243, 70, 257]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "loop_ip"
	  Position		  [40, 348, 70, 362]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "loop_eof"
	  Position		  [40, 448, 70, 462]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [2, 1]
	  Position		  [1100, 199, 1150, 266]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat7"
	  Ports			  [10, 1]
	  Position		  [1085, 326, 1125, 559]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "10"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [535, 733, 565, 747]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [535, 753, 565, 767]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  Ports			  [0, 1]
	  Position		  [535, 903, 565, 917]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant34"
	  Position		  [60, 670, 90, 700]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  Ports			  [0, 1]
	  Position		  [535, 923, 565, 937]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [1685, 181, 1710, 199]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [95, 635, 115, 645]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert10"
	  Ports			  [1, 1]
	  Position		  [90, 569, 105, 581]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert11"
	  Ports			  [1, 1]
	  Position		  [1605, 139, 1625, 151]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert12"
	  Ports			  [1, 1]
	  Position		  [1605, 374, 1625, 386]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert13"
	  Ports			  [1, 1]
	  Position		  [1600, 574, 1620, 586]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert14"
	  Ports			  [1, 1]
	  Position		  [680, 493, 700, 507]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert15"
	  Ports			  [1, 1]
	  Position		  [1040, 449, 1060, 461]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert16"
	  Ports			  [1, 1]
	  Position		  [1040, 474, 1060, 486]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert17"
	  Ports			  [1, 1]
	  Position		  [1040, 499, 1060, 511]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert18"
	  Ports			  [1, 1]
	  Position		  [1040, 524, 1060, 536]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert19"
	  Ports			  [1, 1]
	  Position		  [1040, 549, 1060, 561]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [1040, 374, 1060, 386]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert20"
	  Ports			  [1, 1]
	  Position		  [1685, 296, 1710, 314]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [85, 244, 105, 256]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [85, 294, 105, 306]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert5"
	  Ports			  [1, 1]
	  Position		  [90, 449, 105, 461]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert6"
	  Ports			  [1, 1]
	  Position		  [1605, 24, 1625, 36]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert7"
	  Ports			  [1, 1]
	  Position		  [1040, 399, 1060, 411]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert8"
	  Ports			  [1, 1]
	  Position		  [1040, 424, 1060, 436]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert9"
	  Ports			  [1, 1]
	  Position		  [680, 398, 700, 412]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [185, 735, 225, 765]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "timeout_bits+1"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter1"
	  Ports			  [2, 1]
	  Position		  [585, 777, 625, 808]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "27"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter2"
	  Ports			  [1, 1]
	  Position		  [245, 909, 285, 941]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "timeout_bits+1"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [2, 1]
	  Position		  [580, 952, 620, 983]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "27"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter4"
	  Ports			  [2, 1]
	  Position		  [560, 187, 600, 218]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "27"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter5"
	  Ports			  [2, 1]
	  Position		  [240, 492, 280, 523]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "27"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay41"
	  Ports			  [1, 1]
	  Position		  [1220, 435, 1240, 455]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  "on"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay42"
	  Ports			  [1, 1]
	  Position		  [1220, 465, 1240, 485]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  "on"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay43"
	  Ports			  [1, 1]
	  Position		  [1220, 495, 1240, 515]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  "on"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [1535, 573, 1585, 587]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  Position		  [725, 103, 805, 117]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  Position		  [730, 183, 810, 197]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  Position		  [85, 743, 160, 757]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  Position		  [730, 153, 805, 167]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From14"
	  Position		  [210, 278, 295, 292]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From15"
	  Position		  [295, 203, 345, 217]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "pkt_rdy"
	}
	Block {
	  BlockType		  From
	  Name			  "From16"
	  Position		  [370, 883, 430, 897]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From17"
	  Position		  [725, 59, 805, 71]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From18"
	  Position		  [730, 138, 805, 152]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From19"
	  Position		  [1550, 43, 1620, 57]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [1575, 248, 1625, 262]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From20"
	  Position		  [1550, 63, 1625, 77]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From21"
	  Position		  [1570, 692, 1645, 708]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From22"
	  Position		  [520, 778, 570, 792]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From23"
	  Position		  [1570, 663, 1645, 677]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From24"
	  Position		  [1180, 842, 1250, 858]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From25"
	  Position		  [1180, 717, 1250, 733]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From26"
	  Position		  [1180, 743, 1255, 757]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_din"
	}
	Block {
	  BlockType		  From
	  Name			  "From27"
	  Position		  [1180, 768, 1255, 782]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From28"
	  Position		  [1180, 793, 1260, 807]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From29"
	  Position		  [1180, 818, 1230, 832]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "pkt_rdy"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [1540, 23, 1590, 37]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From30"
	  Position		  [325, 238, 375, 252]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_int"
	}
	Block {
	  BlockType		  From
	  Name			  "From31"
	  Position		  [1180, 868, 1230, 882]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_int"
	}
	Block {
	  BlockType		  From
	  Name			  "From32"
	  Position		  [1180, 893, 1260, 907]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From33"
	  Position		  [295, 188, 380, 202]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From34"
	  Position		  [1570, 678, 1645, 692]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loopback_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From35"
	  Position		  [1555, 473, 1605, 487]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From36"
	  Position		  [450, 428, 535, 442]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From37"
	  Position		  [1565, 298, 1625, 312]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From38"
	  Position		  [1565, 318, 1625, 332]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From39"
	  Position		  [515, 398, 575, 412]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [1535, 593, 1585, 607]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From40"
	  Position		  [440, 513, 525, 527]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From41"
	  Position		  [515, 493, 575, 507]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From42"
	  Position		  [210, 293, 295, 307]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From43"
	  Position		  [1180, 918, 1260, 932]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From44"
	  Position		  [1540, 138, 1590, 152]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From45"
	  Position		  [1535, 613, 1585, 627]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From46"
	  Position		  [450, 442, 520, 458]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From47"
	  Position		  [440, 528, 515, 542]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From48"
	  Position		  [975, 208, 1035, 222]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From49"
	  Position		  [975, 243, 1035, 257]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [725, 73, 800, 87]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loopback_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From50"
	  Position		  [1180, 943, 1240, 957]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From51"
	  Position		  [1180, 968, 1240, 982]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From52"
	  Position		  [1550, 393, 1620, 407]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From53"
	  Position		  [1550, 413, 1625, 427]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From54"
	  Position		  [1540, 373, 1590, 387]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From55"
	  Position		  [1455, 173, 1535, 187]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From56"
	  Position		  [1670, 863, 1720, 877]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_int"
	}
	Block {
	  BlockType		  From
	  Name			  "From57"
	  Position		  [1670, 888, 1720, 902]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From58"
	  Position		  [1670, 913, 1720, 927]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From59"
	  Position		  [1670, 938, 1720, 952]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [725, 88, 805, 102]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From60"
	  Position		  [1670, 788, 1730, 802]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From61"
	  Position		  [1670, 813, 1730, 827]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From62"
	  Position		  [1670, 838, 1720, 852]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "pkt_rdy"
	}
	Block {
	  BlockType		  From
	  Name			  "From63"
	  Position		  [210, 308, 290, 322]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From64"
	  Position		  [210, 323, 290, 337]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From65"
	  Position		  [1455, 208, 1535, 222]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From66"
	  Position		  [515, 953, 565, 967]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From67"
	  Position		  [490, 188, 540, 202]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From68"
	  Position		  [40, 553, 120, 567]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From69"
	  Position		  [40, 433, 120, 447]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  Position		  [150, 917, 220, 933]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From70"
	  Position		  [730, 168, 810, 182]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From71"
	  Position		  [1150, 498, 1200, 512]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_int"
	}
	Block {
	  BlockType		  From
	  Name			  "From72"
	  Position		  [1410, 778, 1500, 792]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loopback_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From73"
	  Position		  [1410, 803, 1500, 817]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From74"
	  Position		  [1410, 828, 1485, 842]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From75"
	  Position		  [1410, 853, 1485, 867]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "pkt_rdy"
	}
	Block {
	  BlockType		  From
	  Name			  "From76"
	  Position		  [1410, 878, 1490, 892]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From77"
	  Position		  [1410, 903, 1490, 917]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From78"
	  Position		  [1410, 928, 1460, 942]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_int"
	}
	Block {
	  BlockType		  From
	  Name			  "From79"
	  Position		  [1150, 468, 1200, 482]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  Position		  [1455, 188, 1535, 202]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From80"
	  Position		  [925, 398, 1005, 412]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_int"
	}
	Block {
	  BlockType		  From
	  Name			  "From81"
	  Position		  [1555, 493, 1605, 507]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From82"
	  Position		  [1555, 513, 1605, 527]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_int"
	}
	Block {
	  BlockType		  From
	  Name			  "From83"
	  Position		  [925, 423, 1010, 437]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From84"
	  Position		  [925, 448, 1010, 462]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From85"
	  Position		  [925, 473, 1005, 487]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_out_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From86"
	  Position		  [925, 323, 985, 337]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From87"
	  Position		  [925, 348, 985, 362]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From88"
	  Position		  [925, 373, 975, 387]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "pkt_rdy"
	}
	Block {
	  BlockType		  From
	  Name			  "From89"
	  Position		  [925, 498, 1005, 512]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  Position		  [1455, 223, 1535, 237]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_in_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From90"
	  Position		  [925, 523, 1005, 537]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rd_hdr"
	}
	Block {
	  BlockType		  From
	  Name			  "From91"
	  Position		  [925, 548, 1015, 562]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loopback_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From92"
	  Position		  [370, 713, 430, 727]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "loop_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From93"
	  Position		  [1570, 708, 1645, 722]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "gbe_rst"
	}
	Block {
	  BlockType		  From
	  Name			  "From94"
	  Position		  [175, 493, 225, 507]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "rst"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [1285, 864, 1340, 886]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out10"
	  Ports			  [1, 1]
	  Position		  [1285, 714, 1340, 736]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out11"
	  Ports			  [1, 1]
	  Position		  [1285, 739, 1340, 761]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out12"
	  Ports			  [1, 1]
	  Position		  [1285, 764, 1340, 786]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out13"
	  Ports			  [1, 1]
	  Position		  [1285, 789, 1340, 811]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out14"
	  Ports			  [1, 1]
	  Position		  [1285, 814, 1340, 836]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out15"
	  Ports			  [1, 1]
	  Position		  [1525, 799, 1580, 821]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out16"
	  Ports			  [1, 1]
	  Position		  [1525, 824, 1580, 846]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out17"
	  Ports			  [1, 1]
	  Position		  [1525, 849, 1580, 871]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out18"
	  Ports			  [1, 1]
	  Position		  [1740, 884, 1795, 906]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out19"
	  Ports			  [1, 1]
	  Position		  [1740, 909, 1795, 931]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [1285, 889, 1340, 911]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out20"
	  Ports			  [1, 1]
	  Position		  [1740, 934, 1795, 956]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out21"
	  Ports			  [1, 1]
	  Position		  [1285, 839, 1340, 861]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out22"
	  Ports			  [1, 1]
	  Position		  [1740, 784, 1795, 806]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out23"
	  Ports			  [1, 1]
	  Position		  [1740, 809, 1795, 831]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out24"
	  Ports			  [1, 1]
	  Position		  [1740, 834, 1795, 856]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out25"
	  Ports			  [1, 1]
	  Position		  [1740, 859, 1795, 881]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [1285, 914, 1340, 936]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [1285, 939, 1340, 961]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [1285, 964, 1340, 986]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [1525, 874, 1580, 896]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  Ports			  [1, 1]
	  Position		  [1525, 899, 1580, 921]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out8"
	  Ports			  [1, 1]
	  Position		  [1525, 924, 1580, 946]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out9"
	  Ports			  [1, 1]
	  Position		  [1525, 774, 1580, 796]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  Position		  [140, 634, 185, 646]
	  ShowName		  off
	  GotoTag		  "rst"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  Position		  [655, 722, 720, 738]
	  ShowName		  off
	  GotoTag		  "loopback_rst"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  Position		  [640, 239, 710, 251]
	  ShowName		  off
	  GotoTag		  "loop_out_sel"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto12"
	  Position		  [780, 398, 845, 412]
	  ShowName		  off
	  GotoTag		  "gbe_rd_hdr"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto13"
	  Position		  [245, 444, 290, 456]
	  ShowName		  off
	  GotoTag		  "loop_eof"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  Position		  [780, 493, 845, 507]
	  ShowName		  off
	  GotoTag		  "loop_rd_hdr"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto15"
	  Position		  [125, 394, 170, 406]
	  ShowName		  off
	  GotoTag		  "gbe_ip"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto16"
	  Position		  [1145, 72, 1215, 88]
	  ShowName		  off
	  GotoTag		  "loop_mcnt"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto17"
	  Position		  [640, 257, 710, 273]
	  ShowName		  off
	  GotoTag		  "gbe_out_sel"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto18"
	  Position		  [1150, 152, 1220, 168]
	  ShowName		  off
	  GotoTag		  "gbe_mcnt"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto19"
	  Position		  [1145, 42, 1215, 58]
	  ShowName		  off
	  GotoTag		  "loop_hdr"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  Position		  [125, 349, 170, 361]
	  ShowName		  off
	  GotoTag		  "loop_ip"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto20"
	  Position		  [1150, 177, 1220, 193]
	  ShowName		  off
	  GotoTag		  "gbe_hdr"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto21"
	  Position		  [650, 892, 715, 908]
	  ShowName		  off
	  GotoTag		  "gbe_rst"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto22"
	  Position		  [1740, 149, 1785, 161]
	  ShowName		  off
	  GotoTag		  "valid_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto23"
	  Position		  [245, 564, 290, 576]
	  ShowName		  off
	  GotoTag		  "gbe_eof"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto24"
	  Position		  [1730, 647, 1800, 663]
	  ShowName		  off
	  GotoTag		  "loop_ack"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  Position		  [125, 244, 170, 256]
	  ShowName		  off
	  GotoTag		  "loop_in_valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  Position		  [125, 294, 170, 306]
	  ShowName		  off
	  GotoTag		  "gbe_in_valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [1200, 129, 1245, 141]
	  ShowName		  off
	  GotoTag		  "pkt_rdy"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  Position		  [95, 134, 140, 146]
	  ShowName		  off
	  GotoTag		  "loop_din"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto7"
	  Position		  [95, 179, 140, 191]
	  ShowName		  off
	  GotoTag		  "gbe_din"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  Position		  [1730, 737, 1800, 753]
	  ShowName		  off
	  GotoTag		  "gbe_ack"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  Position		  [1735, 279, 1780, 291]
	  ShowName		  off
	  GotoTag		  "eof_int"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [310, 280, 330, 290]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  Ports			  [1, 1]
	  Position		  [725, 396, 755, 414]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter3"
	  Ports			  [1, 1]
	  Position		  [585, 256, 615, 274]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter4"
	  Ports			  [1, 1]
	  Position		  [725, 491, 755, 509]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter5"
	  Ports			  [1, 1]
	  Position		  [310, 295, 330, 305]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter6"
	  Ports			  [1, 1]
	  Position		  [1555, 174, 1570, 186]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter7"
	  Ports			  [1, 1]
	  Position		  [1555, 209, 1570, 221]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [125, 498, 150, 527]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "XOR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical10"
	  Ports			  [2, 1]
	  Position		  [1590, 173, 1615, 202]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical11"
	  Ports			  [2, 1]
	  Position		  [395, 188, 420, 217]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical12"
	  Ports			  [2, 1]
	  Position		  [1590, 208, 1615, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical13"
	  Ports			  [2, 1]
	  Position		  [1670, 693, 1695, 722]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical14"
	  Ports			  [2, 1]
	  Position		  [140, 553, 165, 582]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical15"
	  Ports			  [2, 1]
	  Position		  [140, 433, 165, 462]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical16"
	  Ports			  [2, 1]
	  Position		  [360, 903, 385, 932]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [830, 168, 855, 197]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical3"
	  Ports			  [2, 1]
	  Position		  [1670, 663, 1695, 692]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical4"
	  Ports			  [2, 1]
	  Position		  [360, 728, 385, 757]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical5"
	  Ports			  [2, 1]
	  Position		  [830, 88, 855, 117]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical6"
	  Ports			  [2, 1]
	  Position		  [395, 235, 420, 275]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical7"
	  Ports			  [2, 1]
	  Position		  [550, 513, 575, 542]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical8"
	  Ports			  [2, 1]
	  Position		  [555, 428, 580, 457]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical9"
	  Ports			  [4, 1]
	  Position		  [350, 276, 375, 339]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [1645, 17, 1670, 83]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [1645, 157, 1670, 223]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [1645, 272, 1670, 338]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  Ports			  [3, 1]
	  Position		  [1645, 567, 1670, 633]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux4"
	  Ports			  [3, 1]
	  Position		  [980, 127, 1005, 193]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux5"
	  Ports			  [3, 1]
	  Position		  [985, 47, 1010, 113]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux6"
	  Ports			  [3, 1]
	  Position		  [1645, 367, 1670, 433]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux7"
	  Ports			  [4, 1]
	  Position		  [585, 693, 610, 767]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux8"
	  Ports			  [4, 1]
	  Position		  [585, 863, 610, 937]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [3, 1]
	  Position		  [455, 697, 495, 743]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  Ports			  [3, 1]
	  Position		  [615, 380, 660, 430]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register3"
	  Ports			  [3, 1]
	  Position		  [615, 475, 660, 525]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register4"
	  Ports			  [3, 1]
	  Position		  [455, 867, 495, 913]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [1135, 119, 1160, 146]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a<b"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [1695, 371, 1725, 389]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "48"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice10"
	  Ports			  [1, 1]
	  Position		  [305, 917, 335, 933]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice11"
	  Ports			  [1, 1]
	  Position		  [1035, 348, 1060, 362]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "12"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice12"
	  Ports			  [1, 1]
	  Position		  [255, 698, 280, 712]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [1055, 208, 1080, 222]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [1695, 406, 1725, 424]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [1055, 243, 1080, 257]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  Ports			  [1, 1]
	  Position		  [255, 678, 280, 692]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  Ports			  [1, 1]
	  Position		  [245, 742, 275, 758]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice7"
	  Ports			  [1, 1]
	  Position		  [1075, 73, 1100, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "48"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice8"
	  Ports			  [1, 1]
	  Position		  [1075, 153, 1100, 167]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "48"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [1035, 323, 1060, 337]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "12"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem15"
	  Ports			  [3, 2]
	  Position		  [1645, 471, 1695, 529]
	  ShowName		  off
	  AttributesFormatString  "Payload Length: 50"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "payload_len"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "payload_len=@1;"
	  MaskInitialization	  "fmtstr = sprintf('Payload Length: %d', payl"
"oad_len);\nset_param(gcb, 'AttributesFormatString', fmtstr);\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "payload_len"
	  System {
	    Name		    "Subsystem15"
	    Location		    [2, 74, 1910, 1086]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [30, 38, 60, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [30, 73, 60, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "eof"
	      Position		      [30, 103, 60, 117]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [430, 43, 455, 57]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "payload_len -1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [80, 70, 95, 90]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay15"
	      Ports		      [1, 1]
	      Position		      [80, 35, 95, 55]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [80, 100, 95, 120]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      Position		      [245, 34, 285, 46]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From15"
	      Position		      [595, 34, 635, 46]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rst"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      Position		      [245, 59, 285, 71]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "eof"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      Position		      [745, 129, 785, 141]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      Position		      [745, 154, 785, 166]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "eof"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out23"
	      Ports		      [1, 1]
	      Position		      [800, 124, 855, 146]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out24"
	      Ports		      [1, 1]
	      Position		      [800, 149, 855, 171]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out25"
	      Ports		      [1, 1]
	      Position		      [800, 174, 855, 196]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out26"
	      Ports		      [1, 1]
	      Position		      [800, 199, 855, 221]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out27"
	      Ports		      [1, 1]
	      Position		      [800, 224, 855, 246]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto1"
	      Position		      [115, 38, 185, 52]
	      ShowName		      off
	      GotoTag		      "rst"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto2"
	      Position		      [115, 73, 185, 87]
	      ShowName		      off
	      GotoTag		      "we"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto3"
	      Position		      [115, 103, 185, 117]
	      ShowName		      off
	      GotoTag		      "eof"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [555, 39, 580, 66]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [335, 39, 360, 66]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [475, 38, 520, 82]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a!=b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope2"
	      Ports		      [5]
	      Position		      [885, 124, 920, 246]
	      Location		      [-3, 41, 1917, 1097]
	      Open		      off
	      NumInputPorts	      "5"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"we"
		axes2			"eof"
		axes3			"payload_cnt"
		axes4			"payload_not_correct"
		axes5			"err_cnt"
	      }
	      TimeRange		      "10000"
	      YMin		      "0~0~0~0~-1"
	      YMax		      "5000~1~3~1~1"
	      SaveName		      "ScopeData2"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "payload_cnt1"
	      Ports		      [2, 1]
	      Position		      [660, 30, 690, 65]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "0"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "payload_cnt2"
	      Ports		      [2, 1]
	      Position		      [385, 50, 415, 85]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "8"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "0"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "err_cnt"
	      Position		      [715, 43, 745, 57]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "err"
	      Position		      [635, 78, 665, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "payload_cnt1"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"err_cnt"
		DstPort			1
	      }
	      Branch {
		Points			[0, 185]
		DstBlock		"Gateway Out27"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "Delay15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From15"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "payload_cnt1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "eof"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [0, -5; 5, 0]
	      Branch {
		DstBlock		"payload_cnt2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -35; 160, 0; 0, 30]
		DstBlock		"Logical1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "payload_cnt2"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Relational"
		DstPort			2
	      }
	      Branch {
		Points			[0, 115]
		DstBlock		"Gateway Out25"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      Points		      [0, 5; 20, 0]
	      Branch {
		DstBlock		"Logical2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		DstBlock		"payload_cnt2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 150]
		DstBlock		"Gateway Out26"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"payload_cnt1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 30]
		DstBlock		"err"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out23"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out24"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out25"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out26"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out27"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      DstBlock		      "Gateway Out23"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      DstBlock		      "Gateway Out24"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay15"
	      SrcPort		      1
	      DstBlock		      "Goto1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Goto2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "Goto3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_mcnt"
	  Ports			  [3, 1]
	  Position		  [905, 142, 935, 178]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_timeouts"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [640, 955, 740, 985]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_loopback_poor_timing_gbe_"
"timeouts_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "in_sel"
	  Ports			  [2, 1]
	  Position		  [445, 217, 490, 268]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "off"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "loop_invalid_eof"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [300, 495, 400, 525]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_loopback_poor_timing_loop"
"_invalid_eof_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "loop_mcnt"
	  Ports			  [3, 1]
	  Position		  [905, 62, 935, 98]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "loop_rds"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [620, 190, 720, 220]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_loopback_poor_timing_loop"
"_rds_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "loop_timeouts"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [645, 780, 745, 810]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_loopback_poor_timing_loop"
"_timeouts_user_data_in"
	}
	Block {
	  BlockType		  Scope
	  Name			  "loopback_mux_debug"
	  Ports			  [11]
	  Position		  [1365, 717, 1400, 983]
	  Location		  [5, 49, 1926, 1106]
	  Open			  off
	  NumInputPorts		  "11"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "loop_din"
	    axes2		    "gbe_din"
	    axes3		    "loop_in_valid"
	    axes4		    "gbe_in_valid"
	    axes5		    "pkt_rdy"
	    axes6		    "gbe_out_sel"
	    axes7		    "eof_int"
	    axes8		    "loop_rd_hdr"
	    axes9		    "gbe_rd_hdr"
	    axes10		    "loop_mcnt"
	    axes11		    "gbe_mcnt"
	  }
	  YMin			  "300~190.95~0~0.95~0.95~-1~-1~-1~-5~-5~-5"
	  YMax			  "525~211.05~1~1.05~1.05~1~1~1~5~5~5"
	  SaveName		  "ScopeData7"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mcnt"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1170, 220, 1270, 250]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_loopback_poor_timing_mcnt"
"_user_data_in"
	}
	Block {
	  BlockType		  Scope
	  Name			  "mcnt_verify"
	  Ports			  [7]
	  Position		  [1815, 783, 1840, 957]
	  Location		  [5, 49, 1925, 1105]
	  Open			  off
	  NumInputPorts		  "7"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "loop_mcnt"
	    axes2		    "gbe_mcnt"
	    axes3		    "pkt_rdy"
	    axes4		    "EOF_int"
	    axes5		    "loop_valid"
	    axes6		    "gbe_valid"
	    axes7		    "gbe_out_sel"
	  }
	  YMin			  "300~190.95~0~-5~-5~-5~-5"
	  YMax			  "525~211.05~1~5~5~5~5"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge1"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [460, 791, 495, 809]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge2"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [460, 966, 495, 984]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge3"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [185, 441, 220, 459]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge4"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [185, 561, 220, 579]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rst_ctl"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [105, 670, 205, 700]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_loopback_poor_timing_rst_"
"ctl_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rx_err_cnt"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1740, 470, 1840, 500]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_loopback_poor_timing_rx_e"
"rr_cnt_user_data_in"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "snap"
	  Ports			  [3]
	  Position		  [1295, 431, 1340, 519]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Number of Samples (2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "nsamples=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "12"
	  System {
	    Name		    "snap"
	    Location		    [2, 74, 1400, 620]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [245, 182, 280, 198]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [245, 258, 275, 272]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      Position		      [240, 338, 270, 352]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [275, 362, 310, 378]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [275, 282, 310, 298]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [525, 360, 555, 390]
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [625, 334, 665, 356]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "1"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [685, 422, 705, 438]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      "on"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [685, 179, 710, 201]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "on"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [685, 402, 705, 418]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "on"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      Ports		      [1, 1]
	      Position		      [685, 254, 710, 276]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "on"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      Ports		      [1, 1]
	      Position		      [685, 309, 710, 331]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "on"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      Ports		      [1, 1]
	      Position		      [685, 334, 710, 356]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "on"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [1255, 143, 1285, 157]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out10"
	      Ports		      [1, 1]
	      Position		      [1255, 23, 1285, 37]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [1255, 43, 1285, 57]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      Ports		      [1, 1]
	      Position		      [1255, 103, 1285, 117]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out7"
	      Ports		      [1, 1]
	      Position		      [1255, 123, 1285, 137]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out8"
	      Ports		      [1, 1]
	      Position		      [1255, 83, 1285, 97]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out9"
	      Ports		      [1, 1]
	      Position		      [1255, 63, 1285, 77]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [360, 358, 380, 372]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [395, 337, 425, 373]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [530, 308, 565, 332]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [3, 1]
	      Position		      [800, 403, 825, 447]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [800, 330, 825, 365]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [325, 227, 340, 303]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [325, 307, 340, 383]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      DiscretePulseGenerator
	      Name		      "Pulse\nGenerator1"
	      Ports		      [0, 1]
	      Position		      [15, 442, 40, 468]
	      Period		      "4196"
	      PulseWidth	      "2"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [3, 1]
	      Position		      [895, 325, 940, 375]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [1070, 430, 1115, 480]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [3, 1]
	      Position		      [450, 304, 500, 346]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [380, 182, 410, 198]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [730, 331, 780, 389]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope2"
	      Ports		      [7]
	      Position		      [1305, 21, 1340, 159]
	      Location		      [5, 49, 1925, 1106]
	      Open		      off
	      NumInputPorts	      "7"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"trig_in"
		axes2			"valid trigger"
		axes3			"trigger locked"
		axes4			"delayed trigger"
		axes5			"arm"
		axes6			"disable captures"
		axes7			"addr"
	      }
	      YMin		      "2.72014e+008~0~0~-5~-5~-5~-5"
	      YMax		      "3.00648e+008~110~1~5~5~5~5"
	      SaveName		      "ScopeData3"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [1145, 440, 1245, 470]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "test_loopback_buf_loopback_poor_timing_"
"snap_addr_user_data_in"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [1125, 161, 1205, 219]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      arith_type	      "Unsigned"
	      addr_width	      "nsamples"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ctrl"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [70, 440, 170, 470]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "test_loopback_buf_loopback_poor_timing_"
"snap_ctrl_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "enable"
	      Ports		      [1, 1]
	      Position		      [195, 441, 230, 469]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "freeze_cntr"
	      Ports		      [2, 3]
	      Position		      [970, 257, 1010, 293]
	      SourceBlock	      "casper_library/Misc/freeze_cntr"
	      SourceType	      "freeze_cntr"
	      ShowPortLabels	      "on"
	      CounterBits	      "nsamples"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [300, 446, 335, 464]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "trig1"
	      Ports		      [1, 1]
	      Position		      [195, 306, 230, 334]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "trig_offset"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [570, 360, 670, 390]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "test_loopback_buf_loopback_poor_timing_"
"snap_trig_offset_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "valid"
	      Ports		      [1, 1]
	      Position		      [195, 221, 230, 249]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, 175]
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[50, 0; 0, -95]
		DstBlock		"bram"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [10, 0; 0, -65]
	      Branch {
		Points			[0, -155]
		DstBlock		"Gateway Out7"
		DstPort			1
	      }
	      Branch {
		DstBlock		"freeze_cntr"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Logical1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -315]
		DstBlock		"Gateway Out10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "valid"
	      SrcPort		      1
	      Points		      [75, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "trig1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [245, 0]
	      Branch {
		DstBlock		"Delay5"
		DstPort			1
	      }
	      Branch {
		Points			[0, 85]
		DstBlock		"Counter"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	      Branch {
		Points			[90, 0]
		Branch {
		  DstBlock		  "Register2"
		  DstPort		  2
		}
		Branch {
		  Points		  [225, 0]
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "Delay4"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [10, 0]
		    Branch {
		    Points		    [45, 0]
		    Branch {
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "Delay2"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "ctrl"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -135]
		Branch {
		  DstBlock		  "trig1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "valid"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"enable"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0]
	      Branch {
		Points			[10, 0]
		Branch {
		  Points		  [0, 195]
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Branch {
		  Points		  [70, 0]
		  DstBlock		  "bram"
		  DstPort		  3
		}
	      }
	      Branch {
		Points			[0, -125]
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "enable"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"Register"
		DstPort			2
	      }
	      Branch {
		Points			[0, -100; -260, 0; 0, -160]
		DstBlock		"Gateway Out8"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 0, -15]
	      Branch {
		Points			[0, -30]
		Branch {
		  DstBlock		  "Register2"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -20]
		  Branch {
		    Points		    [85, 0]
		    Branch {
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [95, 0]
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, -240]
		    DstBlock		    "Gateway Out5"
		    DstPort		    1
		  }
		}
	      }
	      Branch {
		DstBlock		"Register2"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [45, 0; 0, -60]
	      Branch {
		DstBlock		"Register"
		DstPort			3
	      }
	      Branch {
		Points			[0, -30]
		Branch {
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -105; -275, 0; 0, -120]
		  DstBlock		  "Gateway Out6"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "trig_offset"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "trig_offset"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -250]
		DstBlock		"Gateway Out9"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Delay7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Logical3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      Points		      [70, 0]
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out9"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out8"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out10"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out7"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Pulse\nGenerator1"
	      SrcPort		      1
	      DstBlock		      "ctrl"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "could not route with \nbrams size2^14 "
	      Position		      [1241, 326]
	    }
	  }
	}
	Block {
	  BlockType		  Scope
	  Name			  "supervisor_debug"
	  Ports			  [7]
	  Position		  [1600, 773, 1625, 947]
	  Location		  [1, 45, 1913, 1093]
	  Open			  off
	  NumInputPorts		  "7"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "loopback_rst"
	    axes2		    "gbe_rst"
	    axes3		    "gbe_out_sel"
	    axes4		    "pkt_rdy"
	    axes5		    "gbe_rd_hdr"
	    axes6		    "loop_rd_hdr"
	    axes7		    "eof_int"
	  }
	  YMin			  "300~190.95~0~-5~-5~-5~-5"
	  YMax			  "525~211.05~1~5~5~5~5"
	  SaveName		  "ScopeData18"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [1740, 43, 1770, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [1740, 183, 1770, 197]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  Position		  [1740, 298, 1770, 312]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "mcnt_out"
	  Position		  [1740, 373, 1770, 387]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ant_out"
	  Position		  [1740, 408, 1770, 422]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "flag"
	  Position		  [1740, 508, 1770, 522]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ip"
	  Position		  [1740, 593, 1770, 607]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "loop_ack"
	  Position		  [1740, 673, 1770, 687]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "gbe_ack"
	  Position		  [1740, 703, 1770, 717]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "Convert20"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_valid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "loop_valid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "valid"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto22"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  DstBlock		  "mcnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert6"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Convert6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out12"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out13"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out14"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out21"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  DstBlock		  "Goto4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  DstBlock		  "Goto5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "loop_din"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_din"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From19"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From20"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From26"
	  SrcPort		  1
	  DstBlock		  "Gateway Out11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From25"
	  SrcPort		  1
	  DstBlock		  "Gateway Out10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From27"
	  SrcPort		  1
	  DstBlock		  "Gateway Out12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From28"
	  SrcPort		  1
	  DstBlock		  "Gateway Out13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From24"
	  SrcPort		  1
	  DstBlock		  "Gateway Out21"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From29"
	  SrcPort		  1
	  DstBlock		  "Gateway Out14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "From31"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From32"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "From37"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "loop_eof"
	  SrcPort		  1
	  DstBlock		  "Convert5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_eof"
	  SrcPort		  1
	  DstBlock		  "Convert10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From38"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "From43"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From44"
	  SrcPort		  1
	  DstBlock		  "Convert11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert11"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "loop_ip"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_ip"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From45"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Convert13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From48"
	  SrcPort		  1
	  DstBlock		  "Slice2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From49"
	  SrcPort		  1
	  DstBlock		  "Slice4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out10"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out11"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  DstBlock		  "loopback_mux_debug"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "From50"
	  SrcPort		  1
	  DstBlock		  "Gateway Out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From51"
	  SrcPort		  1
	  DstBlock		  "Gateway Out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out24"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out22"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out23"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out25"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out18"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out19"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out20"
	  SrcPort		  1
	  DstBlock		  "mcnt_verify"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "From59"
	  SrcPort		  1
	  DstBlock		  "Gateway Out20"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From58"
	  SrcPort		  1
	  DstBlock		  "Gateway Out19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From57"
	  SrcPort		  1
	  DstBlock		  "Gateway Out18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From56"
	  SrcPort		  1
	  DstBlock		  "Gateway Out25"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From60"
	  SrcPort		  1
	  DstBlock		  "Gateway Out22"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From61"
	  SrcPort		  1
	  DstBlock		  "Gateway Out23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From62"
	  SrcPort		  1
	  DstBlock		  "Gateway Out24"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux4"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    DstBlock		    "Slice8"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Goto20"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux5"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "Slice7"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Goto19"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice7"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto16"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice8"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Goto18"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "mcnt_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ant_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert12"
	  SrcPort		  1
	  DstBlock		  "Mux6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From54"
	  SrcPort		  1
	  DstBlock		  "Convert12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From52"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From53"
	  SrcPort		  1
	  DstBlock		  "Mux6"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux6"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Inverter6"
	  SrcPort		  1
	  DstBlock		  "Logical10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical10"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  DstBlock		  "Logical10"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From55"
	  SrcPort		  1
	  DstBlock		  "Inverter6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From65"
	  SrcPort		  1
	  DstBlock		  "Inverter7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical12"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical12"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Inverter7"
	  SrcPort		  1
	  DstBlock		  "Logical12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter2"
	  SrcPort		  1
	  DstBlock		  "Slice10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  DstBlock		  "Counter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From66"
	  SrcPort		  1
	  DstBlock		  "Counter3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  DstBlock		  "gbe_timeouts"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical16"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, -15]
	    Branch {
	      Points		      [0, -30]
	      DstBlock		      "Register4"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Register4"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "posedge2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical14"
	  SrcPort		  1
	  DstBlock		  "posedge4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical15"
	  SrcPort		  1
	  DstBlock		  "posedge3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert5"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Logical15"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 15; -35, 0; 0, 50]
	    DstBlock		    "Logical1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Convert10"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical14"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From68"
	  SrcPort		  1
	  DstBlock		  "Logical14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From69"
	  SrcPort		  1
	  DstBlock		  "Logical15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice10"
	  SrcPort		  1
	  DstBlock		  "Logical16"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out16"
	  SrcPort		  1
	  DstBlock		  "supervisor_debug"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out9"
	  SrcPort		  1
	  DstBlock		  "supervisor_debug"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out15"
	  SrcPort		  1
	  DstBlock		  "supervisor_debug"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out17"
	  SrcPort		  1
	  DstBlock		  "supervisor_debug"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  DstBlock		  "supervisor_debug"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  DstBlock		  "supervisor_debug"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out8"
	  SrcPort		  1
	  DstBlock		  "supervisor_debug"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "From72"
	  SrcPort		  1
	  DstBlock		  "Gateway Out9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From73"
	  SrcPort		  1
	  DstBlock		  "Gateway Out15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From74"
	  SrcPort		  1
	  DstBlock		  "Gateway Out16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From75"
	  SrcPort		  1
	  DstBlock		  "Gateway Out17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From76"
	  SrcPort		  1
	  DstBlock		  "Gateway Out6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From77"
	  SrcPort		  1
	  DstBlock		  "Gateway Out7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From78"
	  SrcPort		  1
	  DstBlock		  "Gateway Out8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical3"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "loop_ack"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto24"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical13"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "gbe_ack"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Subsystem15"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_err_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Subsystem15"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "flag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From35"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Subsystem15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From81"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Subsystem15"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From82"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Subsystem15"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "Slice6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From22"
	  SrcPort		  1
	  DstBlock		  "Counter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter1"
	  SrcPort		  1
	  DstBlock		  "loop_timeouts"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical4"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, -10]
	    Branch {
	      Points		      [0, -30]
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Register1"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "posedge1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From15"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical11"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From30"
	  SrcPort		  1
	  DstBlock		  "Logical6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter3"
	  SrcPort		  1
	  DstBlock		  "Goto17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in_sel"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    Points		    [35, 0]
	    Branch {
	      DstBlock		      "Inverter3"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Goto11"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "Counter4"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Logical6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "in_sel"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From33"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  DstBlock		  "Convert9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Inverter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  DstBlock		  "Goto12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From39"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register3"
	  SrcPort		  1
	  DstBlock		  "Convert14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert14"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Inverter4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter4"
	  SrcPort		  1
	  DstBlock		  "Goto14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From41"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical11"
	  SrcPort		  1
	  Points		  [0, 25]
	  DstBlock		  "in_sel"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical8"
	  SrcPort		  1
	  Points		  [10, 0; 0, -25]
	  Branch {
	    DstBlock		    "Register2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Register2"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "From36"
	  SrcPort		  1
	  DstBlock		  "Logical8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From46"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical7"
	  SrcPort		  1
	  Points		  [15, 0; 0, -15]
	  Branch {
	    DstBlock		    "Register3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Register3"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "From40"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From47"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From14"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Inverter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From42"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Inverter5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical9"
	  SrcPort		  1
	  DstBlock		  "Logical6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  DstBlock		  "Logical9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter5"
	  SrcPort		  1
	  DstBlock		  "Logical9"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From63"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical9"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From64"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical9"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "gbe_mcnt"
	  SrcPort		  1
	  DstBlock		  "Mux4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "loop_mcnt"
	  SrcPort		  1
	  DstBlock		  "Mux5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [20, 0; 0, -15]
	  Branch {
	    DstBlock		    "gbe_mcnt"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Mux4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical5"
	  SrcPort		  1
	  Points		  [5, 0; 0, -15]
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Mux5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "loop_mcnt"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "Logical5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From70"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  DstBlock		  "Logical5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From17"
	  SrcPort		  1
	  Points		  [0, 0; 70, 0]
	  Branch {
	    DstBlock		    "loop_mcnt"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Mux5"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "From18"
	  SrcPort		  1
	  Points		  [0, 0; 60, 0]
	  Branch {
	    DstBlock		    "gbe_mcnt"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Mux4"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Concat7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Delay41"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay42"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "snap"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay43"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "snap"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay41"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "snap"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From79"
	  SrcPort		  1
	  DstBlock		  "Delay42"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From71"
	  SrcPort		  1
	  DstBlock		  "Delay43"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From86"
	  SrcPort		  1
	  DstBlock		  "Slice9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From87"
	  SrcPort		  1
	  DstBlock		  "Slice11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice11"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From88"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From80"
	  SrcPort		  1
	  DstBlock		  "Convert7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From83"
	  SrcPort		  1
	  DstBlock		  "Convert8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From84"
	  SrcPort		  1
	  DstBlock		  "Convert15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From85"
	  SrcPort		  1
	  DstBlock		  "Convert16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From89"
	  SrcPort		  1
	  DstBlock		  "Convert17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From90"
	  SrcPort		  1
	  DstBlock		  "Convert18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From91"
	  SrcPort		  1
	  DstBlock		  "Convert19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From92"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From16"
	  SrcPort		  1
	  DstBlock		  "Register4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From23"
	  SrcPort		  1
	  DstBlock		  "Logical3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From21"
	  SrcPort		  1
	  DstBlock		  "Logical13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From34"
	  SrcPort		  1
	  DstBlock		  "Logical3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From93"
	  SrcPort		  1
	  DstBlock		  "Logical13"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux7"
	  SrcPort		  1
	  DstBlock		  "Goto10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Mux7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux8"
	  SrcPort		  1
	  DstBlock		  "Goto21"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register4"
	  SrcPort		  1
	  DstBlock		  "Mux8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Mux7"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant34"
	  SrcPort		  1
	  DstBlock		  "rst_ctl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst_ctl"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "Slice5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Slice12"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  Points		  [275, 0; 0, 15]
	  Branch {
	    DstBlock		    "Mux7"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 170]
	    DstBlock		    "Mux8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice12"
	  SrcPort		  1
	  Points		  [55, 0; 0, 30]
	  Branch {
	    DstBlock		    "Logical4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 175]
	    DstBlock		    "Logical16"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  DstBlock		  "loop_mcnt"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  DstBlock		  "gbe_mcnt"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert7"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Convert8"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Convert15"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Convert16"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Convert17"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Convert18"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "Convert19"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "Counter4"
	  SrcPort		  1
	  DstBlock		  "loop_rds"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From67"
	  SrcPort		  1
	  DstBlock		  "Counter4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert20"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Goto9"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "eof"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "posedge1"
	  SrcPort		  1
	  DstBlock		  "Counter1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "posedge2"
	  SrcPort		  1
	  DstBlock		  "Counter3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "posedge3"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Goto13"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30; -120, 0]
	    DstBlock		    "Logical1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "posedge4"
	  SrcPort		  1
	  DstBlock		  "Goto23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From94"
	  SrcPort		  1
	  DstBlock		  "Counter5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter5"
	  SrcPort		  1
	  DstBlock		  "loop_invalid_eof"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "Counter5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Mux7"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Mux8"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "Mux8"
	  DstPort		  4
	}
	Annotation {
	  Name			  "Read from loopback if a gbe packet\nhas bee"
"n received with a higher mcnt.\nOtherwise, read from GbE.\nOnce packet readou"
"t begins, wait for eof\nbefore choosing between gbe & loopback again."
	  Position		  [509, 49]
	}
	Annotation {
	  Name			  "Only take data from loopback\nif a higher m"
"cnt has been\nreceived from gbe."
	  Position		  [1296, 105]
	}
	Annotation {
	  Name			  "This block selects data between the gbe inp"
"ut\nand the loopback input based on their respective MCNT values.\nIt expect "
"correlator X engine exchange format packets.\n\nThere is a timeout implemente"
"d to prevent the loopback interface\nwaiting indefinitely for crazy MCNT valu"
"es."
	  Position		  [162, 47]
	}
	Annotation {
	  Name			  "Don't output the hdr\nas valid data"
	  Position		  [1395, 200]
	}
	Annotation {
	  Name			  "this is a timeout incase\nthe gbe buffer ha"
"s\nsome crazy mcnt value stuck in it"
	  Position		  [234, 970]
	}
	Annotation {
	  Name			  "this is a timeout incase\nthe loopback buff"
"er has\nsome crazy mcnt value stuck in it"
	  Position		  [239, 795]
	}
	Annotation {
	  Name			  "Grab data from\nGbe by default,\nunless we'"
"re receiving \nfrom loopback "
	  Position		  [772, 268]
	}
	Annotation {
	  Name			  "Register the first valid \ndata of a packet"
" (mcnt)\nfrom the gbe and loop."
	  Position		  [971, 28]
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "loopback_src"
      Ports		      [6]
      Position		      [1035, 588, 1075, 727]
      Location		      [5, 49, 1918, 1097]
      Open		      off
      NumInputPorts	      "6"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"data"
	axes2			"valid"
	axes3			"destip"
	axes4			"eof"
	axes5			"discard"
	axes6			"ack"
      }
      YMin		      "1500~0~1.59383e+008~0~-1~-5"
      YMax		      "3000~1~1.76161e+008~1~1~5"
      SaveName		      "ScopeData5"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "mux_pkts_orig"
      Ports		      [6, 5]
      Position		      [955, 1007, 1045, 1123]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"mux_pkts_orig"
	Location		[2, 77, 1105, 989]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "gbe_din"
	  Position		  [145, 138, 175, 152]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "gbe_valid"
	  Position		  [130, 363, 160, 377]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "gbe_eof"
	  Position		  [175, 453, 205, 467]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "loop_din"
	  Position		  [145, 93, 175, 107]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "loop_valid"
	  Position		  [130, 323, 160, 337]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "loop_eof"
	  Position		  [175, 423, 205, 437]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [2, 1]
	  Position		  [495, 164, 545, 231]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  Position		  [15, 27, 30, 43]
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [560, 331, 585, 349]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [425, 635, 445, 645]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [275, 30, 295, 40]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [180, 324, 200, 336]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert5"
	  Ports			  [1, 1]
	  Position		  [670, 559, 690, 571]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert6"
	  Ports			  [1, 1]
	  Position		  [495, 74, 515, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert7"
	  Ports			  [1, 1]
	  Position		  [670, 574, 690, 586]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert8"
	  Ports			  [1, 1]
	  Position		  [185, 349, 205, 361]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [535, 413, 560, 437]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  Ports			  [1, 1]
	  Position		  [555, 671, 585, 689]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [475, 590, 495, 610]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [255, 438, 280, 467]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [250, 228, 275, 257]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical3"
	  Ports			  [2, 1]
	  Position		  [430, 578, 455, 607]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical4"
	  Ports			  [2, 1]
	  Position		  [255, 408, 280, 437]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical5"
	  Ports			  [2, 1]
	  Position		  [250, 148, 275, 177]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical7"
	  Ports			  [2, 1]
	  Position		  [475, 308, 500, 337]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical8"
	  Ports			  [2, 1]
	  Position		  [475, 333, 500, 362]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical9"
	  Ports			  [2, 1]
	  Position		  [520, 323, 545, 352]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [535, 67, 560, 133]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [460, 392, 485, 458]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [385, 179, 410, 206]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a<=b"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [390, 630, 405, 650]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [250, 213, 275, 227]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "48"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [450, 163, 475, 177]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [250, 133, 275, 147]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "48"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [450, 213, 475, 227]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  Ports			  [1, 1]
	  Position		  [185, 25, 200, 45]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_mcnt"
	  Ports			  [3, 1]
	  Position		  [330, 217, 360, 253]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "loop_mcnt"
	  Ports			  [3, 1]
	  Position		  [330, 137, 360, 173]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  "off"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "on"
	  en			  "on"
	  out_en		  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mcnt"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [565, 185, 665, 215]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_mux_pkts_orig_mcnt_user_d"
"ata_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [220, 26, 255, 44]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rst_mcnt_regs"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [55, 20, 155, 50]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_mux_pkts_orig_rst_mcnt_re"
"gs_user_data_out"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "state_mach"
	  Ports			  [3, 3]
	  Position		  [525, 558, 615, 602]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "state_mach"
	    Location		    [207, 194, 1230, 616]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "gbe_valid"
	      Position		      [160, 93, 190, 107]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pkt_rdy"
	      Position		      [160, 138, 190, 152]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "eof"
	      Position		      [325, 68, 355, 82]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [330, 26, 360, 44]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [455, 68, 475, 82]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [520, 136, 550, 154]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [395, 126, 425, 144]
	      Orientation	      "left"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [300, 156, 330, 174]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [600, 123, 625, 152]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [280, 93, 305, 122]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [395, 173, 420, 202]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [600, 158, 625, 187]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [390, 50, 435, 100]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [2, 1]
	      Position		      [440, 153, 485, 202]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "gbe_ack"
	      Position		      [730, 168, 760, 182]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "loop_ack"
	      Position		      [730, 133, 760, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "state"
	      Position		      [730, 68, 760, 82]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      Points		      [0, 25]
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [0, 0; 55, 0]
	      Branch {
		Points			[0, 85]
		DstBlock		"Logical3"
		DstPort			2
	      }
	      Branch {
		Points			[0, -20]
		DstBlock		"Register1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "gbe_valid"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical4"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      Points		      [-10, 0]
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "eof"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "loop_ack"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      DstBlock		      "gbe_ack"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pkt_rdy"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		Points			[0, -30]
		DstBlock		"Logical2"
		DstPort			2
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"Inverter2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[80, 0]
		Branch {
		  DstBlock		  "state"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 55]
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "Logical4"
		    DstPort		    1
		  }
		}
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"Inverter1"
		DstPort			1
	      }
	    }
	    Annotation {
	      Name		      "state"
	      Position		      [410, 108]
	    }
	    Annotation {
	      Name		      "output"
	      Position		      [464, 212]
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [585, 93, 615, 107]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [600, 333, 630, 347]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  Position		  [580, 418, 610, 432]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "loop_ack"
	  Position		  [710, 573, 740, 587]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "gbe_ack"
	  Position		  [740, 558, 770, 572]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical9"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 170]
	    DstBlock		    "state_mach"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "eof"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_din"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Mux"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "loop_din"
	  SrcPort		  1
	  Points		  [0, 0; 45, 0]
	  Branch {
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Slice3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "gbe_valid"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Convert8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "loop_valid"
	  SrcPort		  1
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "state_mach"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, -60; -190, 0; 0, -100]
	    Branch {
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -65]
	      Branch {
		Points			[0, -260]
		DstBlock		"Convert6"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical8"
		DstPort			1
	      }
	    }
	  }
	  Branch {
	    DstBlock		    "Convert5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "gbe_eof"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "loop_eof"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical4"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [85, 0; 0, -10]
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "state_mach"
	  SrcPort		  2
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, -80; -190, 0; 0, -185]
	    DstBlock		    "Logical7"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Convert7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [35, 0]
	  DstBlock		  "gbe_mcnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "state_mach"
	  SrcPort		  3
	  Points		  [20, 0; 0, 85]
	  DstBlock		  "Inverter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  Points		  [-335, 0; 0, -445]
	  Branch {
	    DstBlock		    "Logical2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -80]
	    DstBlock		    "Logical5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "gbe_mcnt"
	  SrcPort		  1
	  Points		  [0, -15; 5, 0]
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Slice4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  DstBlock		  "Logical3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "loop_mcnt"
	  SrcPort		  1
	  Points		  [0, 15; 5, 0]
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  Points		  [35, 0]
	  DstBlock		  "loop_mcnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  DstBlock		  "mcnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert6"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert5"
	  SrcPort		  1
	  DstBlock		  "gbe_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert7"
	  SrcPort		  1
	  DstBlock		  "loop_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    Points		    [0, 0]
	    Branch {
	      Points		      [0, 85]
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [140, 0]
	      Branch {
		Points			[0, 270]
		DstBlock		"Logical3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Logical7"
		DstPort			2
	      }
	    }
	  }
	  Branch {
	    DstBlock		    "Logical5"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Convert8"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, -105]
	    DstBlock		    "Logical2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 0]
	    Branch {
	      Points		      [0, 90]
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [165, 0]
	      Branch {
		Points			[0, 210]
		DstBlock		"state_mach"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical8"
		DstPort			2
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Logical7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical8"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical9"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "state_mach"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical3"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "gbe_mcnt"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "loop_mcnt"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "rst_mcnt_regs"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst_mcnt_regs"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Slice5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40; -90, 0; 0, 565]
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  Points		  [10, 0; 0, 120]
	  Branch {
	    DstBlock		    "loop_mcnt"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "gbe_mcnt"
	    DstPort		    2
	  }
	}
	Annotation {
	  Name			  "Read from loopback if a gbe packet\nhas bee"
"n received with a higher mcnt.\nOtherwise, wait until gbe has one ready.\nOnc"
"e packet readout begins, wait for eof\nbefore choosing between gbe & loopback"
" again."
	  Position		  [784, 504]
	}
	Annotation {
	  Name			  "Register the first valid \ndata of a packet"
" (mcnt)\nfrom the gbe."
	  Position		  [326, 303]
	}
	Annotation {
	  Name			  "Only take data from loopback\nif a higher m"
"cnt has been\nreceived from gbe."
	  Position		  [526, 265]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "xaui_buffer0"
      Ports		      [6, 9]
      Position		      [670, 228, 785, 362]
      AttributesFormatString  "Max 1024 data words.\nMax 32 pkts."
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "mux_packets"
      MaskDescription	      "This block allows you to buffer a 10GbE datastr"
"eam."
      MaskPromptString	      "Depth contents (2^?)|Maximum number of packets "
"to buffer? (2^?)"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "off,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "depth_data_bits=@1;depth_hdr_bits=@2;"
      MaskInitialization      "fmtstr = sprintf('Max %d data words.\\nMax %d p"
"kts.', 2^depth_data_bits,2^depth_hdr_bits);\nset_param(gcb, 'AttributesFormat"
"String', fmtstr);\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "10|5"
      MaskTabNameString	      ","
      System {
	Name			"xaui_buffer0"
	Location		[2, 74, 1361, 953]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "d_in"
	  Position		  [15, 223, 45, 237]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_in"
	  Position		  [15, 253, 45, 267]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "dest_ip_0"
	  Position		  [730, 403, 760, 417]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "eof_in"
	  Position		  [15, 283, 45, 297]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "discard_in"
	  Position		  [15, 324, 45, 336]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "ack_out"
	  Position		  [15, 399, 45, 411]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [215, 208, 245, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat3"
	  Ports			  [2, 1]
	  Position		  [420, 874, 460, 941]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat_status"
	  Ports			  [4, 1]
	  Position		  [275, 888, 315, 957]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant13"
	  Ports			  [0, 1]
	  Position		  [380, 705, 415, 725]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant7"
	  Ports			  [0, 1]
	  Position		  [380, 884, 400, 896]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32-9"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant9"
	  Ports			  [0, 1]
	  Position		  [805, 507, 820, 523]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [70, 253, 90, 267]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [225, 895, 250, 905]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [70, 283, 90, 297]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [70, 323, 90, 337]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [70, 398, 90, 412]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert5"
	  Ports			  [1, 1]
	  Position		  [225, 910, 250, 920]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert8"
	  Ports			  [1, 1]
	  Position		  [225, 925, 250, 935]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert9"
	  Ports			  [1, 1]
	  Position		  [225, 940, 250, 950]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [575, 444, 630, 456]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  Position		  [240, 584, 320, 596]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  Position		  [240, 564, 320, 576]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "d_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  Position		  [240, 574, 320, 586]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "v_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  Position		  [240, 594, 320, 606]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From14"
	  Position		  [240, 554, 295, 566]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From15"
	  Position		  [570, 604, 625, 616]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From16"
	  Position		  [570, 624, 615, 636]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_fetch"
	}
	Block {
	  BlockType		  From
	  Name			  "From17"
	  Position		  [570, 634, 625, 646]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From18"
	  Position		  [570, 645, 625, 655]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From19"
	  Position		  [570, 654, 625, 666]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [240, 543, 315, 557]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "in_valid_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From20"
	  Position		  [570, 614, 625, 626]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_commit"
	}
	Block {
	  BlockType		  From
	  Name			  "From21"
	  Position		  [240, 604, 315, 616]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From22"
	  Position		  [785, 544, 830, 556]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_fetch"
	}
	Block {
	  BlockType		  From
	  Name			  "From23"
	  Position		  [240, 615, 310, 625]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From26"
	  Position		  [165, 358, 230, 372]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [575, 429, 650, 441]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "in_valid_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From39"
	  Position		  [60, 907, 165, 923]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [240, 524, 295, 536]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "d_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From40"
	  Position		  [60, 922, 165, 938]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_empty"
	}
	Block {
	  BlockType		  From
	  Name			  "From41"
	  Position		  [60, 892, 165, 908]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From42"
	  Position		  [60, 937, 165, 953]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_empty"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [240, 534, 295, 546]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "v_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [220, 752, 325, 768]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  Position		  [220, 822, 325, 838]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_empty"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  Position		  [220, 737, 325, 753]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  Position		  [220, 837, 325, 853]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_empty"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [340, 596, 380, 604]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out14"
	  Ports			  [1, 1]
	  Position		  [230, 1010, 270, 1020]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [340, 606, 380, 614]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out22"
	  Ports			  [1, 1]
	  Position		  [340, 536, 380, 544]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out23"
	  Ports			  [1, 1]
	  Position		  [340, 546, 380, 554]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out24"
	  Ports			  [1, 1]
	  Position		  [340, 526, 380, 534]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out25"
	  Ports			  [1, 1]
	  Position		  [340, 556, 380, 564]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out27"
	  Ports			  [1, 1]
	  Position		  [665, 616, 705, 624]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out28"
	  Ports			  [1, 1]
	  Position		  [665, 626, 705, 634]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out29"
	  Ports			  [1, 1]
	  Position		  [665, 606, 705, 614]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [340, 616, 380, 624]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out30"
	  Ports			  [1, 1]
	  Position		  [665, 636, 705, 644]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out31"
	  Ports			  [1, 1]
	  Position		  [665, 646, 705, 654]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out39"
	  Ports			  [1, 1]
	  Position		  [340, 566, 380, 574]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out40"
	  Ports			  [1, 1]
	  Position		  [340, 586, 380, 594]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out41"
	  Ports			  [1, 1]
	  Position		  [340, 576, 380, 584]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out42"
	  Ports			  [1, 1]
	  Position		  [665, 656, 705, 664]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [230, 1000, 270, 1010]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  Ports			  [1, 1]
	  Position		  [230, 980, 270, 990]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out8"
	  Ports			  [1, 1]
	  Position		  [230, 990, 270, 1000]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  Position		  [425, 158, 470, 172]
	  ShowName		  off
	  GotoTag		  "ip_fetch"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  Position		  [545, 253, 590, 267]
	  ShowName		  off
	  GotoTag		  "v_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto12"
	  Position		  [545, 158, 590, 172]
	  ShowName		  off
	  GotoTag		  "eof_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto13"
	  Position		  [965, 438, 1010, 452]
	  ShowName		  off
	  GotoTag		  "ip_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  Position		  [135, 397, 220, 413]
	  ShowName		  off
	  GotoTag		  "data_ack"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto15"
	  Position		  [785, 383, 835, 397]
	  ShowName		  off
	  GotoTag		  "ip_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto16"
	  Position		  [750, 453, 810, 467]
	  ShowName		  off
	  GotoTag		  "ip_commit"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  Position		  [360, 359, 435, 371]
	  ShowName		  off
	  GotoTag		  "data_empty"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  Position		  [940, 498, 1000, 512]
	  ShowName		  off
	  GotoTag		  "ip_full"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  Position		  [195, 298, 255, 312]
	  ShowName		  off
	  GotoTag		  "in_valid_eof"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [135, 203, 175, 217]
	  ShowName		  off
	  GotoTag		  "d_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  Position		  [360, 324, 435, 336]
	  ShowName		  off
	  GotoTag		  "data_full"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto7"
	  Position		  [940, 543, 1000, 557]
	  ShowName		  off
	  GotoTag		  "ip_empty"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  Position		  [135, 239, 175, 251]
	  ShowName		  off
	  GotoTag		  "v_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  Position		  [545, 198, 590, 212]
	  ShowName		  off
	  GotoTag		  "d_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter4"
	  Ports			  [1, 1]
	  Position		  [645, 445, 665, 455]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [65, 222, 95, 238]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_data3"
	  Ports			  [1, 1]
	  Position		  [495, 219, 515, 231]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "64"
	  bit1			  "33"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_eof1"
	  Ports			  [1, 1]
	  Position		  [375, 159, 395, 171]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "64"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_eof3"
	  Ports			  [1, 1]
	  Position		  [495, 179, 515, 191]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "64"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "commit"
	  Ports			  [2, 1]
	  Position		  [690, 429, 715, 456]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "data_FWFT"
	  Ports			  [5, 5]
	  Position		  [265, 206, 340, 384]
	  AttributesFormatString  "Depth: 1024"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskDescription	  "A rollback fifo behaves as a normal fifo, e"
"xcept that data which are written in have to be \"committed\" before they bec"
"ome available for readout.  Moreover, any data which are written in and have "
"not been committed can be \"discarded\", and will never be made available for"
" readout."
	  MaskPromptString	  "Fifo Depth (2^?):"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "depth_bits=@1;"
	  MaskInitialization	  "fmtstr = sprintf('Depth: %d', 2^depth_bits)"
";\nset_param(gcb, 'AttributesFormatString', fmtstr);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "depth_data_bits"
	  System {
	    Name		    "data_FWFT"
	    Location		    [2, 74, 1910, 1086]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [15, 13, 45, 27]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [15, 48, 45, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "commit"
	      Position		      [15, 79, 45, 91]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "discard"
	      Position		      [225, 298, 255, 312]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ack"
	      Position		      [15, 108, 45, 122]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [755, 428, 770, 442]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [790, 534, 865, 556]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay15"
	      Ports		      [1, 1]
	      Position		      [790, 240, 865, 260]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      Ports		      [6, 2]
	      Position		      [790, 351, 865, 444]
	      SourceBlock	      "xbsIndex_r3/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory"
	      depth		      "2^depth_bits"
	      initVector	      "0"
	      write_mode_A	      "Read Before Write"
	      write_mode_B	      "Read Before Write"
	      latency		      "1"
	      mem_collision	      off
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      rst_a		      off
	      init_a		      "0"
	      rst_b		      off
	      init_b		      "0"
	      show_param	      off
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      Position		      [995, 819, 1040, 831]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "v_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From10"
	      Position		      [545, 689, 590, 701]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From11"
	      Position		      [545, 703, 625, 717]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From12"
	      Position		      [110, 434, 170, 446]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From13"
	      Position		      [725, 719, 770, 731]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From14"
	      Position		      [960, 684, 1005, 696]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From15"
	      Position		      [960, 669, 1005, 681]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From16"
	      Position		      [960, 699, 1005, 711]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "v_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From17"
	      Position		      [815, 864, 860, 876]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From18"
	      Position		      [1010, 919, 1055, 931]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From19"
	      Position		      [1010, 929, 1055, 941]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      Position		      [110, 419, 170, 431]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From20"
	      Position		      [995, 789, 1040, 801]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From21"
	      Position		      [995, 799, 1040, 811]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "commit"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From22"
	      Position		      [995, 809, 1040, 821]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "dout"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From23"
	      Position		      [995, 779, 1040, 791]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From24"
	      Position		      [995, 769, 1040, 781]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From25"
	      Position		      [260, 279, 305, 291]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "commit"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From26"
	      Position		      [715, 384, 760, 396]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From27"
	      Position		      [260, 319, 305, 331]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From28"
	      Position		      [565, 159, 610, 171]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From29"
	      Position		      [715, 414, 760, 426]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      Position		      [815, 824, 860, 836]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From30"
	      Position		      [375, 294, 420, 306]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From31"
	      Position		      [435, 239, 480, 251]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From32"
	      Position		      [625, 528, 705, 542]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From33"
	      Position		      [110, 383, 190, 397]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From34"
	      Position		      [110, 399, 170, 411]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From35"
	      Position		      [625, 544, 685, 556]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      Position		      [995, 829, 1040, 841]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From5"
	      Position		      [625, 599, 670, 611]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From6"
	      Position		      [1010, 939, 1055, 951]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From7"
	      Position		      [995, 859, 1040, 871]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From8"
	      Position		      [625, 619, 670, 631]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From9"
	      Position		      [625, 579, 670, 591]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [1065, 811, 1105, 819]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out10"
	      Ports		      [1, 1]
	      Position		      [1040, 676, 1080, 684]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out11"
	      Ports		      [1, 1]
	      Position		      [1040, 706, 1080, 714]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out12"
	      Ports		      [1, 1]
	      Position		      [1040, 696, 1080, 704]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [1065, 781, 1105, 789]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out22"
	      Ports		      [1, 1]
	      Position		      [1065, 821, 1105, 829]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out23"
	      Ports		      [1, 1]
	      Position		      [1065, 831, 1105, 839]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out24"
	      Ports		      [1, 1]
	      Position		      [1065, 771, 1105, 779]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out25"
	      Ports		      [1, 1]
	      Position		      [1065, 801, 1105, 809]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      Ports		      [1, 1]
	      Position		      [1065, 841, 1105, 849]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out39"
	      Ports		      [1, 1]
	      Position		      [1065, 791, 1105, 799]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      Ports		      [1, 1]
	      Position		      [1065, 851, 1105, 859]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [1075, 931, 1115, 939]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      Ports		      [1, 1]
	      Position		      [1075, 921, 1115, 929]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out7"
	      Ports		      [1, 1]
	      Position		      [1075, 941, 1115, 949]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out8"
	      Ports		      [1, 1]
	      Position		      [1065, 861, 1105, 869]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out9"
	      Ports		      [1, 1]
	      Position		      [1040, 686, 1080, 694]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto1"
	      Position		      [685, 223, 730, 237]
	      ShowName		      off
	      GotoTag		      "empty"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto10"
	      Position		      [125, 143, 170, 157]
	      ShowName		      off
	      GotoTag		      "ack_negedge"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto11"
	      Position		      [1025, 568, 1070, 582]
	      ShowName		      off
	      GotoTag		      "v_out"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto12"
	      Position		      [920, 217, 985, 233]
	      ShowName		      off
	      GotoTag		      "empty_out"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto2"
	      Position		      [70, 108, 115, 122]
	      ShowName		      off
	      GotoTag		      "ack_out"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto3"
	      Position		      [685, 148, 730, 162]
	      ShowName		      off
	      GotoTag		      "wr_ack"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto4"
	      Position		      [415, 333, 460, 347]
	      ShowName		      off
	      GotoTag		      "wr_cnt"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto5"
	      Position		      [415, 373, 460, 387]
	      ShowName		      off
	      GotoTag		      "rd_cnt"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto6"
	      Position		      [70, 78, 115, 92]
	      ShowName		      off
	      GotoTag		      "commit"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto7"
	      Position		      [900, 393, 945, 407]
	      ShowName		      off
	      GotoTag		      "dout"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto8"
	      Position		      [70, 48, 115, 62]
	      ShowName		      off
	      GotoTag		      "we"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto9"
	      Position		      [70, 13, 115, 27]
	      ShowName		      off
	      GotoTag		      "din"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [185, 433, 200, 447]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [591, 265, 619, 285]
	      Orientation	      "up"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter3"
	      Ports		      [1, 1]
	      Position		      [740, 578, 765, 592]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter4"
	      Ports		      [1, 1]
	      Position		      [935, 613, 955, 627]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter5"
	      Ports		      [1, 1]
	      Position		      [705, 543, 720, 557]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter6"
	      Ports		      [1, 1]
	      Position		      [275, 383, 295, 397]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter7"
	      Ports		      [1, 1]
	      Position		      [185, 398, 200, 412]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter8"
	      Ports		      [1, 1]
	      Position		      [935, 573, 955, 587]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [740, 600, 765, 620]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [625, 233, 650, 262]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [3, 1]
	      Position		      [975, 571, 1000, 629]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [625, 158, 650, 187]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [215, 418, 240, 447]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [2, 1]
	      Position		      [500, 273, 525, 302]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      Ports		      [2, 1]
	      Position		      [545, 283, 570, 312]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical7"
	      Ports		      [2, 1]
	      Position		      [270, 398, 295, 427]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical8"
	      Ports		      [2, 1]
	      Position		      [215, 383, 240, 412]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical9"
	      Ports		      [2, 1]
	      Position		      [740, 528, 765, 557]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [790, 573, 865, 622]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [670, 670, 715, 720]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [3, 1]
	      Position		      [790, 684, 865, 736]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [500, 313, 525, 342]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [500, 223, 525, 252]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [435, 396, 465, 414]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [435, 291, 465, 309]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [435, 311, 465, 329]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [435, 271, 465, 289]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ack_cnt"
	      Ports		      [1, 1]
	      Position		      [885, 818, 935, 842]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "buf_debug"
	      Ports		      [10]
	      Position		      [1130, 775, 1155, 865]
	      Location		      [1, 45, 1913, 1093]
	      Open		      off
	      NumInputPorts	      "10"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"data in"
		axes2			"valid_in"
		axes3			"ack_input"
		axes4			"commit"
		axes5			"data_out"
		axes6			"valid_out"
		axes7			"ack_output"
		axes8			"ack_cnt"
		axes9			"wr_cnt"
		axes10			"empty"
	      }
	      YMin		      "12000~0~9500~0~15500~-5~-5~-5~-5~-5"
	      YMax		      "13300~1~10500~1~17250~5~5~5~5~5"
	      SaveName		      "ScopeData13"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "buf_debug2"
	      Ports		      [4]
	      Position		      [1130, 670, 1155, 720]
	      Location		      [2, 58, 1914, 1167]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"empty"
		axes2			"ack"
		axes3			"valid out"
		axes4			"int"
	      }
	      YMin		      "0~1~0~-1"
	      YMax		      "1~1~1~1"
	      SaveName		      "ScopeData15"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "negedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [685, 616, 720, 634]
	      SourceBlock	      "casper_library/Misc/negedge"
	      SourceType	      "negedge"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "negedge2"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [65, 141, 100, 159]
	      SourceBlock	      "casper_library/Misc/negedge"
	      SourceType	      "negedge"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rd_cnt"
	      Ports		      [2, 1]
	      Position		      [320, 377, 375, 428]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up/Down"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "rd_wr_debug"
	      Ports		      [3]
	      Position		      [1130, 916, 1155, 954]
	      Location		      [-3, 41, 1917, 1097]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"wr_cnt"
		axes2			"rd_cnt"
		axes3			"ack_out"
	      }
	      YMin		      "12000~0~-5"
	      YMax		      "13300~1~5"
	      SaveName		      "ScopeData14"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "set_cnt"
	      Ports		      [3, 2]
	      Position		      [320, 276, 375, 334]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"set_cnt"
		Location		[270, 405, 969, 626]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "set"
		  Position		  [15, 128, 45, 142]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "undo"
		  Position		  [15, 38, 45, 52]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [15, 78, 45, 92]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter4"
		  Ports			  [3, 1]
		  Position		  [250, 44, 300, 96]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "depth_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  on
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [70, 156, 100, 174]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [165, 57, 190, 73]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [3, 1]
		  Position		  [205, 40, 230, 70]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [3, 1]
		  Position		  [115, 129, 145, 171]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [2, 1]
		  Position		  [330, 111, 375, 164]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "set_cnt"
		  Position		  [415, 133, 445, 147]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cnt"
		  Position		  [340, 63, 370, 77]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "undo"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Counter4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "set"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "set_cnt"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 40; -150, 0]
		    DstBlock		    "Counter4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter4"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Counter4"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "cnt"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "wr_cnt"
	      Ports		      [1, 1]
	      Position		      [885, 859, 935, 881]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [915, 413, 945, 427]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [1040, 593, 1070, 607]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wr_ack"
	      Position		      [700, 168, 730, 182]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "full"
	      Position		      [700, 293, 730, 307]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "empty"
	      Position		      [915, 243, 945, 257]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Inverter2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"full"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Dual Port RAM"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -70]
		DstBlock		"Relational1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		Points			[20, 0]
		Branch {
		  Points		  [0, -40]
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"Goto4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      1
	      Points		      [0, -60]
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_cnt"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -25]
		DstBlock		"Goto5"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "commit"
	      SrcPort		      1
	      DstBlock		      "Goto6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      Points		      [0, 0; 0, -5]
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"Logical3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Goto8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "discard"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      Points		      [15, 0]
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Goto1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay15"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out24"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out39"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out25"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out22"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out23"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "ack_cnt"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Gateway Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "wr_cnt"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Gateway Out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From12"
	      SrcPort		      1
	      DstBlock		      "Inverter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Gateway Out22"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ack"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Goto2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"negedge2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      DstBlock		      "ack_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      DstBlock		      "Gateway Out23"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      DstBlock		      "rd_wr_debug"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      DstBlock		      "rd_wr_debug"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out7"
	      SrcPort		      1
	      DstBlock		      "rd_wr_debug"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From6"
	      SrcPort		      1
	      DstBlock		      "Gateway Out7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out8"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "From7"
	      SrcPort		      1
	      DstBlock		      "Gateway Out8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"valid"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto11"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From11"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -30]
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[10, 0]
		Branch {
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, 20; 75, 0; 0, -20]
		  DstBlock		  "Register2"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "From10"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out10"
	      SrcPort		      1
	      DstBlock		      "buf_debug2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out9"
	      SrcPort		      1
	      DstBlock		      "buf_debug2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out12"
	      SrcPort		      1
	      DstBlock		      "buf_debug2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out11"
	      SrcPort		      1
	      DstBlock		      "buf_debug2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "From14"
	      SrcPort		      1
	      DstBlock		      "Gateway Out9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From15"
	      SrcPort		      1
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "Gateway Out10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From16"
	      SrcPort		      1
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "Gateway Out12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From13"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From17"
	      SrcPort		      1
	      DstBlock		      "wr_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From18"
	      SrcPort		      1
	      DstBlock		      "Gateway Out6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From19"
	      SrcPort		      1
	      DstBlock		      "Gateway Out5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From20"
	      SrcPort		      1
	      DstBlock		      "Gateway Out39"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From21"
	      SrcPort		      1
	      DstBlock		      "Gateway Out25"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From22"
	      SrcPort		      1
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From23"
	      SrcPort		      1
	      DstBlock		      "Gateway Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From24"
	      SrcPort		      1
	      DstBlock		      "Gateway Out24"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From25"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From26"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From27"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From28"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"wr_ack"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From29"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -45]
		DstBlock		"Dual Port RAM"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Goto9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From30"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From31"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		DstBlock		"Gateway Out11"
		DstPort			1
	      }
	      Branch {
		Points			[0, -90]
		DstBlock		"Inverter4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "negedge2"
	      SrcPort		      1
	      DstBlock		      "Goto10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter6"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical7"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [5, 0; 0, -15]
	      DstBlock		      "Logical7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical8"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -10]
		DstBlock		"Inverter6"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From33"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From34"
	      SrcPort		      1
	      DstBlock		      "Inverter7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From32"
	      SrcPort		      1
	      DstBlock		      "Logical9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From35"
	      SrcPort		      1
	      DstBlock		      "Inverter5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter5"
	      SrcPort		      1
	      DstBlock		      "Logical9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical9"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [50, 0]
	      DstBlock		      "Inverter8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter3"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From9"
	      SrcPort		      1
	      DstBlock		      "Inverter3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From8"
	      SrcPort		      1
	      DstBlock		      "negedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From5"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter4"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Inverter8"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay15"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"empty"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"Goto12"
		DstPort			1
	      }
	    }
	    Annotation {
	      Name		      "This block does not quite work as you m"
"ight expect:\nThe \"valid\" signal is correctly aligned with the data,\nbut b"
"ecause this block introduces a one-clock-cycle delay,\nthe second ack pulse p"
"roduces null data.\n\nThis is all ok so long as you keep the ACK line high fo"
"r an entire packet length."
	      Position		      [396, 74]
	    }
	    Annotation {
	      Name		      "set until the first ack"
	      Position		      [679, 746]
	    }
	    Annotation {
	      Name		      "set during the second ack"
	      Position		      [810, 749]
	    }
	    Annotation {
	      Name		      "If the ack line goes low while there's "
"still valid data on the output,\nthen we need to set the rd addr back one pla"
"ce and blank the next \noutput as invalid."
	      Position		      [425, 576]
	    }
	    Annotation {
	      Name		      "Dualport ram incurrs delay\nof one cloc"
"k cycle"
	      Position		      [829, 483]
	    }
	  }
	}
	Block {
	  BlockType		  Scope
	  Name			  "data_debug"
	  Ports			  [10]
	  Position		  [400, 524, 420, 626]
	  Location		  [-3, 41, 1917, 1097]
	  Open			  off
	  NumInputPorts		  "10"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data in"
	    axes2		    "valid in"
	    axes3		    "eof in"
	    axes4		    "ip in"
	    axes5		    "data_out"
	    axes6		    "valid_out"
	    axes7		    "eof_out"
	    axes8		    "ip_out"
	    axes9		    "ack"
	    axes10		    "buffer_full"
	  }
	  YMin			  "12000~0~9500~0~15500~0~0~-5~-5~-5"
	  YMax			  "13300~1~10500~1~17250~1~1~5~5~5"
	  SaveName		  "ScopeData8"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_empty"
	  Ports			  [2, 1]
	  Position		  [345, 822, 365, 853]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_full"
	  Ports			  [2, 1]
	  Position		  [345, 737, 370, 768]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "ip_debug"
	  Ports			  [6]
	  Position		  [750, 605, 770, 665]
	  Location		  [5, 49, 1925, 1162]
	  Open			  off
	  NumInputPorts		  "6"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "ip_in"
	    axes2		    "we"
	    axes3		    "ack"
	    axes4		    "ip_out"
	    axes5		    "eof_out"
	    axes6		    "data_ack"
	  }
	  YMin			  "100~0~0~100~0~-5"
	  YMax			  "103~1~1~103~1~5"
	  SaveName		  "ScopeData9"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ip_fifo"
	  Ports			  [5, 4]
	  Position		  [845, 391, 920, 569]
	  AttributesFormatString  "Depth: 32"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskDescription	  "A rollback fifo behaves as a normal fifo, e"
"xcept that data which are written in have to be \"committed\" before they bec"
"ome available for readout.  Moreover, any data which are written in and have "
"not been committed can be \"discarded\", and will never be made available for"
" readout."
	  MaskPromptString	  "Fifo Depth (2^?):"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "depth_bits=@1;"
	  MaskInitialization	  "fmtstr = sprintf('Depth: %d', 2^depth_bits)"
";\nset_param(gcb, 'AttributesFormatString', fmtstr);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "depth_hdr_bits"
	  System {
	    Name		    "ip_fifo"
	    Location		    [304, 222, 937, 634]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [335, 268, 365, 282]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [380, 28, 410, 42]
	      Orientation	      "left"
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "commit"
	      Position		      [20, 134, 50, 146]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "discard"
	      Position		      [55, 153, 85, 167]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "fetch"
	      Position		      [20, 253, 50, 267]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [370, 281, 400, 299]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      Ports		      [6, 2]
	      Position		      [420, 205, 495, 300]
	      SourceBlock	      "xbsIndex_r3/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory"
	      depth		      "2^depth_bits"
	      initVector	      "0"
	      write_mode_A	      "Read Before Write"
	      write_mode_B	      "Read Before Write"
	      latency		      "1"
	      mem_collision	      off
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      rst_a		      off
	      init_a		      "0"
	      rst_b		      off
	      init_b		      "0"
	      show_param	      off
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [540, 96, 570, 114]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [456, 120, 484, 140]
	      Orientation	      "up"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [490, 88, 515, 117]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [335, 13, 360, 42]
	      Orientation	      "left"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [110, 253, 135, 282]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [2, 1]
	      Position		      [365, 128, 390, 157]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      Ports		      [2, 1]
	      Position		      [410, 138, 435, 167]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [365, 168, 390, 197]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [365, 78, 390, 107]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [290, 251, 320, 269]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [285, 141, 315, 159]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [220, 166, 250, 184]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [220, 126, 250, 144]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rd_cnt"
	      Ports		      [1, 1]
	      Position		      [155, 249, 190, 291]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "set_cnt"
	      Ports		      [3, 2]
	      Position		      [140, 131, 195, 189]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"set_cnt"
		Location		[270, 405, 969, 626]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "set"
		  Position		  [15, 128, 45, 142]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "undo"
		  Position		  [15, 38, 45, 52]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [15, 78, 45, 92]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter4"
		  Ports			  [3, 1]
		  Position		  [250, 44, 300, 96]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "depth_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  on
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [70, 156, 100, 174]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [165, 57, 190, 73]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [3, 1]
		  Position		  [205, 40, 230, 70]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [3, 1]
		  Position		  [115, 129, 145, 171]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [2, 1]
		  Position		  [330, 111, 375, 164]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "set_cnt"
		  Position		  [415, 133, 445, 147]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cnt"
		  Position		  [340, 63, 370, 77]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "undo"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Counter4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "set"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "set_cnt"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 40; -150, 0]
		    DstBlock		    "Counter4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter4"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Counter4"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "cnt"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [510, 268, 540, 282]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wr_ack"
	      Position		      [50, 23, 80, 37]
	      Orientation	      "left"
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "full"
	      Position		      [500, 148, 530, 162]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "empty"
	      Position		      [540, 43, 570, 57]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Inverter2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"full"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 90, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Dual Port RAM"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		Points			[0, -45]
		DstBlock		"Dual Port RAM"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      2
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      1
	      Points		      [0, -60]
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_cnt"
	      SrcPort		      1
	      Points		      [70, 0; 0, -10]
	      Branch {
		Points			[0, -110]
		Branch {
		  Points		  [0, -50]
		  DstBlock		  "Relational2"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "commit"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      Points		      [0, 0; 0, -5]
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -90]
		DstBlock		"Logical3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0; -215, 0]
	      Branch {
		DstBlock		"wr_ack"
		DstPort			1
	      }
	      Branch {
		Points			[0, 150]
		Branch {
		  Points		  [0, 65]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "set_cnt"
		  DstPort		  3
		}
	      }
	    }
	    Line {
	      SrcBlock		      "discard"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Inverter1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"empty"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 280; -500, 0; 0, -110]
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fetch"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "overflow_cnt"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [480, 780, 580, 810]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "b_2x_8a_r310_a_xaui_buffer0_overflow_cnt_us"
"er_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "overflows"
	  Ports			  [1, 1]
	  Position		  [425, 785, 460, 805]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "status"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [480, 900, 580, 930]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "b_2x_8a_r310_a_xaui_buffer0_status_user_dat"
"a_in"
	}
	Block {
	  BlockType		  Scope
	  Name			  "status1"
	  Ports			  [4]
	  Position		  [290, 977, 310, 1023]
	  Location		  [5, 56, 1925, 1174]
	  Open			  off
	  NumInputPorts		  "4"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "in0_ip_full"
	    axes2		    "in0_data_full"
	    axes3		    "ip_empty"
	    axes4		    "data_empty"
	  }
	  YMin			  "-1~-1~-1~-1"
	  YMax			  "1~1~1~1"
	  SaveName		  "ScopeData6"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_eof_0"
	  Ports			  [2, 1]
	  Position		  [130, 267, 155, 298]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data"
	  Position		  [560, 218, 590, 232]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [560, 268, 590, 282]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ip_addr"
	  Position		  [980, 408, 1010, 422]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  Position		  [560, 178, 590, 192]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "discard"
	  Position		  [430, 708, 460, 722]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "buffer_overflow"
	  Position		  [430, 748, 460, 762]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "buffer_empty"
	  Position		  [430, 833, 460, 847]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ack_in"
	  Position		  [370, 288, 400, 302]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "status_out"
	  Position		  [430, 983, 460, 997]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Constant13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "discard"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_full"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "buffer_overflow"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "overflows"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "fifo_empty"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "buffer_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  DstBlock		  "fifo_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  DstBlock		  "fifo_empty"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  DstBlock		  "fifo_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "fifo_full"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From41"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    DstBlock		    "Convert1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "Gateway Out7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From39"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Gateway Out8"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Convert5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From40"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Convert8"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Gateway Out6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From42"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Convert9"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Gateway Out14"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat_status"
	  SrcPort		  1
	  Points		  [0, 0; 75, 0]
	  Branch {
	    DstBlock		    "Concat3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "status_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "status"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "discard_in"
	  SrcPort		  1
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  4
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ip_fifo"
	  SrcPort		  3
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "commit"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [90, 0]
	    Branch {
	      Points		      [0, 35]
	      DstBlock		      "ip_fifo"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "ip_fifo"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Goto16"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d_in"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_in"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dest_ip_0"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "ip_fifo"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto15"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "eof_in"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  3
	  DstBlock		  "ack_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ip_fifo"
	  SrcPort		  4
	  DstBlock		  "Goto7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "commit"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "valid_eof_0"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [5, 0; 0, -70]
	    DstBlock		    "Concat"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 10]
	    Branch {
	      DstBlock		      "Goto4"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "data_FWFT"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -60]
	    DstBlock		    "buf_eof1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [120, 0]
	    Branch {
	      Points		      [0, -40]
	      DstBlock		      "buf_eof3"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "buf_data3"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  2
	  Points		  [160, 0; 0, 15; 25, 0]
	  Branch {
	    DstBlock		    "valid"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto11"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ip_fifo"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "ip_addr"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto13"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_fifo"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "overflows"
	  SrcPort		  1
	  DstBlock		  "overflow_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out24"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out22"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out23"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out25"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out29"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out27"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out28"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out30"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out31"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out39"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out41"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out40"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Gateway Out42"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  5
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "buf_data3"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "data"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto9"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "buf_eof3"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "eof"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto12"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "commit"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  DstBlock		  "status1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out8"
	  SrcPort		  1
	  DstBlock		  "status1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  DstBlock		  "status1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out14"
	  SrcPort		  1
	  DstBlock		  "status1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Concat_status"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert5"
	  SrcPort		  1
	  DstBlock		  "Concat_status"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert8"
	  SrcPort		  1
	  DstBlock		  "Concat_status"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert9"
	  SrcPort		  1
	  DstBlock		  "Concat_status"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  DstBlock		  "Gateway Out40"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  DstBlock		  "Gateway Out41"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "Gateway Out39"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From14"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out25"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out24"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out22"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From15"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out29"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From17"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out30"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From18"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out31"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ack_out"
	  SrcPort		  1
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From19"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out42"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From20"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out27"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Inverter4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From16"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out28"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From26"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "From21"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "buf_eof1"
	  SrcPort		  1
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From22"
	  SrcPort		  1
	  DstBlock		  "ip_fifo"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "Concat"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Goto5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "valid_eof_0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      DstBlock		      "Goto8"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "data_FWFT"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "valid_eof_0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  DstBlock		  "Goto14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "From23"
	  SrcPort		  1
	  DstBlock		  "Gateway Out3"
	  DstPort		  1
	}
	Annotation {
	  Name			  "MUX TWO PACKET STREAMS\nIncomming data is b"
"uffered and only stored if it is commited (valid EOF).\nIf a discard command "
"is received, the data is flushed."
	  Position		  [385, 37]
	}
	Annotation {
	  Name			  " THE ACK LINE MUST REMAIN HIGH EVEN WHEN VA"
"LID GOES LOW FOR FULL-SPEED READOUT.\n\nThis is fine for the intended purpose"
":\nWe read out a full packet at a time, ensuring that ack stays high until EO"
"F is received.\n\nthis is also important to ensure that the wrong IP address "
"is not used \n(there is a one-clock delay to fetch the next IP)"
	  Position		  [881, 273]
	  DropShadow		  on
	}
	Annotation {
	  Name			  " PACKET LENGTH SHOULD NOT BE LESS THAN 3 WO"
"RDS"
	  Position		  [871, 358]
	  DropShadow		  on
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "xaui_buffer_old"
      Ports		      [6, 9]
      Position		      [710, 1308, 825, 1442]
      AttributesFormatString  "Max 1024 data words.\nMax 256 pkts."
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "mux_packets"
      MaskDescription	      "This block allows you to buffer a 10GbE datastr"
"eam."
      MaskPromptString	      "Depth contents (2^?)|Maximum number of packets "
"to buffer? (2^?)"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "off,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "depth_data_bits=@1;depth_hdr_bits=@2;"
      MaskInitialization      "fmtstr = sprintf('Max %d data words.\\nMax %d p"
"kts.', 2^depth_data_bits,2^depth_hdr_bits);\nset_param(gcb, 'AttributesFormat"
"String', fmtstr);\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "10|8"
      MaskTabNameString	      ","
      System {
	Name			"xaui_buffer_old"
	Location		[2, 74, 1894, 1086]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "d_in"
	  Position		  [15, 223, 45, 237]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_in"
	  Position		  [15, 253, 45, 267]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "dest_ip_0"
	  Position		  [730, 403, 760, 417]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "eof_in"
	  Position		  [15, 283, 45, 297]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "discard_in"
	  Position		  [15, 324, 45, 336]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "ack_out"
	  Position		  [15, 399, 45, 411]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [215, 208, 245, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat3"
	  Ports			  [2, 1]
	  Position		  [420, 874, 460, 941]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat_status"
	  Ports			  [4, 1]
	  Position		  [275, 888, 315, 957]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant13"
	  Ports			  [0, 1]
	  Position		  [380, 705, 415, 725]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant7"
	  Ports			  [0, 1]
	  Position		  [380, 884, 400, 896]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32-9"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant9"
	  Ports			  [0, 1]
	  Position		  [805, 507, 820, 523]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [70, 253, 90, 267]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [225, 895, 250, 905]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [70, 283, 90, 297]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [70, 323, 90, 337]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [70, 398, 90, 412]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert5"
	  Ports			  [1, 1]
	  Position		  [225, 910, 250, 920]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert8"
	  Ports			  [1, 1]
	  Position		  [225, 925, 250, 935]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert9"
	  Ports			  [1, 1]
	  Position		  [225, 940, 250, 950]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [575, 444, 630, 456]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  Position		  [240, 584, 320, 596]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  Position		  [240, 564, 320, 576]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "d_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  Position		  [240, 574, 320, 586]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "v_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  Position		  [240, 594, 320, 606]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From14"
	  Position		  [240, 554, 295, 566]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From15"
	  Position		  [570, 604, 625, 616]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From16"
	  Position		  [570, 624, 615, 636]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_fetch"
	}
	Block {
	  BlockType		  From
	  Name			  "From17"
	  Position		  [570, 634, 625, 646]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From18"
	  Position		  [570, 645, 625, 655]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From19"
	  Position		  [570, 654, 625, 666]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [240, 543, 315, 557]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "in_valid_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From20"
	  Position		  [570, 614, 625, 626]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_commit"
	}
	Block {
	  BlockType		  From
	  Name			  "From21"
	  Position		  [240, 604, 315, 616]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From22"
	  Position		  [785, 544, 830, 556]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_fetch"
	}
	Block {
	  BlockType		  From
	  Name			  "From23"
	  Position		  [240, 615, 310, 625]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From26"
	  Position		  [165, 358, 230, 372]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [575, 429, 650, 441]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "in_valid_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From39"
	  Position		  [60, 907, 165, 923]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [240, 524, 295, 536]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "d_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From40"
	  Position		  [60, 922, 165, 938]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_empty"
	}
	Block {
	  BlockType		  From
	  Name			  "From41"
	  Position		  [60, 892, 165, 908]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From42"
	  Position		  [60, 937, 165, 953]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_empty"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [240, 534, 295, 546]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "v_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [220, 752, 325, 768]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  Position		  [220, 822, 325, 838]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_empty"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  Position		  [220, 737, 325, 753]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  Position		  [220, 837, 325, 853]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_empty"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [340, 596, 380, 604]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out14"
	  Ports			  [1, 1]
	  Position		  [230, 1010, 270, 1020]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [340, 606, 380, 614]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out22"
	  Ports			  [1, 1]
	  Position		  [340, 536, 380, 544]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out23"
	  Ports			  [1, 1]
	  Position		  [340, 546, 380, 554]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out24"
	  Ports			  [1, 1]
	  Position		  [340, 526, 380, 534]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out25"
	  Ports			  [1, 1]
	  Position		  [340, 556, 380, 564]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out27"
	  Ports			  [1, 1]
	  Position		  [665, 616, 705, 624]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out28"
	  Ports			  [1, 1]
	  Position		  [665, 626, 705, 634]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out29"
	  Ports			  [1, 1]
	  Position		  [665, 606, 705, 614]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [340, 616, 380, 624]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out30"
	  Ports			  [1, 1]
	  Position		  [665, 636, 705, 644]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out31"
	  Ports			  [1, 1]
	  Position		  [665, 646, 705, 654]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out39"
	  Ports			  [1, 1]
	  Position		  [340, 566, 380, 574]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out40"
	  Ports			  [1, 1]
	  Position		  [340, 586, 380, 594]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out41"
	  Ports			  [1, 1]
	  Position		  [340, 576, 380, 584]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out42"
	  Ports			  [1, 1]
	  Position		  [665, 656, 705, 664]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [230, 1000, 270, 1010]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  Ports			  [1, 1]
	  Position		  [230, 980, 270, 990]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out8"
	  Ports			  [1, 1]
	  Position		  [230, 990, 270, 1000]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  Position		  [425, 158, 470, 172]
	  ShowName		  off
	  GotoTag		  "ip_fetch"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  Position		  [545, 253, 590, 267]
	  ShowName		  off
	  GotoTag		  "v_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto12"
	  Position		  [545, 158, 590, 172]
	  ShowName		  off
	  GotoTag		  "eof_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto13"
	  Position		  [965, 438, 1010, 452]
	  ShowName		  off
	  GotoTag		  "ip_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  Position		  [135, 397, 220, 413]
	  ShowName		  off
	  GotoTag		  "data_ack"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto15"
	  Position		  [785, 383, 835, 397]
	  ShowName		  off
	  GotoTag		  "ip_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto16"
	  Position		  [750, 453, 810, 467]
	  ShowName		  off
	  GotoTag		  "ip_commit"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  Position		  [360, 359, 435, 371]
	  ShowName		  off
	  GotoTag		  "data_empty"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  Position		  [940, 498, 1000, 512]
	  ShowName		  off
	  GotoTag		  "ip_full"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  Position		  [195, 298, 255, 312]
	  ShowName		  off
	  GotoTag		  "in_valid_eof"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [135, 203, 175, 217]
	  ShowName		  off
	  GotoTag		  "d_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  Position		  [360, 324, 435, 336]
	  ShowName		  off
	  GotoTag		  "data_full"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto7"
	  Position		  [940, 543, 1000, 557]
	  ShowName		  off
	  GotoTag		  "ip_empty"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  Position		  [135, 239, 175, 251]
	  ShowName		  off
	  GotoTag		  "v_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  Position		  [545, 198, 590, 212]
	  ShowName		  off
	  GotoTag		  "d_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter4"
	  Ports			  [1, 1]
	  Position		  [645, 445, 665, 455]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [65, 222, 95, 238]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_data3"
	  Ports			  [1, 1]
	  Position		  [495, 219, 515, 231]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "64"
	  bit1			  "33"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_eof1"
	  Ports			  [1, 1]
	  Position		  [375, 159, 395, 171]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "64"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_eof3"
	  Ports			  [1, 1]
	  Position		  [495, 179, 515, 191]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "64"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "commit"
	  Ports			  [2, 1]
	  Position		  [690, 429, 715, 456]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "data_FWFT"
	  Ports			  [5, 5]
	  Position		  [265, 206, 340, 384]
	  AttributesFormatString  "Depth: 1024"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskDescription	  "A rollback fifo behaves as a normal fifo, e"
"xcept that data which are written in have to be \"committed\" before they bec"
"ome available for readout.  Moreover, any data which are written in and have "
"not been committed can be \"discarded\", and will never be made available for"
" readout."
	  MaskPromptString	  "Fifo Depth (2^?):"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "depth_bits=@1;"
	  MaskInitialization	  "fmtstr = sprintf('Depth: %d', 2^depth_bits)"
";\nset_param(gcb, 'AttributesFormatString', fmtstr);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "depth_data_bits"
	  System {
	    Name		    "data_FWFT"
	    Location		    [2, 74, 1910, 1086]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [45, 68, 75, 82]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [45, 103, 75, 117]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "commit"
	      Position		      [45, 134, 75, 146]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "discard"
	      Position		      [45, 298, 75, 312]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ack"
	      Position		      [45, 163, 75, 177]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [400, 428, 415, 442]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [1085, 185, 1105, 205]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      Ports		      [6, 2]
	      Position		      [435, 350, 510, 445]
	      SourceBlock	      "xbsIndex_r3/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory"
	      depth		      "2^depth_bits"
	      initVector	      "0"
	      write_mode_A	      "Read Before Write"
	      write_mode_B	      "Read Before Write"
	      latency		      "1"
	      mem_collision	      "off"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      rst_a		      "off"
	      init_a		      "0"
	      rst_b		      "off"
	      init_b		      "0"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      Position		      [395, 629, 440, 641]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "v_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From10"
	      Position		      [765, 324, 810, 336]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From11"
	      Position		      [765, 339, 810, 351]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From12"
	      Position		      [30, 434, 75, 446]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From13"
	      Position		      [965, 354, 1010, 366]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From14"
	      Position		      [1200, 334, 1245, 346]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From15"
	      Position		      [1200, 319, 1245, 331]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From16"
	      Position		      [1200, 349, 1245, 361]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "v_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From17"
	      Position		      [215, 674, 260, 686]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From18"
	      Position		      [15, 559, 60, 571]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From19"
	      Position		      [15, 569, 60, 581]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      Position		      [30, 419, 75, 431]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From20"
	      Position		      [395, 599, 440, 611]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From21"
	      Position		      [395, 609, 440, 621]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "commit"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From22"
	      Position		      [395, 619, 440, 631]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "dout"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From23"
	      Position		      [395, 589, 440, 601]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From24"
	      Position		      [395, 579, 440, 591]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From25"
	      Position		      [80, 279, 125, 291]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "commit"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From26"
	      Position		      [360, 384, 405, 396]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From27"
	      Position		      [80, 319, 125, 331]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From28"
	      Position		      [445, 159, 490, 171]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From29"
	      Position		      [360, 414, 405, 426]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      Position		      [215, 634, 260, 646]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From30"
	      Position		      [255, 294, 300, 306]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From31"
	      Position		      [315, 239, 360, 251]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From32"
	      Position		      [935, 178, 1015, 192]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From33"
	      Position		      [15, 383, 95, 397]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From34"
	      Position		      [30, 399, 75, 411]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From35"
	      Position		      [950, 194, 995, 206]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      Position		      [395, 639, 440, 651]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From5"
	      Position		      [905, 249, 950, 261]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From6"
	      Position		      [15, 579, 60, 591]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From7"
	      Position		      [395, 669, 440, 681]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From8"
	      Position		      [825, 269, 870, 281]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From9"
	      Position		      [905, 229, 950, 241]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [465, 621, 505, 629]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out10"
	      Ports		      [1, 1]
	      Position		      [1280, 326, 1320, 334]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out11"
	      Ports		      [1, 1]
	      Position		      [1280, 356, 1320, 364]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out12"
	      Ports		      [1, 1]
	      Position		      [1280, 346, 1320, 354]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [465, 591, 505, 599]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out22"
	      Ports		      [1, 1]
	      Position		      [465, 631, 505, 639]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out23"
	      Ports		      [1, 1]
	      Position		      [465, 641, 505, 649]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out24"
	      Ports		      [1, 1]
	      Position		      [465, 581, 505, 589]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out25"
	      Ports		      [1, 1]
	      Position		      [465, 611, 505, 619]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      Ports		      [1, 1]
	      Position		      [465, 651, 505, 659]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out39"
	      Ports		      [1, 1]
	      Position		      [465, 601, 505, 609]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      Ports		      [1, 1]
	      Position		      [465, 661, 505, 669]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [80, 571, 120, 579]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      Ports		      [1, 1]
	      Position		      [80, 561, 120, 569]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out7"
	      Ports		      [1, 1]
	      Position		      [80, 581, 120, 589]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out8"
	      Ports		      [1, 1]
	      Position		      [465, 671, 505, 679]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out9"
	      Ports		      [1, 1]
	      Position		      [1280, 336, 1320, 344]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto1"
	      Position		      [565, 223, 610, 237]
	      ShowName		      off
	      GotoTag		      "empty"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto10"
	      Position		      [155, 198, 200, 212]
	      ShowName		      off
	      GotoTag		      "ack_negedge"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto11"
	      Position		      [1265, 218, 1310, 232]
	      ShowName		      off
	      GotoTag		      "v_out"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto2"
	      Position		      [100, 163, 145, 177]
	      ShowName		      off
	      GotoTag		      "ack_out"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto3"
	      Position		      [565, 148, 610, 162]
	      ShowName		      off
	      GotoTag		      "wr_ack"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto4"
	      Position		      [220, 333, 265, 347]
	      ShowName		      off
	      GotoTag		      "wr_cnt"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto5"
	      Position		      [290, 413, 335, 427]
	      ShowName		      off
	      GotoTag		      "rd_cnt"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto6"
	      Position		      [100, 133, 145, 147]
	      ShowName		      off
	      GotoTag		      "commit"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto7"
	      Position		      [545, 443, 590, 457]
	      ShowName		      off
	      GotoTag		      "dout"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto8"
	      Position		      [100, 103, 145, 117]
	      ShowName		      off
	      GotoTag		      "we"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto9"
	      Position		      [100, 68, 145, 82]
	      ShowName		      off
	      GotoTag		      "din"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [90, 433, 105, 447]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [471, 265, 499, 285]
	      Orientation	      "up"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter3"
	      Ports		      [1, 1]
	      Position		      [1010, 228, 1030, 242]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter4"
	      Ports		      [1, 1]
	      Position		      [1170, 253, 1190, 267]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter5"
	      Ports		      [1, 1]
	      Position		      [1010, 193, 1025, 207]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter6"
	      Ports		      [1, 1]
	      Position		      [180, 383, 200, 397]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter7"
	      Ports		      [1, 1]
	      Position		      [90, 398, 105, 412]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter8"
	      Ports		      [1, 1]
	      Position		      [1170, 188, 1190, 202]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [1010, 250, 1030, 270]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [505, 233, 530, 262]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [3, 1]
	      Position		      [1215, 233, 1240, 267]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [505, 158, 530, 187]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [120, 418, 145, 447]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [2, 1]
	      Position		      [380, 273, 405, 302]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      Ports		      [2, 1]
	      Position		      [425, 283, 450, 312]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical7"
	      Ports		      [2, 1]
	      Position		      [175, 398, 200, 427]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical8"
	      Ports		      [2, 1]
	      Position		      [120, 383, 145, 412]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical9"
	      Ports		      [2, 1]
	      Position		      [1040, 178, 1065, 207]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [1060, 223, 1105, 272]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [910, 305, 955, 355]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [3, 1]
	      Position		      [1030, 319, 1075, 371]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [380, 313, 405, 342]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [380, 223, 405, 252]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [305, 396, 335, 414]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [315, 291, 345, 309]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [235, 311, 265, 329]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [235, 271, 265, 289]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ack_cnt"
	      Ports		      [1, 1]
	      Position		      [285, 628, 335, 652]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "buf_debug"
	      Ports		      [10]
	      Position		      [530, 585, 555, 675]
	      Location		      [1, 45, 1913, 1093]
	      Open		      off
	      NumInputPorts	      "10"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"data in"
		axes2			"valid_in"
		axes3			"ack_input"
		axes4			"commit"
		axes5			"data_out"
		axes6			"valid_out"
		axes7			"ack_output"
		axes8			"ack_cnt"
		axes9			"wr_cnt"
		axes10			"empty"
	      }
	      YMin		      "12000~0~9500~0~15500~-5~-5~-5~-5~-5"
	      YMax		      "13300~1~10500~1~17250~5~5~5~5~5"
	      SaveName		      "ScopeData13"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "buf_debug2"
	      Ports		      [4]
	      Position		      [1370, 320, 1395, 370]
	      Location		      [2, 58, 1914, 1167]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"empty"
		axes2			"ack"
		axes3			"valid out"
		axes4			"int"
	      }
	      YMin		      "0~1~0~-1"
	      YMax		      "1~1~1~1"
	      SaveName		      "ScopeData15"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "negedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [885, 266, 920, 284]
	      SourceBlock	      "casper_library/Misc/negedge"
	      SourceType	      "negedge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "negedge1"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [825, 336, 860, 354]
	      SourceBlock	      "casper_library/Misc/negedge"
	      SourceType	      "negedge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "negedge2"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [95, 196, 130, 214]
	      SourceBlock	      "casper_library/Misc/negedge"
	      SourceType	      "negedge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rd_cnt"
	      Ports		      [2, 1]
	      Position		      [220, 384, 255, 426]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up/Down"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "rd_wr_debug"
	      Ports		      [3]
	      Position		      [135, 556, 160, 594]
	      Location		      [-3, 41, 1917, 1097]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"wr_cnt"
		axes2			"rd_cnt"
		axes3			"ack_out"
	      }
	      YMin		      "12000~0~-5"
	      YMax		      "13300~1~5"
	      SaveName		      "ScopeData14"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "set_cnt"
	      Ports		      [3, 2]
	      Position		      [140, 276, 195, 334]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"set_cnt"
		Location		[270, 405, 969, 626]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "set"
		  Position		  [15, 128, 45, 142]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "undo"
		  Position		  [15, 38, 45, 52]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [15, 78, 45, 92]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter4"
		  Ports			  [3, 1]
		  Position		  [250, 44, 300, 96]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "depth_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "on"
		  rst			  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [70, 156, 100, 174]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [165, 57, 190, 73]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [3, 1]
		  Position		  [205, 40, 230, 70]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [3, 1]
		  Position		  [115, 129, 145, 171]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [2, 1]
		  Position		  [330, 111, 375, 164]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "set_cnt"
		  Position		  [415, 133, 445, 147]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cnt"
		  Position		  [340, 63, 370, 77]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "undo"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Counter4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "set"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "set_cnt"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 40; -150, 0]
		    DstBlock		    "Counter4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter4"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Counter4"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "cnt"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "wr_cnt"
	      Ports		      [1, 1]
	      Position		      [285, 669, 335, 691]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [560, 413, 590, 427]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [1280, 243, 1310, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wr_ack"
	      Position		      [580, 168, 610, 182]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "full"
	      Position		      [515, 293, 545, 307]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "empty"
	      Position		      [580, 243, 610, 257]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Inverter2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"full"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 90, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Dual Port RAM"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, -70]
		DstBlock		"Relational1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		Points			[20, 0]
		Branch {
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"Goto4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      1
	      Points		      [0, -60]
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_cnt"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Goto5"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "commit"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Goto6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      Points		      [0, 0; 0, -5]
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"Logical3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Goto8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "discard"
	      SrcPort		      1
	      DstBlock		      "set_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"empty"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out24"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out39"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out25"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out22"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out23"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "ack_cnt"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Gateway Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "wr_cnt"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Gateway Out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From12"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Gateway Out22"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ack"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Goto2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"negedge2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      DstBlock		      "ack_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      DstBlock		      "Gateway Out23"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      DstBlock		      "rd_wr_debug"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      DstBlock		      "rd_wr_debug"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out7"
	      SrcPort		      1
	      DstBlock		      "rd_wr_debug"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From6"
	      SrcPort		      1
	      DstBlock		      "Gateway Out7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out8"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "From7"
	      SrcPort		      1
	      DstBlock		      "Gateway Out8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"valid"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto11"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From11"
	      SrcPort		      1
	      DstBlock		      "negedge1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "negedge1"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, -30]
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[10, 0]
		Branch {
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, 20; 75, 0; 0, -20]
		  DstBlock		  "Register2"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "From10"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out10"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out9"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out12"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out11"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "From14"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From15"
	      SrcPort		      1
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "Gateway Out10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From16"
	      SrcPort		      1
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "Gateway Out12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From13"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From17"
	      SrcPort		      1
	      DstBlock		      "wr_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From18"
	      SrcPort		      1
	      DstBlock		      "Gateway Out6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From19"
	      SrcPort		      1
	      DstBlock		      "Gateway Out5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From20"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out39"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From21"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out25"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From22"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From23"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From24"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out24"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From25"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From26"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From27"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From28"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"wr_ack"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From29"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -45]
		DstBlock		"Dual Port RAM"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Goto9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From30"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From31"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		Points			[0, 15]
		DstBlock		"Gateway Out11"
		DstPort			1
	      }
	      Branch {
		Points			[0, -85]
		DstBlock		"Inverter4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "negedge2"
	      SrcPort		      1
	      DstBlock		      "Goto10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter6"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical7"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [5, 0; 0, -15]
	      DstBlock		      "Logical7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical8"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -10]
		DstBlock		"Inverter6"
		DstPort			1
	      }
	      Branch {
		Points			[0, 5]
		DstBlock		"Logical7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From33"
	      SrcPort		      1
	      DstBlock		      "Logical8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From34"
	      SrcPort		      1
	      DstBlock		      "Inverter7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter7"
	      SrcPort		      1
	      DstBlock		      "Logical8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From32"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From35"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical9"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Inverter8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter3"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From9"
	      SrcPort		      1
	      DstBlock		      "Inverter3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From8"
	      SrcPort		      1
	      DstBlock		      "negedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From5"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      Points		      [70, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter4"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Inverter8"
	      SrcPort		      1
	      Points		      [0, 45]
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "This block does not quite work as you m"
"ight expect:\nThe \"valid\" signal is correctly aligned with the data,\nbut b"
"ecause this block introduces a one-clock-cycle delay,\nthe second ack pulse p"
"roduces null data.\n\nThis is all ok so long as you keep the ACK line high fo"
"r an entire packet length."
	      Position		      [396, 74]
	    }
	    Annotation {
	      Name		      "set until the first ack"
	      Position		      [919, 381]
	    }
	    Annotation {
	      Name		      "set during the second ack"
	      Position		      [1050, 384]
	    }
	    Annotation {
	      Name		      "If the ack line goes low while there's "
"still valid data on the output,\nthen we need to set the rd addr back one pla"
"ce and blank the next \noutput as invalid."
	      Position		      [1090, 151]
	    }
	  }
	}
	Block {
	  BlockType		  Scope
	  Name			  "data_debug"
	  Ports			  [10]
	  Position		  [400, 524, 420, 626]
	  Location		  [5, 49, 1925, 1105]
	  Open			  off
	  NumInputPorts		  "10"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data in"
	    axes2		    "valid in"
	    axes3		    "eof in"
	    axes4		    "ip in"
	    axes5		    "data_out"
	    axes6		    "valid_out"
	    axes7		    "eof_out"
	    axes8		    "ip_out"
	    axes9		    "ack"
	    axes10		    "buffer_full"
	  }
	  YMin			  "12000~0~9500~0~15500~0~0~-5~-5~-5"
	  YMax			  "13300~1~10500~1~17250~1~1~5~5~5"
	  SaveName		  "ScopeData8"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_empty"
	  Ports			  [2, 1]
	  Position		  [345, 822, 365, 853]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_full"
	  Ports			  [2, 1]
	  Position		  [345, 737, 370, 768]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Scope
	  Name			  "ip_debug"
	  Ports			  [6]
	  Position		  [750, 605, 770, 665]
	  Location		  [5, 49, 1925, 1162]
	  Open			  off
	  NumInputPorts		  "6"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "ip_in"
	    axes2		    "we"
	    axes3		    "ack"
	    axes4		    "ip_out"
	    axes5		    "eof_out"
	    axes6		    "data_ack"
	  }
	  YMin			  "100~0~0~100~0~-5"
	  YMax			  "103~1~1~103~1~5"
	  SaveName		  "ScopeData9"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ip_fifo"
	  Ports			  [5, 4]
	  Position		  [845, 391, 920, 569]
	  AttributesFormatString  "Depth: 256"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskDescription	  "A rollback fifo behaves as a normal fifo, e"
"xcept that data which are written in have to be \"committed\" before they bec"
"ome available for readout.  Moreover, any data which are written in and have "
"not been committed can be \"discarded\", and will never be made available for"
" readout."
	  MaskPromptString	  "Fifo Depth (2^?):"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "depth_bits=@1;"
	  MaskInitialization	  "fmtstr = sprintf('Depth: %d', 2^depth_bits)"
";\nset_param(gcb, 'AttributesFormatString', fmtstr);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "depth_hdr_bits"
	  System {
	    Name		    "ip_fifo"
	    Location		    [304, 222, 937, 634]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [335, 268, 365, 282]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [380, 28, 410, 42]
	      Orientation	      "left"
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "commit"
	      Position		      [20, 134, 50, 146]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "discard"
	      Position		      [55, 153, 85, 167]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "fetch"
	      Position		      [20, 253, 50, 267]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [370, 281, 400, 299]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      Ports		      [6, 2]
	      Position		      [420, 205, 495, 300]
	      SourceBlock	      "xbsIndex_r3/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory"
	      depth		      "2^depth_bits"
	      initVector	      "0"
	      write_mode_A	      "Read Before Write"
	      write_mode_B	      "Read Before Write"
	      latency		      "1"
	      mem_collision	      "off"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      rst_a		      "off"
	      init_a		      "0"
	      rst_b		      "off"
	      init_b		      "0"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [540, 96, 570, 114]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [456, 120, 484, 140]
	      Orientation	      "up"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [490, 88, 515, 117]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [335, 13, 360, 42]
	      Orientation	      "left"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [110, 253, 135, 282]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [2, 1]
	      Position		      [365, 128, 390, 157]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      Ports		      [2, 1]
	      Position		      [410, 138, 435, 167]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [365, 168, 390, 197]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [365, 78, 390, 107]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [290, 251, 320, 269]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [285, 141, 315, 159]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [220, 166, 250, 184]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [220, 126, 250, 144]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rd_cnt"
	      Ports		      [1, 1]
	      Position		      [155, 249, 190, 291]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "set_cnt"
	      Ports		      [3, 2]
	      Position		      [140, 131, 195, 189]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"set_cnt"
		Location		[270, 405, 969, 626]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "set"
		  Position		  [15, 128, 45, 142]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "undo"
		  Position		  [15, 38, 45, 52]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [15, 78, 45, 92]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter4"
		  Ports			  [3, 1]
		  Position		  [250, 44, 300, 96]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "depth_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "on"
		  rst			  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [70, 156, 100, 174]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [165, 57, 190, 73]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [3, 1]
		  Position		  [205, 40, 230, 70]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [3, 1]
		  Position		  [115, 129, 145, 171]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [2, 1]
		  Position		  [330, 111, 375, 164]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "set_cnt"
		  Position		  [415, 133, 445, 147]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cnt"
		  Position		  [340, 63, 370, 77]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "undo"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Counter4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "set"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "set_cnt"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 40; -150, 0]
		    DstBlock		    "Counter4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter4"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Counter4"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "cnt"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [510, 268, 540, 282]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wr_ack"
	      Position		      [50, 23, 80, 37]
	      Orientation	      "left"
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "full"
	      Position		      [500, 148, 530, 162]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "empty"
	      Position		      [540, 43, 570, 57]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Inverter2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"full"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 90, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Dual Port RAM"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		Points			[0, -45]
		DstBlock		"Dual Port RAM"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      2
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      1
	      Points		      [0, -60]
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_cnt"
	      SrcPort		      1
	      Points		      [70, 0; 0, -10]
	      Branch {
		Points			[0, -110]
		Branch {
		  Points		  [0, -50]
		  DstBlock		  "Relational2"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "commit"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      Points		      [0, 0; 0, -5]
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -90]
		DstBlock		"Logical3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0; -215, 0]
	      Branch {
		DstBlock		"wr_ack"
		DstPort			1
	      }
	      Branch {
		Points			[0, 150]
		Branch {
		  Points		  [0, 65]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "set_cnt"
		  DstPort		  3
		}
	      }
	    }
	    Line {
	      SrcBlock		      "discard"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Inverter1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"empty"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 280; -500, 0; 0, -110]
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fetch"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "overflow_cnt"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [480, 780, 580, 810]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_xaui_buffer_old_overflow_"
"cnt_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "overflows"
	  Ports			  [1, 1]
	  Position		  [425, 785, 460, 805]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "off"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "status"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [480, 900, 580, 930]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_xaui_buffer_old_status_us"
"er_data_in"
	}
	Block {
	  BlockType		  Scope
	  Name			  "status1"
	  Ports			  [4]
	  Position		  [290, 977, 310, 1023]
	  Location		  [5, 56, 1925, 1174]
	  Open			  off
	  NumInputPorts		  "4"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "in0_ip_full"
	    axes2		    "in0_data_full"
	    axes3		    "ip_empty"
	    axes4		    "data_empty"
	  }
	  YMin			  "-1~-1~-1~-1"
	  YMax			  "1~1~1~1"
	  SaveName		  "ScopeData6"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_eof_0"
	  Ports			  [2, 1]
	  Position		  [130, 267, 155, 298]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data"
	  Position		  [560, 218, 590, 232]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [560, 268, 590, 282]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ip_addr"
	  Position		  [980, 408, 1010, 422]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  Position		  [560, 178, 590, 192]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "discard"
	  Position		  [430, 708, 460, 722]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "buffer_overflow"
	  Position		  [430, 748, 460, 762]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "buffer_empty"
	  Position		  [430, 833, 460, 847]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ack_in"
	  Position		  [370, 288, 400, 302]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "status_out"
	  Position		  [430, 983, 460, 997]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Constant13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "discard"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_full"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "buffer_overflow"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "overflows"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "fifo_empty"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "buffer_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  DstBlock		  "fifo_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  DstBlock		  "fifo_empty"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  DstBlock		  "fifo_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "fifo_full"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From41"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    DstBlock		    "Convert1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "Gateway Out7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From39"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Gateway Out8"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Convert5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From40"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Convert8"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Gateway Out6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From42"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Convert9"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Gateway Out14"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat_status"
	  SrcPort		  1
	  Points		  [0, 0; 75, 0]
	  Branch {
	    DstBlock		    "Concat3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "status_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "status"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "discard_in"
	  SrcPort		  1
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  4
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ip_fifo"
	  SrcPort		  3
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "commit"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [90, 0]
	    Branch {
	      Points		      [0, 35]
	      DstBlock		      "ip_fifo"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "ip_fifo"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Goto16"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d_in"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_in"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dest_ip_0"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "ip_fifo"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto15"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "eof_in"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  3
	  Points		  [0, 0]
	  DstBlock		  "ack_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ip_fifo"
	  SrcPort		  4
	  DstBlock		  "Goto7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "commit"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "valid_eof_0"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [5, 0; 0, -70]
	    DstBlock		    "Concat"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 10]
	    Branch {
	      DstBlock		      "Goto4"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "data_FWFT"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, -60]
	    DstBlock		    "buf_eof1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [120, 0]
	    Branch {
	      Points		      [0, -40]
	      DstBlock		      "buf_eof3"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "buf_data3"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  2
	  Points		  [160, 0; 0, 15; 25, 0]
	  Branch {
	    DstBlock		    "valid"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto11"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ip_fifo"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "ip_addr"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto13"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_fifo"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "overflows"
	  SrcPort		  1
	  DstBlock		  "overflow_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out24"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out22"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out23"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out25"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out29"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out27"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out28"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out30"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out31"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out39"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out41"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out40"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Gateway Out42"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  5
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "buf_data3"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "data"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto9"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "buf_eof3"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "eof"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto12"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "commit"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  DstBlock		  "status1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out8"
	  SrcPort		  1
	  DstBlock		  "status1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  DstBlock		  "status1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out14"
	  SrcPort		  1
	  DstBlock		  "status1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Concat_status"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert5"
	  SrcPort		  1
	  DstBlock		  "Concat_status"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert8"
	  SrcPort		  1
	  DstBlock		  "Concat_status"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert9"
	  SrcPort		  1
	  DstBlock		  "Concat_status"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  DstBlock		  "Gateway Out40"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  DstBlock		  "Gateway Out41"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "Gateway Out39"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From14"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out25"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out24"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out22"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From15"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out29"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From17"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out30"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From18"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out31"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ack_out"
	  SrcPort		  1
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From19"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out42"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From20"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out27"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Inverter4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From16"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out28"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From26"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data_FWFT"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "From21"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "buf_eof1"
	  SrcPort		  1
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From22"
	  SrcPort		  1
	  DstBlock		  "ip_fifo"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "Concat"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Goto5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "valid_eof_0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      DstBlock		      "data_FWFT"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Goto8"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "valid_eof_0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  DstBlock		  "Goto14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "From23"
	  SrcPort		  1
	  DstBlock		  "Gateway Out3"
	  DstPort		  1
	}
	Annotation {
	  Name			  "MUX TWO PACKET STREAMS\nIncomming data is b"
"uffered and only stored if it is commited (valid EOF).\nIf a discard command "
"is received, the data is flushed."
	  Position		  [385, 37]
	}
	Annotation {
	  Name			  " THE ACK LINE MUST REMAIN HIGH EVEN WHEN VA"
"LID GOES LOW FOR FULL-SPEED READOUT.\n\nThis is fine for the intended purpose"
":\nWe read out a full packet at a time, ensuring that ack stays high until EO"
"F is received.\n\nthis is also important to ensure that the wrong IP address "
"is not used \n(there is a one-clock delay to fetch the next IP)"
	  Position		  [881, 273]
	  DropShadow		  on
	}
	Annotation {
	  Name			  " PACKET LENGTH SHOULD NOT BE LESS THAN 3 WO"
"RDS"
	  Position		  [871, 358]
	  DropShadow		  on
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "xaui_buffer_old1"
      Ports		      [6, 9]
      Position		      [710, 1798, 825, 1932]
      AttributesFormatString  "Max 1024 data words.\nMax 256 pkts."
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "mux_packets"
      MaskDescription	      "This block allows you to buffer a 10GbE datastr"
"eam."
      MaskPromptString	      "Depth contents (2^?)|Maximum number of packets "
"to buffer? (2^?)"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "off,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "depth_data_bits=@1;depth_hdr_bits=@2;"
      MaskInitialization      "fmtstr = sprintf('Max %d data words.\\nMax %d p"
"kts.', 2^depth_data_bits,2^depth_hdr_bits);\nset_param(gcb, 'AttributesFormat"
"String', fmtstr);\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "10|8"
      MaskTabNameString	      ","
      System {
	Name			"xaui_buffer_old1"
	Location		[2, 74, 1894, 1086]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "d_in"
	  Position		  [15, 223, 45, 237]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_in"
	  Position		  [15, 253, 45, 267]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "dest_ip_0"
	  Position		  [730, 403, 760, 417]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "eof_in"
	  Position		  [15, 283, 45, 297]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "discard_in"
	  Position		  [15, 324, 45, 336]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "ack_out"
	  Position		  [15, 399, 45, 411]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [215, 208, 245, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat3"
	  Ports			  [2, 1]
	  Position		  [420, 874, 460, 941]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat_status"
	  Ports			  [4, 1]
	  Position		  [275, 888, 315, 957]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant13"
	  Ports			  [0, 1]
	  Position		  [380, 705, 415, 725]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant7"
	  Ports			  [0, 1]
	  Position		  [380, 884, 400, 896]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32-9"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant9"
	  Ports			  [0, 1]
	  Position		  [805, 507, 820, 523]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [70, 253, 90, 267]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [225, 895, 250, 905]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [70, 283, 90, 297]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [70, 323, 90, 337]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [70, 398, 90, 412]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert5"
	  Ports			  [1, 1]
	  Position		  [225, 910, 250, 920]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert8"
	  Ports			  [1, 1]
	  Position		  [225, 925, 250, 935]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert9"
	  Ports			  [1, 1]
	  Position		  [225, 940, 250, 950]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [575, 444, 630, 456]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  Position		  [240, 584, 320, 596]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  Position		  [240, 564, 320, 576]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "d_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  Position		  [240, 574, 320, 586]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "v_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  Position		  [240, 594, 320, 606]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From14"
	  Position		  [240, 554, 295, 566]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From15"
	  Position		  [570, 604, 625, 616]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From16"
	  Position		  [570, 624, 615, 636]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_fetch"
	}
	Block {
	  BlockType		  From
	  Name			  "From17"
	  Position		  [570, 634, 625, 646]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From18"
	  Position		  [570, 645, 625, 655]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From19"
	  Position		  [570, 654, 625, 666]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [240, 543, 315, 557]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "in_valid_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From20"
	  Position		  [570, 614, 625, 626]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_commit"
	}
	Block {
	  BlockType		  From
	  Name			  "From21"
	  Position		  [240, 604, 315, 616]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From22"
	  Position		  [785, 544, 830, 556]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_fetch"
	}
	Block {
	  BlockType		  From
	  Name			  "From23"
	  Position		  [240, 615, 310, 625]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From26"
	  Position		  [165, 358, 230, 372]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_ack"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [575, 429, 650, 441]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "in_valid_eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From39"
	  Position		  [60, 907, 165, 923]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [240, 524, 295, 536]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "d_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From40"
	  Position		  [60, 922, 165, 938]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_empty"
	}
	Block {
	  BlockType		  From
	  Name			  "From41"
	  Position		  [60, 892, 165, 908]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From42"
	  Position		  [60, 937, 165, 953]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_empty"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [240, 534, 295, 546]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "v_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [220, 752, 325, 768]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  Position		  [220, 822, 325, 838]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_empty"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  Position		  [220, 737, 325, 753]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ip_full"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  Position		  [220, 837, 325, 853]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_empty"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [340, 596, 380, 604]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out14"
	  Ports			  [1, 1]
	  Position		  [230, 1010, 270, 1020]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [340, 606, 380, 614]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out22"
	  Ports			  [1, 1]
	  Position		  [340, 536, 380, 544]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out23"
	  Ports			  [1, 1]
	  Position		  [340, 546, 380, 554]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out24"
	  Ports			  [1, 1]
	  Position		  [340, 526, 380, 534]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out25"
	  Ports			  [1, 1]
	  Position		  [340, 556, 380, 564]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out27"
	  Ports			  [1, 1]
	  Position		  [665, 616, 705, 624]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out28"
	  Ports			  [1, 1]
	  Position		  [665, 626, 705, 634]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out29"
	  Ports			  [1, 1]
	  Position		  [665, 606, 705, 614]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [340, 616, 380, 624]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out30"
	  Ports			  [1, 1]
	  Position		  [665, 636, 705, 644]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out31"
	  Ports			  [1, 1]
	  Position		  [665, 646, 705, 654]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out39"
	  Ports			  [1, 1]
	  Position		  [340, 566, 380, 574]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out40"
	  Ports			  [1, 1]
	  Position		  [340, 586, 380, 594]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out41"
	  Ports			  [1, 1]
	  Position		  [340, 576, 380, 584]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out42"
	  Ports			  [1, 1]
	  Position		  [665, 656, 705, 664]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [230, 1000, 270, 1010]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  Ports			  [1, 1]
	  Position		  [230, 980, 270, 990]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out8"
	  Ports			  [1, 1]
	  Position		  [230, 990, 270, 1000]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  Position		  [425, 158, 470, 172]
	  ShowName		  off
	  GotoTag		  "ip_fetch"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  Position		  [545, 253, 590, 267]
	  ShowName		  off
	  GotoTag		  "v_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto12"
	  Position		  [545, 158, 590, 172]
	  ShowName		  off
	  GotoTag		  "eof_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto13"
	  Position		  [965, 438, 1010, 452]
	  ShowName		  off
	  GotoTag		  "ip_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  Position		  [135, 397, 220, 413]
	  ShowName		  off
	  GotoTag		  "data_ack"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto15"
	  Position		  [785, 383, 835, 397]
	  ShowName		  off
	  GotoTag		  "ip_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto16"
	  Position		  [750, 453, 810, 467]
	  ShowName		  off
	  GotoTag		  "ip_commit"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  Position		  [360, 359, 435, 371]
	  ShowName		  off
	  GotoTag		  "data_empty"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  Position		  [940, 498, 1000, 512]
	  ShowName		  off
	  GotoTag		  "ip_full"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  Position		  [195, 298, 255, 312]
	  ShowName		  off
	  GotoTag		  "in_valid_eof"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [135, 203, 175, 217]
	  ShowName		  off
	  GotoTag		  "d_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  Position		  [360, 324, 435, 336]
	  ShowName		  off
	  GotoTag		  "data_full"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto7"
	  Position		  [940, 543, 1000, 557]
	  ShowName		  off
	  GotoTag		  "ip_empty"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  Position		  [135, 239, 175, 251]
	  ShowName		  off
	  GotoTag		  "v_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  Position		  [545, 198, 590, 212]
	  ShowName		  off
	  GotoTag		  "d_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter4"
	  Ports			  [1, 1]
	  Position		  [645, 445, 665, 455]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [65, 222, 95, 238]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_data3"
	  Ports			  [1, 1]
	  Position		  [495, 219, 515, 231]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "64"
	  bit1			  "33"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_eof1"
	  Ports			  [1, 1]
	  Position		  [375, 159, 395, 171]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "64"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "buf_eof3"
	  Ports			  [1, 1]
	  Position		  [495, 179, 515, 191]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "64"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "commit"
	  Ports			  [2, 1]
	  Position		  [690, 429, 715, 456]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "data_FWFT"
	  Ports			  [5, 5]
	  Position		  [265, 206, 340, 384]
	  AttributesFormatString  "Depth: 1024"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskDescription	  "A rollback fifo behaves as a normal fifo, e"
"xcept that data which are written in have to be \"committed\" before they bec"
"ome available for readout.  Moreover, any data which are written in and have "
"not been committed can be \"discarded\", and will never be made available for"
" readout."
	  MaskPromptString	  "Fifo Depth (2^?):"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "depth_bits=@1;"
	  MaskInitialization	  "fmtstr = sprintf('Depth: %d', 2^depth_bits)"
";\nset_param(gcb, 'AttributesFormatString', fmtstr);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "depth_data_bits"
	  System {
	    Name		    "data_FWFT"
	    Location		    [2, 74, 1910, 1086]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [45, 68, 75, 82]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [45, 103, 75, 117]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "commit"
	      Position		      [45, 134, 75, 146]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "discard"
	      Position		      [45, 298, 75, 312]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ack"
	      Position		      [45, 163, 75, 177]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [400, 428, 415, 442]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [1085, 185, 1105, 205]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      Ports		      [6, 2]
	      Position		      [435, 350, 510, 445]
	      SourceBlock	      "xbsIndex_r3/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory"
	      depth		      "2^depth_bits"
	      initVector	      "0"
	      write_mode_A	      "Read Before Write"
	      write_mode_B	      "Read Before Write"
	      latency		      "1"
	      mem_collision	      "off"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      rst_a		      "off"
	      init_a		      "0"
	      rst_b		      "off"
	      init_b		      "0"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      Position		      [395, 629, 440, 641]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "v_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From10"
	      Position		      [765, 324, 810, 336]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From11"
	      Position		      [765, 339, 810, 351]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From12"
	      Position		      [30, 434, 75, 446]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From13"
	      Position		      [965, 354, 1010, 366]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From14"
	      Position		      [1200, 334, 1245, 346]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From15"
	      Position		      [1200, 319, 1245, 331]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From16"
	      Position		      [1200, 349, 1245, 361]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "v_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From17"
	      Position		      [215, 674, 260, 686]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From18"
	      Position		      [15, 559, 60, 571]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From19"
	      Position		      [15, 569, 60, 581]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      Position		      [30, 419, 75, 431]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From20"
	      Position		      [395, 599, 440, 611]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From21"
	      Position		      [395, 609, 440, 621]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "commit"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From22"
	      Position		      [395, 619, 440, 631]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "dout"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From23"
	      Position		      [395, 589, 440, 601]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From24"
	      Position		      [395, 579, 440, 591]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From25"
	      Position		      [80, 279, 125, 291]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "commit"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From26"
	      Position		      [360, 384, 405, 396]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From27"
	      Position		      [80, 319, 125, 331]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wr_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From28"
	      Position		      [445, 159, 490, 171]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "we"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From29"
	      Position		      [360, 414, 405, 426]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      Position		      [215, 634, 260, 646]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From30"
	      Position		      [255, 294, 300, 306]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From31"
	      Position		      [315, 239, 360, 251]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_cnt"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From32"
	      Position		      [935, 178, 1015, 192]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From33"
	      Position		      [15, 383, 95, 397]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_negedge"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From34"
	      Position		      [30, 399, 75, 411]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From35"
	      Position		      [950, 194, 995, 206]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      Position		      [395, 639, 440, 651]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From5"
	      Position		      [905, 249, 950, 261]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From6"
	      Position		      [15, 579, 60, 591]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ack_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From7"
	      Position		      [395, 669, 440, 681]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From8"
	      Position		      [825, 269, 870, 281]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From9"
	      Position		      [905, 229, 950, 241]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [465, 621, 505, 629]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out10"
	      Ports		      [1, 1]
	      Position		      [1280, 326, 1320, 334]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out11"
	      Ports		      [1, 1]
	      Position		      [1280, 356, 1320, 364]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out12"
	      Ports		      [1, 1]
	      Position		      [1280, 346, 1320, 354]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [465, 591, 505, 599]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out22"
	      Ports		      [1, 1]
	      Position		      [465, 631, 505, 639]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out23"
	      Ports		      [1, 1]
	      Position		      [465, 641, 505, 649]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out24"
	      Ports		      [1, 1]
	      Position		      [465, 581, 505, 589]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out25"
	      Ports		      [1, 1]
	      Position		      [465, 611, 505, 619]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      Ports		      [1, 1]
	      Position		      [465, 651, 505, 659]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out39"
	      Ports		      [1, 1]
	      Position		      [465, 601, 505, 609]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      Ports		      [1, 1]
	      Position		      [465, 661, 505, 669]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [80, 571, 120, 579]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      Ports		      [1, 1]
	      Position		      [80, 561, 120, 569]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out7"
	      Ports		      [1, 1]
	      Position		      [80, 581, 120, 589]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out8"
	      Ports		      [1, 1]
	      Position		      [465, 671, 505, 679]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out9"
	      Ports		      [1, 1]
	      Position		      [1280, 336, 1320, 344]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto1"
	      Position		      [565, 223, 610, 237]
	      ShowName		      off
	      GotoTag		      "empty"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto10"
	      Position		      [155, 198, 200, 212]
	      ShowName		      off
	      GotoTag		      "ack_negedge"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto11"
	      Position		      [1265, 218, 1310, 232]
	      ShowName		      off
	      GotoTag		      "v_out"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto2"
	      Position		      [100, 163, 145, 177]
	      ShowName		      off
	      GotoTag		      "ack_out"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto3"
	      Position		      [565, 148, 610, 162]
	      ShowName		      off
	      GotoTag		      "wr_ack"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto4"
	      Position		      [220, 333, 265, 347]
	      ShowName		      off
	      GotoTag		      "wr_cnt"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto5"
	      Position		      [290, 413, 335, 427]
	      ShowName		      off
	      GotoTag		      "rd_cnt"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto6"
	      Position		      [100, 133, 145, 147]
	      ShowName		      off
	      GotoTag		      "commit"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto7"
	      Position		      [545, 443, 590, 457]
	      ShowName		      off
	      GotoTag		      "dout"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto8"
	      Position		      [100, 103, 145, 117]
	      ShowName		      off
	      GotoTag		      "we"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto9"
	      Position		      [100, 68, 145, 82]
	      ShowName		      off
	      GotoTag		      "din"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [90, 433, 105, 447]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [471, 265, 499, 285]
	      Orientation	      "up"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter3"
	      Ports		      [1, 1]
	      Position		      [1010, 228, 1030, 242]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter4"
	      Ports		      [1, 1]
	      Position		      [1170, 253, 1190, 267]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter5"
	      Ports		      [1, 1]
	      Position		      [1010, 193, 1025, 207]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter6"
	      Ports		      [1, 1]
	      Position		      [180, 383, 200, 397]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter7"
	      Ports		      [1, 1]
	      Position		      [90, 398, 105, 412]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter8"
	      Ports		      [1, 1]
	      Position		      [1170, 188, 1190, 202]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [1010, 250, 1030, 270]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [505, 233, 530, 262]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [3, 1]
	      Position		      [1215, 233, 1240, 267]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [505, 158, 530, 187]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [120, 418, 145, 447]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [2, 1]
	      Position		      [380, 273, 405, 302]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      Ports		      [2, 1]
	      Position		      [425, 283, 450, 312]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical7"
	      Ports		      [2, 1]
	      Position		      [175, 398, 200, 427]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical8"
	      Ports		      [2, 1]
	      Position		      [120, 383, 145, 412]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical9"
	      Ports		      [2, 1]
	      Position		      [1040, 178, 1065, 207]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [1060, 223, 1105, 272]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [910, 305, 955, 355]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [3, 1]
	      Position		      [1030, 319, 1075, 371]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [380, 313, 405, 342]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [380, 223, 405, 252]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [305, 396, 335, 414]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [315, 291, 345, 309]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [235, 311, 265, 329]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [235, 271, 265, 289]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ack_cnt"
	      Ports		      [1, 1]
	      Position		      [285, 628, 335, 652]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "buf_debug"
	      Ports		      [10]
	      Position		      [530, 585, 555, 675]
	      Location		      [1, 45, 1913, 1093]
	      Open		      off
	      NumInputPorts	      "10"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"data in"
		axes2			"valid_in"
		axes3			"ack_input"
		axes4			"commit"
		axes5			"data_out"
		axes6			"valid_out"
		axes7			"ack_output"
		axes8			"ack_cnt"
		axes9			"wr_cnt"
		axes10			"empty"
	      }
	      YMin		      "12000~0~9500~0~15500~-5~-5~-5~-5~-5"
	      YMax		      "13300~1~10500~1~17250~5~5~5~5~5"
	      SaveName		      "ScopeData13"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "buf_debug2"
	      Ports		      [4]
	      Position		      [1370, 320, 1395, 370]
	      Location		      [2, 58, 1914, 1167]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"empty"
		axes2			"ack"
		axes3			"valid out"
		axes4			"int"
	      }
	      YMin		      "0~1~0~-1"
	      YMax		      "1~1~1~1"
	      SaveName		      "ScopeData15"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "negedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [885, 266, 920, 284]
	      SourceBlock	      "casper_library/Misc/negedge"
	      SourceType	      "negedge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "negedge1"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [825, 336, 860, 354]
	      SourceBlock	      "casper_library/Misc/negedge"
	      SourceType	      "negedge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "negedge2"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [95, 196, 130, 214]
	      SourceBlock	      "casper_library/Misc/negedge"
	      SourceType	      "negedge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rd_cnt"
	      Ports		      [2, 1]
	      Position		      [220, 384, 255, 426]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up/Down"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "rd_wr_debug"
	      Ports		      [3]
	      Position		      [135, 556, 160, 594]
	      Location		      [-3, 41, 1917, 1097]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"wr_cnt"
		axes2			"rd_cnt"
		axes3			"ack_out"
	      }
	      YMin		      "12000~0~-5"
	      YMax		      "13300~1~5"
	      SaveName		      "ScopeData14"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "set_cnt"
	      Ports		      [3, 2]
	      Position		      [140, 276, 195, 334]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"set_cnt"
		Location		[270, 405, 969, 626]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "set"
		  Position		  [15, 128, 45, 142]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "undo"
		  Position		  [15, 38, 45, 52]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [15, 78, 45, 92]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter4"
		  Ports			  [3, 1]
		  Position		  [250, 44, 300, 96]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "depth_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "on"
		  rst			  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [70, 156, 100, 174]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [165, 57, 190, 73]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [3, 1]
		  Position		  [205, 40, 230, 70]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [3, 1]
		  Position		  [115, 129, 145, 171]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [2, 1]
		  Position		  [330, 111, 375, 164]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "set_cnt"
		  Position		  [415, 133, 445, 147]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cnt"
		  Position		  [340, 63, 370, 77]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "undo"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Counter4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "set"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "set_cnt"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 40; -150, 0]
		    DstBlock		    "Counter4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter4"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Counter4"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "cnt"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "wr_cnt"
	      Ports		      [1, 1]
	      Position		      [285, 669, 335, 691]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [560, 413, 590, 427]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [1280, 243, 1310, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wr_ack"
	      Position		      [580, 168, 610, 182]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "full"
	      Position		      [515, 293, 545, 307]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "empty"
	      Position		      [580, 243, 610, 257]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Inverter2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"full"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 90, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Dual Port RAM"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, -70]
		DstBlock		"Relational1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		Points			[20, 0]
		Branch {
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"Goto4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      1
	      Points		      [0, -60]
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_cnt"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Goto5"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "commit"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Goto6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      Points		      [0, 0; 0, -5]
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"Logical3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Goto8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "discard"
	      SrcPort		      1
	      DstBlock		      "set_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"empty"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out24"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out39"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out25"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out22"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out23"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "ack_cnt"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Gateway Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "wr_cnt"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Gateway Out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From12"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Gateway Out22"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ack"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Goto2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"negedge2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      DstBlock		      "ack_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      DstBlock		      "Gateway Out23"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      DstBlock		      "rd_wr_debug"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      DstBlock		      "rd_wr_debug"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out7"
	      SrcPort		      1
	      DstBlock		      "rd_wr_debug"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From6"
	      SrcPort		      1
	      DstBlock		      "Gateway Out7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out8"
	      SrcPort		      1
	      DstBlock		      "buf_debug"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "From7"
	      SrcPort		      1
	      DstBlock		      "Gateway Out8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"valid"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto11"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From11"
	      SrcPort		      1
	      DstBlock		      "negedge1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "negedge1"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, -30]
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[10, 0]
		Branch {
		  DstBlock		  "Register1"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, 20; 75, 0; 0, -20]
		  DstBlock		  "Register2"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "From10"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out10"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out9"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out12"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out11"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "buf_debug2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "From14"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From15"
	      SrcPort		      1
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "Gateway Out10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From16"
	      SrcPort		      1
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "Gateway Out12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From13"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From17"
	      SrcPort		      1
	      DstBlock		      "wr_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From18"
	      SrcPort		      1
	      DstBlock		      "Gateway Out6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From19"
	      SrcPort		      1
	      DstBlock		      "Gateway Out5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From20"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out39"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From21"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out25"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From22"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From23"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From24"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Gateway Out24"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From25"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From26"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From27"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From28"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"wr_ack"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From29"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -45]
		DstBlock		"Dual Port RAM"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Goto9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From30"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From31"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		Points			[0, 15]
		DstBlock		"Gateway Out11"
		DstPort			1
	      }
	      Branch {
		Points			[0, -85]
		DstBlock		"Inverter4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "negedge2"
	      SrcPort		      1
	      DstBlock		      "Goto10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter6"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical7"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [5, 0; 0, -15]
	      DstBlock		      "Logical7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical8"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -10]
		DstBlock		"Inverter6"
		DstPort			1
	      }
	      Branch {
		Points			[0, 5]
		DstBlock		"Logical7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From33"
	      SrcPort		      1
	      DstBlock		      "Logical8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From34"
	      SrcPort		      1
	      DstBlock		      "Inverter7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter7"
	      SrcPort		      1
	      DstBlock		      "Logical8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From32"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From35"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical9"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Inverter8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter3"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From9"
	      SrcPort		      1
	      DstBlock		      "Inverter3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From8"
	      SrcPort		      1
	      DstBlock		      "negedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From5"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      Points		      [70, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter4"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Inverter8"
	      SrcPort		      1
	      Points		      [0, 45]
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "This block does not quite work as you m"
"ight expect:\nThe \"valid\" signal is correctly aligned with the data,\nbut b"
"ecause this block introduces a one-clock-cycle delay,\nthe second ack pulse p"
"roduces null data.\n\nThis is all ok so long as you keep the ACK line high fo"
"r an entire packet length."
	      Position		      [396, 74]
	    }
	    Annotation {
	      Name		      "set until the first ack"
	      Position		      [919, 381]
	    }
	    Annotation {
	      Name		      "set during the second ack"
	      Position		      [1050, 384]
	    }
	    Annotation {
	      Name		      "If the ack line goes low while there's "
"still valid data on the output,\nthen we need to set the rd addr back one pla"
"ce and blank the next \noutput as invalid."
	      Position		      [1090, 151]
	    }
	  }
	}
	Block {
	  BlockType		  Scope
	  Name			  "data_debug"
	  Ports			  [10]
	  Position		  [400, 524, 420, 626]
	  Location		  [5, 49, 1925, 1105]
	  Open			  off
	  NumInputPorts		  "10"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data in"
	    axes2		    "valid in"
	    axes3		    "eof in"
	    axes4		    "ip in"
	    axes5		    "data_out"
	    axes6		    "valid_out"
	    axes7		    "eof_out"
	    axes8		    "ip_out"
	    axes9		    "ack"
	    axes10		    "buffer_full"
	  }
	  YMin			  "12000~0~9500~0~15500~0~0~-5~-5~-5"
	  YMax			  "13300~1~10500~1~17250~1~1~5~5~5"
	  SaveName		  "ScopeData8"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_empty"
	  Ports			  [2, 1]
	  Position		  [345, 822, 365, 853]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fifo_full"
	  Ports			  [2, 1]
	  Position		  [345, 737, 370, 768]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Scope
	  Name			  "ip_debug"
	  Ports			  [6]
	  Position		  [750, 605, 770, 665]
	  Location		  [5, 49, 1925, 1162]
	  Open			  off
	  NumInputPorts		  "6"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "ip_in"
	    axes2		    "we"
	    axes3		    "ack"
	    axes4		    "ip_out"
	    axes5		    "eof_out"
	    axes6		    "data_ack"
	  }
	  YMin			  "100~0~0~100~0~-5"
	  YMax			  "103~1~1~103~1~5"
	  SaveName		  "ScopeData9"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ip_fifo"
	  Ports			  [5, 4]
	  Position		  [845, 391, 920, 569]
	  AttributesFormatString  "Depth: 256"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskDescription	  "A rollback fifo behaves as a normal fifo, e"
"xcept that data which are written in have to be \"committed\" before they bec"
"ome available for readout.  Moreover, any data which are written in and have "
"not been committed can be \"discarded\", and will never be made available for"
" readout."
	  MaskPromptString	  "Fifo Depth (2^?):"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "depth_bits=@1;"
	  MaskInitialization	  "fmtstr = sprintf('Depth: %d', 2^depth_bits)"
";\nset_param(gcb, 'AttributesFormatString', fmtstr);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "depth_hdr_bits"
	  System {
	    Name		    "ip_fifo"
	    Location		    [304, 222, 937, 634]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [335, 268, 365, 282]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [380, 28, 410, 42]
	      Orientation	      "left"
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "commit"
	      Position		      [20, 134, 50, 146]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "discard"
	      Position		      [55, 153, 85, 167]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "fetch"
	      Position		      [20, 253, 50, 267]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [370, 281, 400, 299]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      Ports		      [6, 2]
	      Position		      [420, 205, 495, 300]
	      SourceBlock	      "xbsIndex_r3/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory"
	      depth		      "2^depth_bits"
	      initVector	      "0"
	      write_mode_A	      "Read Before Write"
	      write_mode_B	      "Read Before Write"
	      latency		      "1"
	      mem_collision	      "off"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      rst_a		      "off"
	      init_a		      "0"
	      rst_b		      "off"
	      init_b		      "0"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [540, 96, 570, 114]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [456, 120, 484, 140]
	      Orientation	      "up"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [490, 88, 515, 117]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [335, 13, 360, 42]
	      Orientation	      "left"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [110, 253, 135, 282]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [2, 1]
	      Position		      [365, 128, 390, 157]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      Ports		      [2, 1]
	      Position		      [410, 138, 435, 167]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [365, 168, 390, 197]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [365, 78, 390, 107]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [290, 251, 320, 269]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [285, 141, 315, 159]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [220, 166, 250, 184]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [220, 126, 250, 144]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rd_cnt"
	      Ports		      [1, 1]
	      Position		      [155, 249, 190, 291]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "depth_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "set_cnt"
	      Ports		      [3, 2]
	      Position		      [140, 131, 195, 189]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"set_cnt"
		Location		[270, 405, 969, 626]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "set"
		  Position		  [15, 128, 45, 142]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "undo"
		  Position		  [15, 38, 45, 52]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [15, 78, 45, 92]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter4"
		  Ports			  [3, 1]
		  Position		  [250, 44, 300, 96]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "depth_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "on"
		  rst			  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [70, 156, 100, 174]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [165, 57, 190, 73]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [3, 1]
		  Position		  [205, 40, 230, 70]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [3, 1]
		  Position		  [115, 129, 145, 171]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [2, 1]
		  Position		  [330, 111, 375, 164]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "set_cnt"
		  Position		  [415, 133, 445, 147]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cnt"
		  Position		  [340, 63, 370, 77]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "undo"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Counter4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "set"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "set_cnt"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 40; -150, 0]
		    DstBlock		    "Counter4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter4"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Counter4"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "cnt"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [510, 268, 540, 282]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wr_ack"
	      Position		      [50, 23, 80, 37]
	      Orientation	      "left"
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "full"
	      Position		      [500, 148, 530, 162]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "empty"
	      Position		      [540, 43, 570, 57]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Inverter2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"full"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 90, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Dual Port RAM"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		Points			[0, -45]
		DstBlock		"Dual Port RAM"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      2
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "set_cnt"
	      SrcPort		      1
	      Points		      [0, -60]
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_cnt"
	      SrcPort		      1
	      Points		      [70, 0; 0, -10]
	      Branch {
		Points			[0, -110]
		Branch {
		  Points		  [0, -50]
		  DstBlock		  "Relational2"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "commit"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      Points		      [0, 0; 0, -5]
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -90]
		DstBlock		"Logical3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0; -215, 0]
	      Branch {
		DstBlock		"wr_ack"
		DstPort			1
	      }
	      Branch {
		Points			[0, 150]
		Branch {
		  Points		  [0, 65]
		  DstBlock		  "Dual Port RAM"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "set_cnt"
		  DstPort		  3
		}
	      }
	    }
	    Line {
	      SrcBlock		      "discard"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "set_cnt"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Inverter1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"empty"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 280; -500, 0; 0, -110]
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fetch"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      DstBlock		      "rd_cnt"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "overflow_cnt"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [480, 780, 580, 810]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_xaui_buffer_old1_overflow"
"_cnt_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "overflows"
	  Ports			  [1, 1]
	  Position		  [425, 785, 460, 805]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "off"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "status"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [480, 900, 580, 930]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "test_loopback_buf_xaui_buffer_old1_status_u"
"ser_data_in"
	}
	Block {
	  BlockType		  Scope
	  Name			  "status1"
	  Ports			  [4]
	  Position		  [290, 977, 310, 1023]
	  Location		  [5, 56, 1925, 1174]
	  Open			  off
	  NumInputPorts		  "4"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "in0_ip_full"
	    axes2		    "in0_data_full"
	    axes3		    "ip_empty"
	    axes4		    "data_empty"
	  }
	  YMin			  "-1~-1~-1~-1"
	  YMax			  "1~1~1~1"
	  SaveName		  "ScopeData6"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_eof_0"
	  Ports			  [2, 1]
	  Position		  [130, 267, 155, 298]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data"
	  Position		  [560, 218, 590, 232]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [560, 268, 590, 282]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ip_addr"
	  Position		  [980, 408, 1010, 422]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  Position		  [560, 178, 590, 192]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "discard"
	  Position		  [430, 708, 460, 722]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "buffer_overflow"
	  Position		  [430, 748, 460, 762]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "buffer_empty"
	  Position		  [430, 833, 460, 847]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ack_in"
	  Position		  [370, 288, 400, 302]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "status_out"
	  Position		  [430, 983, 460, 997]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Constant13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "discard"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_full"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "buffer_overflow"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "overflows"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "fifo_empty"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "buffer_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  DstBlock		  "fifo_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  DstBlock		  "fifo_empty"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  DstBlock		  "fifo_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "fifo_full"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From41"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    DstBlock		    "Convert1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "Gateway Out7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From39"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Gateway Out8"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Convert5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From40"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Convert8"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Gateway Out6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From42"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Convert9"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Gateway Out14"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat_status"
	  SrcPort		  1
	  Points		  [0, 0; 75, 0]
	  Branch {
	    DstBlock		    "Concat3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "status_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "status"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "discard_in"
	  SrcPort		  1
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  4
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ip_fifo"
	  SrcPort		  3
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "commit"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [90, 0]
	    Branch {
	      Points		      [0, 35]
	      DstBlock		      "ip_fifo"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "ip_fifo"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Goto16"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d_in"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_in"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dest_ip_0"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "ip_fifo"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto15"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "eof_in"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  3
	  Points		  [0, 0]
	  DstBlock		  "ack_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ip_fifo"
	  SrcPort		  4
	  DstBlock		  "Goto7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "commit"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "valid_eof_0"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [5, 0; 0, -70]
	    DstBlock		    "Concat"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 10]
	    Branch {
	      DstBlock		      "Goto4"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "data_FWFT"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, -60]
	    DstBlock		    "buf_eof1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [120, 0]
	    Branch {
	      Points		      [0, -40]
	      DstBlock		      "buf_eof3"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "buf_data3"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  2
	  Points		  [160, 0; 0, 15; 25, 0]
	  Branch {
	    DstBlock		    "valid"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto11"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ip_fifo"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "ip_addr"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto13"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_fifo"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "overflows"
	  SrcPort		  1
	  DstBlock		  "overflow_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out24"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out22"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out23"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out25"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out29"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out27"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out28"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out30"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out31"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out39"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out41"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out40"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Gateway Out42"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ip_debug"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "data_FWFT"
	  SrcPort		  5
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "buf_data3"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "data"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto9"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "buf_eof3"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "eof"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto12"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "commit"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  DstBlock		  "status1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out8"
	  SrcPort		  1
	  DstBlock		  "status1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  DstBlock		  "status1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out14"
	  SrcPort		  1
	  DstBlock		  "status1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Concat_status"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert5"
	  SrcPort		  1
	  DstBlock		  "Concat_status"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert8"
	  SrcPort		  1
	  DstBlock		  "Concat_status"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert9"
	  SrcPort		  1
	  DstBlock		  "Concat_status"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  DstBlock		  "Gateway Out40"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  DstBlock		  "Gateway Out41"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "Gateway Out39"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From14"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out25"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out24"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out22"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From15"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out29"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From17"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out30"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From18"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out31"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ack_out"
	  SrcPort		  1
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From19"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out42"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From20"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out27"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Inverter4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From16"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out28"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From26"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data_FWFT"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "From21"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "buf_eof1"
	  SrcPort		  1
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From22"
	  SrcPort		  1
	  DstBlock		  "ip_fifo"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "Concat"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Goto5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "valid_eof_0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      DstBlock		      "data_FWFT"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Goto8"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "valid_eof_0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  DstBlock		  "data_FWFT"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  DstBlock		  "Goto14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "data_debug"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "From23"
	  SrcPort		  1
	  DstBlock		  "Gateway Out3"
	  DstPort		  1
	}
	Annotation {
	  Name			  "MUX TWO PACKET STREAMS\nIncomming data is b"
"uffered and only stored if it is commited (valid EOF).\nIf a discard command "
"is received, the data is flushed."
	  Position		  [385, 37]
	}
	Annotation {
	  Name			  " THE ACK LINE MUST REMAIN HIGH EVEN WHEN VA"
"LID GOES LOW FOR FULL-SPEED READOUT.\n\nThis is fine for the intended purpose"
":\nWe read out a full packet at a time, ensuring that ack stays high until EO"
"F is received.\n\nthis is also important to ensure that the wrong IP address "
"is not used \n(there is a one-clock delay to fetch the next IP)"
	  Position		  [881, 273]
	  DropShadow		  on
	}
	Annotation {
	  Name			  " PACKET LENGTH SHOULD NOT BE LESS THAN 3 WO"
"RDS"
	  Position		  [871, 358]
	  DropShadow		  on
	}
      }
    }
    Line {
      SrcBlock		      "Feng_sim_complete"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	Points			[0, -155]
	DstBlock		"Gateway Out"
	DstPort			1
      }
      Branch {
	DstBlock		"Delay"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Feng_sim_complete"
      SrcPort		      2
      Points		      [30, 0]
      Branch {
	Points			[0, -150]
	DstBlock		"Gateway Out1"
	DstPort			1
      }
      Branch {
	DstBlock		"Delay1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Feng_sim_complete"
      SrcPort		      4
      Points		      [40, 0]
      Branch {
	Points			[0, -140]
	DstBlock		"Gateway Out3"
	DstPort			1
      }
      Branch {
	DstBlock		"Delay2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Feng_sim_complete"
      SrcPort		      3
      Points		      [35, 0]
      Branch {
	Points			[0, -145]
	DstBlock		"Gateway Out2"
	DstPort			1
      }
      Branch {
	DstBlock		"Delay3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Feng_sim_complete"
      SrcPort		      5
      Points		      [45, 0; 0, -135]
      DstBlock		      "Gateway Out4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out2"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gateway Out3"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out4"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Delay"
      SrcPort		      1
      Points		      [290, 0]
      Branch {
	Points			[0, 685]
	Branch {
	  DstBlock		  "loopback1"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 395]
	  Branch {
	    DstBlock		    "xaui_buffer_old"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 490]
	    DstBlock		    "xaui_buffer_old1"
	    DstPort		    1
	  }
	}
      }
      Branch {
	DstBlock		"xaui_buffer0"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Delay1"
      SrcPort		      1
      Points		      [285, 0]
      Branch {
	Points			[0, 685]
	Branch {
	  DstBlock		  "loopback1"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, 395]
	  Branch {
	    DstBlock		    "xaui_buffer_old"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 490]
	    DstBlock		    "xaui_buffer_old1"
	    DstPort		    2
	  }
	}
      }
      Branch {
	DstBlock		"xaui_buffer0"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Delay3"
      SrcPort		      1
      Points		      [60, 0]
      Branch {
	DstBlock		"Relational1"
	DstPort			1
      }
      Branch {
	Points			[220, 0]
	Branch {
	  Points		  [0, 685]
	  Branch {
	    DstBlock		    "loopback1"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 395]
	    Branch {
	      DstBlock		      "xaui_buffer_old"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, 490]
	      DstBlock		      "xaui_buffer_old1"
	      DstPort		      3
	    }
	  }
	}
	Branch {
	  DstBlock		  "xaui_buffer0"
	  DstPort		  3
	}
      }
    }
    Line {
      SrcBlock		      "Inverter1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Logical2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Relational1"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	DstBlock		"Inverter1"
	DstPort			1
      }
      Branch {
	Points			[0, -10]
	DstBlock		"Logical1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Logical1"
      SrcPort		      1
      Points		      [20, 0; 0, -10; 30, 0]
      Branch {
	Points			[0, 685]
	Branch {
	  DstBlock		  "loopback1"
	  DstPort		  4
	}
	Branch {
	  Points		  [0, 395]
	  Branch {
	    DstBlock		    "xaui_buffer_old"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 490]
	    DstBlock		    "xaui_buffer_old1"
	    DstPort		    4
	  }
	}
      }
      Branch {
	DstBlock		"xaui_buffer0"
	DstPort			4
      }
    }
    Line {
      SrcBlock		      "Logical2"
      SrcPort		      1
      Points		      [20, 0; 0, -20; 25, 0]
      Branch {
	Points			[0, 685]
	Branch {
	  DstBlock		  "loopback1"
	  DstPort		  5
	}
	Branch {
	  Points		  [0, 395]
	  Branch {
	    DstBlock		    "xaui_buffer_old"
	    DstPort		    5
	  }
	  Branch {
	    Points		    [0, 490]
	    DstBlock		    "xaui_buffer_old1"
	    DstPort		    5
	  }
	}
      }
      Branch {
	DstBlock		"xaui_buffer0"
	DstPort			5
      }
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "Relational1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Delay2"
      SrcPort		      1
      Points		      [160, 0]
      Branch {
	DstBlock		"Logical1"
	DstPort			1
      }
      Branch {
	Points			[0, 30]
	DstBlock		"Logical2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gateway Out10"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "gbe_src"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out11"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "gbe_src"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out12"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "gbe_src"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gateway Out13"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "gbe_src"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out14"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "gbe_src"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Gateway Out21"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "gbe_src"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "loopback0"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Feng_sim_complete1"
      SrcPort		      1
      Points		      [95, 0]
      Branch {
	Points			[0, 190]
	DstBlock		"Gateway Out23"
	DstPort			1
      }
      Branch {
	Points			[370, 0]
	Branch {
	  Points		  [0, 635]
	  Branch {
	    DstBlock		    "loopback"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 445]
	    Branch {
	      DstBlock		      "loopback_buf"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 490]
	      DstBlock		      "loopback_buf1"
	      DstPort		      1
	    }
	  }
	}
	Branch {
	  DstBlock		  "loopback0"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Feng_sim_complete1"
      SrcPort		      2
      Points		      [85, 0]
      Branch {
	Points			[0, 195]
	DstBlock		"Gateway Out24"
	DstPort			1
      }
      Branch {
	Points			[375, 0]
	Branch {
	  Points		  [0, 625]
	  Branch {
	    DstBlock		    "loopback"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 455]
	    Branch {
	      DstBlock		      "loopback_buf"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 490]
	      DstBlock		      "loopback_buf1"
	      DstPort		      2
	    }
	  }
	}
	Branch {
	  DstBlock		  "loopback0"
	  DstPort		  2
	}
      }
    }
    Line {
      SrcBlock		      "Feng_sim_complete1"
      SrcPort		      3
      Points		      [75, 0]
      Branch {
	Points			[0, 200]
	DstBlock		"Gateway Out25"
	DstPort			1
      }
      Branch {
	Points			[380, 0]
	Branch {
	  Points		  [0, 615]
	  Branch {
	    DstBlock		    "loopback"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 465]
	    Branch {
	      DstBlock		      "loopback_buf"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, 490]
	      DstBlock		      "loopback_buf1"
	      DstPort		      3
	    }
	  }
	}
	Branch {
	  DstBlock		  "loopback0"
	  DstPort		  3
	}
      }
    }
    Line {
      SrcBlock		      "Feng_sim_complete1"
      SrcPort		      4
      Points		      [65, 0]
      Branch {
	Points			[0, 205]
	DstBlock		"Gateway Out26"
	DstPort			1
      }
      Branch {
	Points			[385, 0]
	Branch {
	  Points		  [0, 605]
	  Branch {
	    DstBlock		    "loopback"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 475]
	    Branch {
	      DstBlock		      "loopback_buf"
	      DstPort		      4
	    }
	    Branch {
	      Points		      [0, 490]
	      DstBlock		      "loopback_buf1"
	      DstPort		      4
	    }
	  }
	}
	Branch {
	  DstBlock		  "loopback0"
	  DstPort		  4
	}
      }
    }
    Line {
      SrcBlock		      "Feng_sim_complete1"
      SrcPort		      5
      Points		      [55, 0]
      Branch {
	Points			[0, 210]
	DstBlock		"Gateway Out27"
	DstPort			1
      }
      Branch {
	Points			[390, 0]
	Branch {
	  Points		  [0, 595]
	  Branch {
	    DstBlock		    "loopback"
	    DstPort		    5
	  }
	  Branch {
	    Points		    [0, 485]
	    Branch {
	      DstBlock		      "loopback_buf"
	      DstPort		      5
	    }
	    Branch {
	      Points		      [0, 490]
	      DstBlock		      "loopback_buf1"
	      DstPort		      5
	    }
	  }
	}
	Branch {
	  DstBlock		  "loopback0"
	  DstPort		  5
	}
      }
    }
    Line {
      SrcBlock		      "Gateway Out23"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out24"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out25"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gateway Out26"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope2"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out27"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope2"
      DstPort		      5
    }
    Line {
      SrcBlock		      "mux_pkts_orig"
      SrcPort		      1
      Points		      [0, 0; 40, 0]
      Branch {
	DstBlock		"depack_it"
	DstPort			1
      }
      Branch {
	Points			[0, -155]
	DstBlock		"Gateway Out38"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "mux_pkts_orig"
      SrcPort		      2
      Points		      [0, 0; 45, 0]
      Branch {
	DstBlock		"depack_it"
	DstPort			2
      }
      Branch {
	Points			[0, -155]
	DstBlock		"Gateway Out39"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "mux_pkts_orig"
      SrcPort		      3
      Points		      [0, 0; 50, 0]
      Branch {
	DstBlock		"depack_it"
	DstPort			3
      }
      Branch {
	Points			[0, -130]
	DstBlock		"Gateway Out41"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "loopback"
      SrcPort		      1
      Points		      [90, 0; 0, -85]
      DstBlock		      "mux_pkts_orig"
      DstPort		      4
    }
    Line {
      SrcBlock		      "loopback"
      SrcPort		      2
      Points		      [95, 0; 0, -90]
      DstBlock		      "mux_pkts_orig"
      DstPort		      5
    }
    Line {
      SrcBlock		      "loopback"
      SrcPort		      3
      Points		      [100, 0; 0, -95]
      DstBlock		      "mux_pkts_orig"
      DstPort		      6
    }
    Line {
      SrcBlock		      "mux_pkts_orig"
      SrcPort		      4
      Points		      [30, 0; 0, 150; -375, 0]
      DstBlock		      "loopback"
      DstPort		      7
    }
    Line {
      SrcBlock		      "loopback1"
      SrcPort		      1
      Points		      [75, 0; 0, 65]
      DstBlock		      "mux_pkts_orig"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback1"
      SrcPort		      2
      Points		      [55, 0; 0, 45]
      DstBlock		      "mux_pkts_orig"
      DstPort		      2
    }
    Line {
      SrcBlock		      "loopback1"
      SrcPort		      3
      Points		      [45, 0; 0, 25]
      DstBlock		      "mux_pkts_orig"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "loopback"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Gateway Out33"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out34"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out35"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gateway Out36"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out31"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Gateway Out32"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Gateway Out37"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      7
    }
    Line {
      SrcBlock		      "Gateway Out30"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      8
    }
    Line {
      SrcBlock		      "depack_it"
      SrcPort		      1
      Points		      [35, 0; 0, -5]
      DstBlock		      "Gateway Out33"
      DstPort		      1
    }
    Line {
      SrcBlock		      "depack_it"
      SrcPort		      2
      Points		      [35, 0; 0, 5]
      DstBlock		      "Gateway Out34"
      DstPort		      1
    }
    Line {
      SrcBlock		      "depack_it"
      SrcPort		      3
      Points		      [35, 0; 0, 15]
      DstBlock		      "Gateway Out35"
      DstPort		      1
    }
    Line {
      SrcBlock		      "depack_it"
      SrcPort		      4
      Points		      [25, 0; 0, 25]
      DstBlock		      "Gateway Out36"
      DstPort		      1
    }
    Line {
      SrcBlock		      "depack_it"
      SrcPort		      5
      Points		      [15, 0; 0, 35]
      DstBlock		      "Gateway Out31"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant3"
      SrcPort		      1
      DstBlock		      "Gateway Out32"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant4"
      SrcPort		      1
      DstBlock		      "Gateway Out37"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant5"
      SrcPort		      1
      DstBlock		      "Gateway Out30"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out38"
      SrcPort		      1
      DstBlock		      "Scope4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out39"
      SrcPort		      1
      DstBlock		      "Scope4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out40"
      SrcPort		      1
      DstBlock		      "Scope4"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gateway Out41"
      SrcPort		      1
      DstBlock		      "Scope4"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out42"
      SrcPort		      1
      DstBlock		      "Scope4"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Constant6"
      SrcPort		      1
      DstBlock		      "Gateway Out40"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant7"
      SrcPort		      1
      DstBlock		      "Gateway Out42"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant8"
      SrcPort		      1
      DstBlock		      "loopback1"
      DstPort		      6
    }
    Line {
      SrcBlock		      "mux_pkts_orig"
      SrcPort		      5
      Points		      [0, 30; -215, 0; 0, -70; -130, 0]
      DstBlock		      "loopback1"
      DstPort		      7
    }
    Line {
      SrcBlock		      "Constant9"
      SrcPort		      1
      DstBlock		      "loopback_buf"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Gateway Out46"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out47"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope5"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out48"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope5"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gateway Out49"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope5"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out44"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope5"
      DstPort		      5
    }
    Line {
      SrcBlock		      "xaui_buffer0"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	Points			[0, -165]
	DstBlock		"Gateway Out10"
	DstPort			1
      }
      Branch {
	Points			[130, 0; 0, 65]
	DstBlock		"loopback_mux0"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "xaui_buffer0"
      SrcPort		      2
      Points		      [15, 0]
      Branch {
	Points			[0, -155]
	DstBlock		"Gateway Out11"
	DstPort			1
      }
      Branch {
	Points			[115, 0; 0, 75]
	DstBlock		"loopback_mux0"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "xaui_buffer0"
      SrcPort		      3
      Points		      [20, 0]
      Branch {
	Points			[0, -145]
	DstBlock		"Gateway Out12"
	DstPort			1
      }
      Branch {
	Points			[100, 0; 0, 85]
	DstBlock		"loopback_mux0"
	DstPort			4
      }
    }
    Line {
      SrcBlock		      "xaui_buffer0"
      SrcPort		      4
      Points		      [25, 0]
      Branch {
	Points			[0, -135]
	DstBlock		"Gateway Out13"
	DstPort			1
      }
      Branch {
	Points			[85, 0; 0, 95]
	DstBlock		"loopback_mux0"
	DstPort			5
      }
    }
    Line {
      SrcBlock		      "loopback0"
      SrcPort		      1
      Points		      [50, 0]
      Branch {
	Points			[0, 75]
	DstBlock		"Gateway Out15"
	DstPort			1
      }
      Branch {
	Points			[0, -120]
	DstBlock		"loopback_mux0"
	DstPort			6
      }
    }
    Line {
      SrcBlock		      "loopback0"
      SrcPort		      2
      Points		      [45, 0]
      Branch {
	Points			[0, 80]
	DstBlock		"Gateway Out16"
	DstPort			1
      }
      Branch {
	Points			[40, 0; 0, -115]
	DstBlock		"loopback_mux0"
	DstPort			7
      }
    }
    Line {
      SrcBlock		      "loopback0"
      SrcPort		      3
      Points		      [40, 0]
      Branch {
	Points			[0, 85]
	DstBlock		"Gateway Out17"
	DstPort			1
      }
      Branch {
	Points			[65, 0; 0, -110]
	DstBlock		"loopback_mux0"
	DstPort			8
      }
    }
    Line {
      SrcBlock		      "loopback0"
      SrcPort		      4
      Points		      [35, 0]
      Branch {
	Points			[0, 90]
	DstBlock		"Gateway Out18"
	DstPort			1
      }
      Branch {
	Points			[90, 0; 0, -105]
	DstBlock		"loopback_mux0"
	DstPort			9
      }
    }
    Line {
      SrcBlock		      "Constant10"
      SrcPort		      1
      DstBlock		      "loopback_mux0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out5"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out6"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out7"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "xaui_buffer_old"
      SrcPort		      1
      Points		      [200, 0]
      DstBlock		      "loopback_mux_no_timeout"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui_buffer_old"
      SrcPort		      2
      Points		      [190, 0; 0, 85]
      DstBlock		      "loopback_mux_no_timeout"
      DstPort		      2
    }
    Line {
      SrcBlock		      "xaui_buffer_old"
      SrcPort		      4
      Points		      [165, 0; 0, 105]
      DstBlock		      "loopback_mux_no_timeout"
      DstPort		      4
    }
    Line {
      SrcBlock		      "xaui_buffer_old"
      SrcPort		      3
      Points		      [180, 0; 0, 95]
      DstBlock		      "loopback_mux_no_timeout"
      DstPort		      3
    }
    Line {
      SrcBlock		      "loopback_buf"
      SrcPort		      2
      Points		      [85, 0; 0, -105]
      DstBlock		      "loopback_mux_no_timeout"
      DstPort		      6
    }
    Line {
      SrcBlock		      "loopback_buf"
      SrcPort		      3
      Points		      [105, 0; 0, -95]
      DstBlock		      "loopback_mux_no_timeout"
      DstPort		      7
    }
    Line {
      SrcBlock		      "loopback_buf"
      SrcPort		      4
      Points		      [125, 0; 0, -85]
      DstBlock		      "loopback_mux_no_timeout"
      DstPort		      8
    }
    Line {
      SrcBlock		      "loopback_mux_no_timeout"
      SrcPort		      7
      Points		      [0, 0; 20, 0]
      Branch {
	DstBlock		"Gateway Out9"
	DstPort			1
      }
      Branch {
	Points			[0, 210; -435, 0]
	DstBlock		"loopback_buf"
	DstPort			7
      }
    }
    Line {
      SrcBlock		      "loopback_mux_no_timeout"
      SrcPort		      8
      Points		      [0, 0; 10, 0]
      Branch {
	DstBlock		"Gateway Out22"
	DstPort			1
      }
      Branch {
	Points			[0, -270; -265, 0; 0, 190; -205, 0; 0, -60]
	DstBlock		"xaui_buffer_old"
	DstPort			6
      }
    }
    Line {
      SrcBlock		      "loopback_mux_no_timeout"
      SrcPort		      1
      DstBlock		      "Gateway Out5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_mux_no_timeout"
      SrcPort		      2
      DstBlock		      "Gateway Out6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_mux_no_timeout"
      SrcPort		      3
      DstBlock		      "Gateway Out7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out8"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out28"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Gateway Out29"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope1"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Gateway Out9"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope1"
      DstPort		      7
    }
    Line {
      SrcBlock		      "Gateway Out22"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope1"
      DstPort		      8
    }
    Line {
      SrcBlock		      "loopback_mux_no_timeout"
      SrcPort		      4
      DstBlock		      "Gateway Out8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_mux_no_timeout"
      SrcPort		      5
      DstBlock		      "Gateway Out28"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_mux_no_timeout"
      SrcPort		      6
      DstBlock		      "Gateway Out29"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui_buffer0"
      SrcPort		      5
      Points		      [30, 0; 0, -125]
      DstBlock		      "Gateway Out14"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_buf"
      SrcPort		      1
      Points		      [75, 0; 0, -115]
      DstBlock		      "loopback_mux_no_timeout"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Gateway Out15"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "loopback_src"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out16"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "loopback_src"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out17"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "loopback_src"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gateway Out18"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "loopback_src"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out19"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "loopback_src"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Gateway Out20"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "loopback_src"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Gateway Out51"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope5"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Gateway Out45"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope5"
      DstPort		      7
    }
    Line {
      SrcBlock		      "Gateway Out50"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope5"
      DstPort		      8
    }
    Line {
      SrcBlock		      "Gateway Out43"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope5"
      DstPort		      9
    }
    Line {
      SrcBlock		      "loopback_mux0"
      SrcPort		      1
      DstBlock		      "Gateway Out46"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_mux0"
      SrcPort		      2
      DstBlock		      "Gateway Out47"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_mux0"
      SrcPort		      3
      DstBlock		      "Gateway Out48"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_mux0"
      SrcPort		      4
      DstBlock		      "Gateway Out49"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_mux0"
      SrcPort		      5
      DstBlock		      "Gateway Out44"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_mux0"
      SrcPort		      6
      DstBlock		      "Gateway Out51"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_mux0"
      SrcPort		      7
      DstBlock		      "Gateway Out45"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_mux0"
      SrcPort		      8
      Points		      [25, 0]
      Branch {
	DstBlock		"Gateway Out50"
	DstPort			1
      }
      Branch {
	Points			[0, 295; -190, 0]
	Branch {
	  DstBlock		  "Gateway Out20"
	  DstPort		  1
	}
	Branch {
	  Points		  [-250, 0]
	  DstBlock		  "loopback0"
	  DstPort		  7
	}
      }
    }
    Line {
      SrcBlock		      "loopback_mux0"
      SrcPort		      9
      Points		      [15, 0]
      Branch {
	DstBlock		"Gateway Out43"
	DstPort			1
      }
      Branch {
	Points			[0, -250; -285, 0]
	Branch {
	  Points		  [0, -30]
	  DstBlock		  "Gateway Out21"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 155; -175, 0]
	  DstBlock		  "xaui_buffer0"
	  DstPort		  6
	}
      }
    }
    Line {
      SrcBlock		      "Constant11"
      SrcPort		      1
      DstBlock		      "loopback_buf1"
      DstPort		      6
    }
    Line {
      SrcBlock		      "xaui_buffer_old1"
      SrcPort		      1
      Points		      [120, 0; 0, 75]
      DstBlock		      "loopback_poor_timing"
      DstPort		      2
    }
    Line {
      SrcBlock		      "xaui_buffer_old1"
      SrcPort		      2
      Points		      [105, 0; 0, 85]
      DstBlock		      "loopback_poor_timing"
      DstPort		      3
    }
    Line {
      SrcBlock		      "xaui_buffer_old1"
      SrcPort		      4
      Points		      [80, 0; 0, 105]
      DstBlock		      "loopback_poor_timing"
      DstPort		      5
    }
    Line {
      SrcBlock		      "xaui_buffer_old1"
      SrcPort		      3
      Points		      [95, 0; 0, 95]
      DstBlock		      "loopback_poor_timing"
      DstPort		      4
    }
    Line {
      SrcBlock		      "loopback_poor_timing"
      SrcPort		      8
      Points		      [20, 0]
      Branch {
	Points			[0, 210; -435, 0]
	DstBlock		"loopback_buf1"
	DstPort			7
      }
      Branch {
	DstBlock		"Gateway Out59"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "loopback_poor_timing"
      SrcPort		      9
      Points		      [10, 0]
      Branch {
	Points			[0, -270; -265, 0; 0, 190; -190, 0]
	DstBlock		"xaui_buffer_old1"
	DstPort			6
      }
      Branch {
	DstBlock		"Gateway Out52"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "loopback_buf1"
      SrcPort		      2
      Points		      [85, 0; 0, -105]
      DstBlock		      "loopback_poor_timing"
      DstPort		      7
    }
    Line {
      SrcBlock		      "loopback_buf1"
      SrcPort		      3
      Points		      [105, 0; 0, -95]
      DstBlock		      "loopback_poor_timing"
      DstPort		      8
    }
    Line {
      SrcBlock		      "loopback_buf1"
      SrcPort		      4
      Points		      [125, 0; 0, -85]
      DstBlock		      "loopback_poor_timing"
      DstPort		      9
    }
    Line {
      SrcBlock		      "loopback_buf1"
      SrcPort		      1
      Points		      [75, 0; 0, -115]
      DstBlock		      "loopback_poor_timing"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Gateway Out55"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out56"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope6"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out57"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope6"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gateway Out58"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope6"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out53"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope6"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Gateway Out60"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope6"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Gateway Out54"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope6"
      DstPort		      7
    }
    Line {
      SrcBlock		      "Gateway Out59"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope6"
      DstPort		      8
    }
    Line {
      SrcBlock		      "Gateway Out52"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope6"
      DstPort		      9
    }
    Line {
      SrcBlock		      "Constant12"
      SrcPort		      1
      DstBlock		      "loopback_poor_timing"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_poor_timing"
      SrcPort		      1
      DstBlock		      "Gateway Out55"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_poor_timing"
      SrcPort		      2
      DstBlock		      "Gateway Out56"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_poor_timing"
      SrcPort		      3
      DstBlock		      "Gateway Out57"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_poor_timing"
      SrcPort		      4
      DstBlock		      "Gateway Out58"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_poor_timing"
      SrcPort		      5
      DstBlock		      "Gateway Out53"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_poor_timing"
      SrcPort		      6
      DstBlock		      "Gateway Out60"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback_poor_timing"
      SrcPort		      7
      DstBlock		      "Gateway Out54"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback0"
      SrcPort		      5
      Points		      [25, 0; 0, 95]
      DstBlock		      "Gateway Out19"
      DstPort		      1
    }
    Annotation {
      Name		      "OLD STUFF:"
      Position		      [741, 870]
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    <!H   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X    0"
"#0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@ "
"  !S:&%R960       !C;VUP:6QA=&EO;@ .    \" 0   8    (     @         %    \"  "
"   $    !     0         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!"
"I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?"
"=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X  "
"  X    !@    @    $          4    (     0    <    !         !     '    =&%R9V"
"5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P"
"    $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (  "
"   0    (    !          X   !     !@    @    $          4    (     0    L    "
"!         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4 "
"   (     0    L    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@  "
"  @    !          4    (     0    (    !          X    X    !@    @    $     "
"     4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    (  "
"  !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #    "
" &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     "
"8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@"
"    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!"
"I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $    "
"     $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !      "
"    %    \"     $    #     0         0  , ;V9F  X   \"H\"   !@    @    \"    "
"      4    (     0    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E="
"#( #@   . #   &    \"     (         !0    @    !     0    $         !0 $ !   "
"  !    P    'AI;&EN>&9A;6EL>0    !P87)T                <W!E960              '"
"!A8VMA9V4           !S>6YT:&5S:7-?=&]O;   9&ER96-T;W)Y         '1E<W1B96YC:  "
"       !S>7-C;&M?<&5R:6]D    8V]R95]G96YE<F%T:6]N ')U;E]C;W)E9V5N      !E=F%L"
"7V9I96QD        8VQO8VM?;&]C          X    X    !@    @    $          4    ( "
"    0    @    !         !     (    5FER=&5X,E .    .     8    (    !         "
" %    \"     $    '     0         0    !P   'AC,G9P-3  #@   #     &    \"    "
" 0         !0    @    !     @    $         $  \" \"TW   .    .     8    (    "
"!          %    \"     $    &     0         0    !@   &9F,3$U,@  #@   #     &"
"    \"     0         !0    @    !     P    $         $  # %A35  .    2     8 "
"   (    !          %    \"     $    5     0         0    %0   \"XO8VY?8E\\T>%"
"\\R-39W+W-Y<V=E;@    X    P    !@    @    $          4    (     0    ,    !  "
"       !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $   "
"      $  \" #$P   .    2     8    (    !          %    \"     $    8     0   "
"      0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $     "
"     4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0      "
"   !0    @    !     0    $         $  ! #     .    ,     8    (    !         "
" %    \"                0         0          X   !P!   !@    @    \"         "
" 4    (     0    $    !          4 !  3     0   -$   !N9V-?8V]N9FEG          "
"  <WEN=&AE<VES7VQA;F=U86=E '-Y;G1H97-I<U]T;V]L      !X:6QI;GAF86UI;'D        "
" <&%R=                    '-P965D                  !T97-T8F5N8V@             "
"<&%C:V%G90               &1I<F5C=&]R>0            !S>7-C;&M?<&5R:6]D        8"
"VQO8VM?;&]C                       .    Z     8    (     @         %    \"    "
" $    !     0         %  0 %0    $    J    :6YC;'5D95]C;&]C:W=R87!P97( :6YC;'"
"5D95]C9@                      #@   #@    &    \"     8         !0    @    !  "
"   0    $         \"0    @           #P/PX    X    !@    @    &          4   "
" (     0    $    !          D    (               .    ,     8    (    !      "
"    %    \"     $    $     0         0  0 5DA$3 X    P    !@    @    $       "
"   4    (     0    ,    !         !   P!84U0 #@   #@    &    \"     0        "
" !0    @    !    \"     $         $     @   !6:7)T97@R4 X    X    !@    @    "
"$          4    (     0    <    !         !     '    >&,R=G W,  .    ,     8 "
"   (    !          %    \"     $    \"     0         0  ( +3<   X    P    !@ "
"   @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    "
"\"     0         !0    @    !    !@    $         $     8   !F9C$W,#0   X   !0"
"    !@    @    $          4    (     0   !H    !         !     :    +B]T97-T7"
"VQO;W!B86-K7V)U9B]S>7-G96X        .    .     8    (    !          %    \"    "
" $    %     0         0    !0   #0N.#<X    #@   #     &    \"     0         !"
"0    @               $         $          .    \" T   8    (     @         % "
"   \"     $    !     0         %  0 #     $    8    <VAA<F5D        8V]M<&EL8"
"71I;VX #@    @$   &    \"     (         !0    @    !     0    $         !0 $ "
"!,    !    A0   &-O;7!I;&%T:6]N          !C;VUP:6QA=&EO;E]L=70     <VEM=6QI;F"
"M?<&5R:6]D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S            9&)L7V]V<F0"
"              &1E<')E8V%T961?8V]N=')O;      .    .     8    (    !          %"
"    \"     $    '     0         0    !P   '1A<F=E=#( #@   +@!   &    \"     ("
"         !0    @    !     0    $         !0 $  <    !    #@   &ME>7,   !V86QU"
"97,    .    N     8    (     0         %    \"     $    \"     0         .   "
" 0     8    (    !          %    \"     $    +     0         0    \"P   $A$3"
"\"!.971L:7-T       .    0     8    (    !          %    \"     $    +     0  "
"       0    \"P   $Y'0R!.971L:7-T       .    J     8    (     0         %    "
"\"     $    \"     0         .    .     8    (    !          %    \"     $   "
" '     0         0    !P   '1A<F=E=#$ #@   #@    &    \"     0         !0    "
"@    !    !P    $         $     <   !T87)G970R  X    P    !@    @    $       "
"   4    (     0    $    !         !   0 Q    #@   #     &    \"     0        "
" !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %"
"    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5B4WES=&5M  X "
"  !(    !@    @    $          4    (     0   !@    !         !     8    06-C;"
"W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @    !     "
"P    $         $  # &]F9@ .    H @   8    (     @         %    \"     $    ! "
"    0         %  0 \"     $    0    =&%R9V5T,0!T87)G970R  X   #@ P  !@    @  "
"  \"          4    (     0    $    !          4 !  0     0   ,    !X:6QI;GAF8"
"6UI;'D     <&%R=                '-P965D              !P86-K86=E            <W"
"EN=&AE<VES7W1O;VP  &1I<F5C=&]R>0        !T97-T8F5N8V@         <WES8VQK7W!E<FE"
"O9    &-O<F5?9V5N97)A=&EO;@!R=6Y?8V]R96=E;@      979A;%]F:65L9        &-L;V-K"
"7VQO8P         .    .     8    (    !          %    \"     $    (     0      "
"   0    \"    %9I<G1E>#)0#@   #@    &    \"     0         !0    @    !    !P "
"   $         $     <   !X8S)V<#4P  X    P    !@    @    $          4    (    "
" 0    (    !         !   @ M-P  #@   #@    &    \"     0         !0    @    !"
"    !@    $         $     8   !F9C$Q-3(   X    P    !@    @    $          4  "
"  (     0    ,    !         !   P!84U0 #@   $@    &    \"     0         !0   "
" @    !    %0    $         $    !4    N+V-N7V)?-'A?,C4V=R]S>7-G96X    .    , "
"    8    (    !          %    \"     $    #     0         0  , ;V9F  X    P  "
"  !@    @    $          4    (     0    (    !         !   @ Q,   #@   $@    "
"&    \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<"
"@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0"
"         0  , ;V9F  X    P    !@    @    $          4    (     0    $    !   "
"      !   0 P    #@   #     &    \"     0         !0    @               $    "
"     $          .    : 0   8    (     @         %    \"     $    !     0     "
"    %  0 $P    $   #1    ;F=C7V-O;F9I9P           '-Y;G1H97-I<U]L86YG=6%G90!S"
">6YT:&5S:7-?=&]O;       >&EL:6YX9F%M:6QY         '!A<G0                   !S<"
"&5E9                   =&5S=&)E;F-H             '!A8VMA9V4               !D:7"
")E8W1O<GD             <WES8VQK7W!E<FEO9        &-L;V-K7VQO8P                 "
"     #@   .@    &    \"     (         !0    @    !     0    $         !0 $ !4"
"    !    *@   &EN8VQU9&5?8VQO8VMW<F%P<&5R &EN8VQU9&5?8V8                     "
"  X    X    !@    @    &          4    (     0    $    !          D    (     "
"       \\#\\.    .     8    (    !@         %    \"     $    !     0         "
")    \"               #@   #     &    \"     0         !0    @    !    !     "
"$         $  $ %9(1$P.    ,     8    (    !          %    \"     $    #     0"
"         0  , 6%-4  X    X    !@    @    $          4    (     0    @    !   "
"      !     (    5FER=&5X,E .    .     8    (    !          %    \"     $    "
"'     0         0    !P   'AC,G9P-S  #@   #     &    \"     0         !0    @"
"    !     @    $         $  \" \"TW   .    ,     8    (    !          %    \""
"     $    #     0         0  , ;V9F  X    X    !@    @    $          4    (  "
"   0    8    !         !     &    9F8Q-S T   .    2     8    (    !          "
"%    \"     $    6     0         0    %@   \"XO8E\\R>%\\X85]R,S X9\"]S>7-G96X"
"   X    X    !@    @    $          4    (     0    4    !         !     %    "
"-\"XX-S@    .    ,     8    (    !          %    \"                0         "
"0          "
  }
}
