#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Thu Nov 05 02:53:38 2020
# Process ID: 17940
# Log file: C:/Users/Admin/Desktop/CodeHub/ClassDocs/Semester2-1/Digital System Fundamentals/Lab9_4-11-2563/Lab9/planAhead_run_2/planAhead.log
# Journal file: C:/Users/Admin/Desktop/CodeHub/ClassDocs/Semester2-1/Digital System Fundamentals/Lab9_4-11-2563/Lab9/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/Admin/Desktop/CodeHub/ClassDocs/Semester2-1/Digital System Fundamentals/Lab9_4-11-2563/Lab9/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {DIP[7]}]]
startgroup
set_property package_pin P99 [get_ports {DIP[0]}]
endgroup
startgroup
set_property package_pin P100 [get_ports {DIP[1]}]
endgroup
startgroup
set_property package_pin P101 [get_ports {DIP[2]}]
endgroup
startgroup
set_property package_pin P102 [get_ports {DIP[3]}]
endgroup
startgroup
set_property package_pin P104 [get_ports {DIP[4]}]
endgroup
startgroup
set_property package_pin P105 [get_ports {DIP[5]}]
endgroup
startgroup
set_property package_pin P111 [get_ports {DIP[6]}]
endgroup
startgroup
set_property package_pin P112 [get_ports {DIP[7]}]
endgroup
startgroup
set_property package_pin P104 [get_ports {DIP[4]}]
endgroup
startgroup
set_property package_pin P66 [get_ports {SW[0]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {SW[1]}]
endgroup
startgroup
set_property package_pin P61 [get_ports {SW[2]}]
endgroup
startgroup
set_property package_pin P55 [get_ports {SW[7]}]
endgroup
set_property package_pin "" [get_ports [list  {SW[4]}]]
startgroup
set_property package_pin P56 [get_ports {SW[6]}]
endgroup
startgroup
set_property package_pin P57 [get_ports {SW[5]}]
endgroup
startgroup
set_property package_pin P58 [get_ports {SW[4]}]
endgroup
startgroup
set_property package_pin P59 [get_ports {SW[3]}]
endgroup
startgroup
set_property package_pin P61 [get_ports {SW[2]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {SW[1]}]
endgroup
startgroup
set_property package_pin P66 [get_ports {SW[0]}]
endgroup
startgroup
set_property package_pin P45 [get_ports MODE_SW]
endgroup
save_constraints
