Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Jan 11 13:18:10 2021
| Host         : jens-MSI running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.442        0.000                      0                 3386        0.054        0.000                      0                 3386        7.000        0.000                       0                  1649  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
clk_fpga_1                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_1    {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_1    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                              12.442        0.000                      0                 3248        0.054        0.000                      0                 3248        9.020        0.000                       0                  1569  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1         94.020        0.000                      0                  138        0.150        0.000                      0                  138       49.500        0.000                       0                    76  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_1       13.250        0.000                      0                    1        0.793        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.442ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 1.701ns (25.624%)  route 4.937ns (74.376%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 23.262 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.751     3.790    design_1_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.093 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=4, routed)           2.040     7.133    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X15Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.257 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.681     7.938    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124     8.062 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.450     9.512    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.150     9.662 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.767    10.428    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X16Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.504    23.262    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                         clock pessimism              0.282    23.544    
                         clock uncertainty           -0.302    23.242    
    SLICE_X16Y49         FDRE (Setup_fdre_C_CE)      -0.371    22.871    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[9]
  -------------------------------------------------------------------
                         required time                         22.871    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                 12.442    

Slack (MET) :             12.517ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 1.701ns (26.057%)  route 4.827ns (73.943%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 23.263 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.751     3.790    design_1_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.093 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=4, routed)           2.040     7.133    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X15Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.257 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.681     7.938    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124     8.062 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.450     9.512    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.150     9.662 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.656    10.318    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X14Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.505    23.263    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                         clock pessimism              0.282    23.545    
                         clock uncertainty           -0.302    23.243    
    SLICE_X14Y48         FDRE (Setup_fdre_C_CE)      -0.407    22.836    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         22.836    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                 12.517    

Slack (MET) :             12.517ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 1.701ns (26.057%)  route 4.827ns (73.943%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 23.263 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.751     3.790    design_1_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.093 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=4, routed)           2.040     7.133    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X15Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.257 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.681     7.938    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124     8.062 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.450     9.512    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.150     9.662 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.656    10.318    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X14Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.505    23.263    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                         clock pessimism              0.282    23.545    
                         clock uncertainty           -0.302    23.243    
    SLICE_X14Y48         FDRE (Setup_fdre_C_CE)      -0.407    22.836    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         22.836    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                 12.517    

Slack (MET) :             12.517ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 1.701ns (26.057%)  route 4.827ns (73.943%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 23.263 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.751     3.790    design_1_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.093 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=4, routed)           2.040     7.133    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X15Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.257 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.681     7.938    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124     8.062 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.450     9.512    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.150     9.662 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.656    10.318    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X14Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.505    23.263    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                         clock pessimism              0.282    23.545    
                         clock uncertainty           -0.302    23.243    
    SLICE_X14Y48         FDRE (Setup_fdre_C_CE)      -0.407    22.836    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         22.836    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                 12.517    

Slack (MET) :             12.517ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 1.701ns (26.057%)  route 4.827ns (73.943%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 23.263 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.751     3.790    design_1_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.093 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=4, routed)           2.040     7.133    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X15Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.257 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.681     7.938    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124     8.062 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.450     9.512    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.150     9.662 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.656    10.318    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X14Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.505    23.263    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                         clock pessimism              0.282    23.545    
                         clock uncertainty           -0.302    23.243    
    SLICE_X14Y48         FDRE (Setup_fdre_C_CE)      -0.407    22.836    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         22.836    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                 12.517    

Slack (MET) :             12.517ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 1.701ns (26.057%)  route 4.827ns (73.943%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 23.263 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.751     3.790    design_1_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.093 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=4, routed)           2.040     7.133    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X15Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.257 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.681     7.938    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124     8.062 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.450     9.512    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.150     9.662 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.656    10.318    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X14Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.505    23.263    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                         clock pessimism              0.282    23.545    
                         clock uncertainty           -0.302    23.243    
    SLICE_X14Y48         FDRE (Setup_fdre_C_CE)      -0.407    22.836    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         22.836    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                 12.517    

Slack (MET) :             12.517ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 1.701ns (26.057%)  route 4.827ns (73.943%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 23.263 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.751     3.790    design_1_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.093 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=4, routed)           2.040     7.133    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X15Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.257 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.681     7.938    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124     8.062 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.450     9.512    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.150     9.662 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.656    10.318    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X14Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.505    23.263    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C
                         clock pessimism              0.282    23.545    
                         clock uncertainty           -0.302    23.243    
    SLICE_X14Y48         FDRE (Setup_fdre_C_CE)      -0.407    22.836    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[15]
  -------------------------------------------------------------------
                         required time                         22.836    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                 12.517    

Slack (MET) :             12.517ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 1.701ns (26.057%)  route 4.827ns (73.943%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 23.263 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.751     3.790    design_1_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.093 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=4, routed)           2.040     7.133    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X15Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.257 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.681     7.938    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124     8.062 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.450     9.512    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.150     9.662 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.656    10.318    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X14Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.505    23.263    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
                         clock pessimism              0.282    23.545    
                         clock uncertainty           -0.302    23.243    
    SLICE_X14Y48         FDRE (Setup_fdre_C_CE)      -0.407    22.836    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         22.836    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                 12.517    

Slack (MET) :             12.623ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 1.675ns (25.287%)  route 4.949ns (74.713%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 23.262 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.751     3.790    design_1_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.093 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=4, routed)           2.040     7.133    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X15Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.257 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.681     7.938    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124     8.062 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.450     9.512    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.124     9.636 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.778    10.414    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X17Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.504    23.262    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
                         clock pessimism              0.282    23.544    
                         clock uncertainty           -0.302    23.242    
    SLICE_X17Y48         FDRE (Setup_fdre_C_CE)      -0.205    23.037    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg3_reg[8]
  -------------------------------------------------------------------
                         required time                         23.037    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                 12.623    

Slack (MET) :             12.671ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg2_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 1.703ns (26.173%)  route 4.804ns (73.827%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 23.251 - 20.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.751     3.790    design_1_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     5.093 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP1WVALID
                         net (fo=4, routed)           2.040     7.133    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[1]
    SLICE_X15Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.257 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.681     7.938    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124     8.062 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.440     9.502    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X9Y49          LUT4 (Prop_lut4_I0_O)        0.152     9.654 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.643    10.297    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X6Y52          FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.494    23.251    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y52          FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                         clock pessimism              0.396    23.647    
                         clock uncertainty           -0.302    23.345    
    SLICE_X6Y52          FDRE (Setup_fdre_C_CE)      -0.377    22.968    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg2_reg[24]
  -------------------------------------------------------------------
                         required time                         22.968    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                 12.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.246ns (58.497%)  route 0.175ns (41.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.560     1.390    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y50         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.148     1.538 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg2_reg[7]/Q
                         net (fo=1, routed)           0.175     1.713    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg2[7]
    SLICE_X15Y49         LUT6 (Prop_lut6_I0_O)        0.098     1.811 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.811    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X15Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.834     1.782    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.118     1.664    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.092     1.756    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.626%)  route 0.230ns (52.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.569     1.399    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.563 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/Q
                         net (fo=1, routed)           0.230     1.793    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[20]
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.045     1.838 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=1, routed)           0.000     1.838    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.832     1.780    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.120     1.782    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.361%)  route 0.275ns (59.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.560     1.390    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y50         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=2, routed)           0.275     1.806    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[6]
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.851 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000     1.851    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1_n_0
    SLICE_X11Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.837     1.785    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/C
                         clock pessimism             -0.118     1.667    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.092     1.759    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.584%)  route 0.339ns (67.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.563     1.393    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.557 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=2, routed)           0.339     1.896    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X4Y49          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.856     1.804    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y49          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.118     1.686    
    SLICE_X4Y49          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.803    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.233%)  route 0.171ns (54.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.585     1.415    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.171     1.727    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X0Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.851     1.799    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.351     1.448    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.631    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.563     1.393    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y51          FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.534 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=1, routed)           0.054     1.588    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1[26]
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.045     1.633 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.633    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X8Y51          FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.832     1.780    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y51          FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.374     1.406    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.121     1.527    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.563     1.393    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.534 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/Q
                         net (fo=1, routed)           0.054     1.588    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[27]
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.045     1.633 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.633    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.832     1.780    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                         clock pessimism             -0.374     1.406    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121     1.527    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.568     1.398    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X11Y43         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.595    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X10Y43         LUT5 (Prop_lut5_I2_O)        0.045     1.640 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.640    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0_n_0
    SLICE_X10Y43         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.836     1.784    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X10Y43         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.373     1.411    
    SLICE_X10Y43         FDRE (Hold_fdre_C_D)         0.120     1.531    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.585     1.415    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.119     1.675    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X0Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.851     1.799    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.351     1.448    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.565    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.565     1.395    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.065     1.601    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr
    SLICE_X16Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.646 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.646    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int0__0
    SLICE_X16Y46         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.833     1.781    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y46         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.373     1.408    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.121     1.529    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X14Y51    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X15Y51    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X15Y51    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y51    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y51    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y51    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X14Y51    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X14Y51    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X9Y51     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y39     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y60     design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       94.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.020ns  (required time - arrival time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 3.146ns (53.673%)  route 2.715ns (46.326%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.673     1.676    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y42         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.456     2.132 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     2.956    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.080    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.630 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.630    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.744    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.858    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.891     5.863    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.987 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     5.987    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.519    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.633    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.089 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.537 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.537    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_6
    SLICE_X18Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.501   101.504    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/C
                         clock pessimism              0.139   101.643    
                         clock uncertainty           -0.147   101.496    
    SLICE_X18Y49         FDRE (Setup_fdre_C_D)        0.062   101.558    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]
  -------------------------------------------------------------------
                         required time                        101.558    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                 94.020    

Slack (MET) :             94.041ns  (required time - arrival time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 3.125ns (53.507%)  route 2.715ns (46.493%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.673     1.676    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y42         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.456     2.132 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     2.956    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.080    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.630 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.630    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.744    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.858    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.891     5.863    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.987 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     5.987    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.519    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.633    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.089 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.516 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.516    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_4
    SLICE_X18Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.501   101.504    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/C
                         clock pessimism              0.139   101.643    
                         clock uncertainty           -0.147   101.496    
    SLICE_X18Y49         FDRE (Setup_fdre_C_D)        0.062   101.558    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]
  -------------------------------------------------------------------
                         required time                        101.558    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 94.041    

Slack (MET) :             94.115ns  (required time - arrival time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 3.051ns (52.910%)  route 2.715ns (47.090%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.673     1.676    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y42         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.456     2.132 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     2.956    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.080    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.630 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.630    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.744    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.858    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.891     5.863    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.987 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     5.987    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.519    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.633    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.089 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.442 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.442    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_5
    SLICE_X18Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.501   101.504    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/C
                         clock pessimism              0.139   101.643    
                         clock uncertainty           -0.147   101.496    
    SLICE_X18Y49         FDRE (Setup_fdre_C_D)        0.062   101.558    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]
  -------------------------------------------------------------------
                         required time                        101.558    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                 94.115    

Slack (MET) :             94.131ns  (required time - arrival time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 3.035ns (52.779%)  route 2.715ns (47.221%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.673     1.676    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y42         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.456     2.132 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     2.956    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.080    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.630 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.630    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.744    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.858    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.891     5.863    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.987 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     5.987    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.519    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.633    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.089 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.426 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.426    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_7
    SLICE_X18Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.501   101.504    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/C
                         clock pessimism              0.139   101.643    
                         clock uncertainty           -0.147   101.496    
    SLICE_X18Y49         FDRE (Setup_fdre_C_D)        0.062   101.558    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]
  -------------------------------------------------------------------
                         required time                        101.558    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                 94.131    

Slack (MET) :             94.134ns  (required time - arrival time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 3.032ns (52.755%)  route 2.715ns (47.245%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.673     1.676    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y42         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.456     2.132 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     2.956    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.080    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.630 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.630    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.744    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.858    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.891     5.863    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.987 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     5.987    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.519    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.633    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.089 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.423 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.423    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_6
    SLICE_X18Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.501   101.504    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/C
                         clock pessimism              0.139   101.643    
                         clock uncertainty           -0.147   101.496    
    SLICE_X18Y48         FDRE (Setup_fdre_C_D)        0.062   101.558    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]
  -------------------------------------------------------------------
                         required time                        101.558    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                 94.134    

Slack (MET) :             94.155ns  (required time - arrival time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 3.011ns (52.581%)  route 2.715ns (47.419%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.673     1.676    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y42         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.456     2.132 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     2.956    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.080    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.630 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.630    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.744    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.858    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.891     5.863    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.987 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     5.987    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.519    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.633    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.089 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.402 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.402    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_4
    SLICE_X18Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.501   101.504    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/C
                         clock pessimism              0.139   101.643    
                         clock uncertainty           -0.147   101.496    
    SLICE_X18Y48         FDRE (Setup_fdre_C_D)        0.062   101.558    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]
  -------------------------------------------------------------------
                         required time                        101.558    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                 94.155    

Slack (MET) :             94.229ns  (required time - arrival time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 2.937ns (51.961%)  route 2.715ns (48.039%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.673     1.676    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y42         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.456     2.132 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     2.956    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.080    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.630 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.630    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.744    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.858    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.891     5.863    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.987 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     5.987    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.519    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.633    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.089 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.328 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.328    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_5
    SLICE_X18Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.501   101.504    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/C
                         clock pessimism              0.139   101.643    
                         clock uncertainty           -0.147   101.496    
    SLICE_X18Y48         FDRE (Setup_fdre_C_D)        0.062   101.558    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]
  -------------------------------------------------------------------
                         required time                        101.558    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                 94.229    

Slack (MET) :             94.245ns  (required time - arrival time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 2.921ns (51.824%)  route 2.715ns (48.176%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.673     1.676    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y42         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.456     2.132 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     2.956    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.080    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.630 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.630    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.744    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.858    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.891     5.863    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.987 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     5.987    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.519    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.633    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.089 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.312 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.312    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_7
    SLICE_X18Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.501   101.504    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/C
                         clock pessimism              0.139   101.643    
                         clock uncertainty           -0.147   101.496    
    SLICE_X18Y48         FDRE (Setup_fdre_C_D)        0.062   101.558    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]
  -------------------------------------------------------------------
                         required time                        101.558    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                 94.245    

Slack (MET) :             94.248ns  (required time - arrival time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 2.918ns (51.799%)  route 2.715ns (48.201%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.673     1.676    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y42         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.456     2.132 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     2.956    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.080    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.630 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.630    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.744    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.858    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.891     5.863    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.987 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     5.987    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.519    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.633    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.309 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.309    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_6
    SLICE_X18Y47         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.501   101.504    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y47         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/C
                         clock pessimism              0.139   101.643    
                         clock uncertainty           -0.147   101.496    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)        0.062   101.558    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]
  -------------------------------------------------------------------
                         required time                        101.558    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                 94.248    

Slack (MET) :             94.269ns  (required time - arrival time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 2.897ns (51.618%)  route 2.715ns (48.382%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.673     1.676    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y42         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.456     2.132 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     2.956    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.080 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.080    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.630 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.630    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.744    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.858    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.891     5.863    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.987 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     5.987    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.519 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.519    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.633    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.288 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.288    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_4
    SLICE_X18Y47         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.501   101.504    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X18Y47         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/C
                         clock pessimism              0.139   101.643    
                         clock uncertainty           -0.147   101.496    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)        0.062   101.558    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]
  -------------------------------------------------------------------
                         required time                        101.558    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                 94.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.184ns (34.940%)  route 0.343ns (65.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.561     0.563    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X23Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/Q
                         net (fo=47, routed)          0.343     1.046    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS[1]
    SLICE_X21Y50         LUT3 (Prop_lut3_I1_O)        0.043     1.089 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.089    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter[21]
    SLICE_X21Y50         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.832    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y50         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[21]/C
                         clock pessimism              0.000     0.832    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.107     0.939    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.186%)  route 0.343ns (64.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.561     0.563    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X23Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/Q
                         net (fo=47, routed)          0.343     1.046    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS[1]
    SLICE_X21Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.091 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.091    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter[20]
    SLICE_X21Y50         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.832    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y50         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[20]/C
                         clock pessimism              0.000     0.832    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.092     0.924    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.192ns (35.282%)  route 0.352ns (64.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.561     0.563    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X23Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/Q
                         net (fo=50, routed)          0.352     1.056    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS[2]
    SLICE_X21Y49         LUT3 (Prop_lut3_I0_O)        0.051     1.107 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.107    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter[17]
    SLICE_X21Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.831     0.833    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[17]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.107     0.935    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.561%)  route 0.352ns (65.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.561     0.563    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X23Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/Q
                         net (fo=50, routed)          0.352     1.056    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS[2]
    SLICE_X21Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.101 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.101    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter[16]
    SLICE_X21Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.831     0.833    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[16]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.092     0.920    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.185ns (29.851%)  route 0.435ns (70.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.561     0.563    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X23Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/Q
                         net (fo=50, routed)          0.435     1.138    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS[2]
    SLICE_X21Y50         LUT3 (Prop_lut3_I0_O)        0.044     1.182 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.182    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter[19]
    SLICE_X21Y50         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.832    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y50         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[19]/C
                         clock pessimism              0.000     0.832    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.107     0.939    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.964%)  route 0.435ns (70.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.561     0.563    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X23Y48         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[2]/Q
                         net (fo=50, routed)          0.435     1.138    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/PS[2]
    SLICE_X21Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.183    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter[18]
    SLICE_X21Y50         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.832    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y50         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[18]/C
                         clock pessimism              0.000     0.832    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.091     0.923    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/LS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/LS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.561     0.563    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X24Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/LS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/LS_reg[0]/Q
                         net (fo=3, routed)           0.175     0.902    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/LS_reg_n_0_[0]
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.947 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/LS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.947    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/LS[0]_i_1_n_0
    SLICE_X24Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/LS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.829     0.831    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X24Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/LS_reg[0]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.120     0.683    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/LS_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_sh_cp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_sh_cp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.564     0.566    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X34Y47         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_sh_cp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_sh_cp_reg/Q
                         net (fo=2, routed)           0.175     0.905    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/sh_cp
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.950 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_sh_cp_i_1/O
                         net (fo=1, routed)           0.000     0.950    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_sh_cp_i_1_n_0
    SLICE_X34Y47         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_sh_cp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.833     0.835    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X34Y47         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_sh_cp_reg/C
                         clock pessimism             -0.269     0.566    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.120     0.686    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_sh_cp_reg
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_ds_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.564     0.566    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X28Y47         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_ds_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_ds_reg/Q
                         net (fo=2, routed)           0.177     0.906    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/ds
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.045     0.951 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_ds_i_1/O
                         net (fo=1, routed)           0.000     0.951    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_ds_i_1_n_0
    SLICE_X28Y47         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.832     0.834    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X28Y47         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_ds_reg/C
                         clock pessimism             -0.268     0.566    
    SLICE_X28Y47         FDRE (Hold_fdre_C_D)         0.120     0.686    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/i_ds_reg
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.561     0.563    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y47         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[0]/Q
                         net (fo=9, routed)           0.193     0.896    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg_n_0_[0]
    SLICE_X21Y47         LUT3 (Prop_lut3_I2_O)        0.045     0.941 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.941    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter[0]
    SLICE_X21Y47         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.831     0.833    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X21Y47         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[0]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.091     0.654    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y51     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y52     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y52     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y52     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y52     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y47     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y52     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y52     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[31]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X18Y44     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X18Y44     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X18Y45     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X18Y45     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X18Y45     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X18Y45     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X18Y46     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X18Y46     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X18Y46     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X18Y46     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y47     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y47     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y47     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y47     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y47     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y47     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y48     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y48     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X18Y44     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X18Y44     design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.793ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.250ns  (required time - arrival time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        4.142ns  (logic 0.978ns (23.612%)  route 3.164ns (76.388%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -2.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    3.700ns = ( 83.700 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938    81.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    82.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.661    83.700    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y51         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456    84.156 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=2, routed)           1.299    85.455    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/Q[2]
    SLICE_X16Y49         LUT6 (Prop_lut6_I0_O)        0.124    85.579 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_i_7/O
                         net (fo=1, routed)           0.586    86.165    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_i_7_n_0
    SLICE_X16Y48         LUT6 (Prop_lut6_I3_O)        0.124    86.289 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_i_3/O
                         net (fo=1, routed)           0.305    86.594    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_i_3_n_0
    SLICE_X21Y48         LUT6 (Prop_lut6_I0_O)        0.124    86.718 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_i_2/O
                         net (fo=1, routed)           0.974    87.692    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data
    SLICE_X24Y47         LUT5 (Prop_lut5_I0_O)        0.150    87.842 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_i_1/O
                         net (fo=1, routed)           0.000    87.842    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0
    SLICE_X24Y47         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        1.490   101.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    98.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    99.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.496   101.499    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X24Y47         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_reg/C
                         clock pessimism              0.000   101.499    
                         clock uncertainty           -0.499   101.000    
    SLICE_X24Y47         FDRE (Setup_fdre_C_D)        0.092   101.092    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_reg
  -------------------------------------------------------------------
                         required time                        101.092    
                         arrival time                         -87.842    
  -------------------------------------------------------------------
                         slack                                 13.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.230ns (26.750%)  route 0.630ns (73.250%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.499ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.566     1.396    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y49         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q
                         net (fo=3, routed)           0.294     1.831    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/Q[15]
    SLICE_X21Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.876 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_i_2/O
                         net (fo=1, routed)           0.335     2.212    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data
    SLICE_X24Y47         LUT5 (Prop_lut5_I0_O)        0.044     2.256 r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_i_1/O
                         net (fo=1, routed)           0.000     2.256    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0
    SLICE_X24Y47         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1571, routed)        0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.829     0.831    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X24Y47         FDRE                                         r  design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_reg/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.499     1.330    
    SLICE_X24Y47         FDRE (Hold_fdre_C_D)         0.133     1.463    design_1_i/MatrixEncoder_0/U0/MatrixEncoder_v1_0_S00_AXI_inst/core1/o_data_reg
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.793    





