<stg><name>load_vec.3_Pipeline_mem_rd</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln11_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln11

]]></Node>
<StgValue><ssdm name="sext_ln11_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln11_cast = sext i62 %sext_ln11_read

]]></Node>
<StgValue><ssdm name="sext_ln11_cast"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:3 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem12, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem12, void @empty_49, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_42, void @empty_14, void @empty_48, i32 16, i32 16, i32 16, i32 16, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input2_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %store_ln11 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_11 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i:1 %add_ln11 = add i10 %i_11, i10 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i:2 %icmp_ln11 = icmp_eq  i10 %i_11, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:3 %br_ln11 = br i1 %icmp_ln11, void %for.inc.split.i, void %load_vec.3.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.i:8 %store_ln11 = store i10 %add_ln11, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
load_vec.3.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split.i:0 %gmem12_addr = getelementptr i32 %gmem12, i64 %sext_ln11_cast

]]></Node>
<StgValue><ssdm name="gmem12_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split.i:1 %specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_48

]]></Node>
<StgValue><ssdm name="specpipeline_ln12"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split.i:2 %speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln13"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i:3 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32">
<![CDATA[
for.inc.split.i:4 %muxLogicAXIMCE_to_gmem12_addr_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem12_addr_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split.i:5 %gmem12_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem12_addr

]]></Node>
<StgValue><ssdm name="gmem12_addr_read"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32">
<![CDATA[
for.inc.split.i:6 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %gmem12_addr_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.i:7 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %input2_stream, i32 %gmem12_addr_read

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.i:9 %br_ln11 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="gmem12" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem12"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="sext_ln11" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln11"/></StgValue>
</port>
<port id="39" name="input2_stream" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="input2_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="i" fromId="40" toId="5">
</dataflow>
<dataflow id="43" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln11_read" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="sext_ln11" to="sext_ln11_read" fromId="38" toId="6">
</dataflow>
<dataflow id="45" from="sext_ln11_read" to="sext_ln11_cast" fromId="6" toId="7">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="46" toId="8">
</dataflow>
<dataflow id="48" from="gmem12" to="specstablecontent_ln0" fromId="37" toId="8">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specstablecontent_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="52" from="p_str" to="specstablecontent_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="55" from="gmem12" to="specinterface_ln0" fromId="37" toId="9">
</dataflow>
<dataflow id="57" from="empty_49" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="60" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="62" from="empty_48" to="specinterface_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="64" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="66" from="empty_42" to="specinterface_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="68" from="empty_14" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="69" from="empty_48" to="specinterface_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="73" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="74" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="75" from="empty_48" to="specinterface_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="76" from="empty_48" to="specinterface_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="82" from="input2_stream" to="specinterface_ln0" fromId="39" toId="10">
</dataflow>
<dataflow id="84" from="empty_39" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="87" from="empty_48" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="88" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="90" from="empty_48" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="91" from="empty_48" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="92" from="empty_48" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="94" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="96" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="97" from="empty_48" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="98" from="empty_48" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="99" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="100" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="101" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="103" from="StgValue_102" to="store_ln11" fromId="102" toId="11">
</dataflow>
<dataflow id="104" from="i" to="store_ln11" fromId="5" toId="11">
</dataflow>
<dataflow id="105" from="i" to="i_11" fromId="5" toId="13">
</dataflow>
<dataflow id="106" from="i_11" to="add_ln11" fromId="13" toId="14">
</dataflow>
<dataflow id="108" from="StgValue_107" to="add_ln11" fromId="107" toId="14">
</dataflow>
<dataflow id="109" from="i_11" to="icmp_ln11" fromId="13" toId="15">
</dataflow>
<dataflow id="111" from="StgValue_110" to="icmp_ln11" fromId="110" toId="15">
</dataflow>
<dataflow id="112" from="icmp_ln11" to="br_ln11" fromId="15" toId="16">
</dataflow>
<dataflow id="113" from="add_ln11" to="store_ln11" fromId="14" toId="17">
</dataflow>
<dataflow id="114" from="i" to="store_ln11" fromId="5" toId="17">
</dataflow>
<dataflow id="115" from="gmem12" to="gmem12_addr" fromId="37" toId="18">
</dataflow>
<dataflow id="116" from="sext_ln11_cast" to="gmem12_addr" fromId="7" toId="18">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecPipeline" to="specpipeline_ln12" fromId="117" toId="19">
</dataflow>
<dataflow id="119" from="StgValue_40" to="specpipeline_ln12" fromId="40" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_58" to="specpipeline_ln12" fromId="58" toId="19">
</dataflow>
<dataflow id="121" from="StgValue_58" to="specpipeline_ln12" fromId="58" toId="19">
</dataflow>
<dataflow id="122" from="StgValue_58" to="specpipeline_ln12" fromId="58" toId="19">
</dataflow>
<dataflow id="123" from="empty_48" to="specpipeline_ln12" fromId="61" toId="19">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln13" fromId="124" toId="20">
</dataflow>
<dataflow id="127" from="StgValue_126" to="speclooptripcount_ln13" fromId="126" toId="20">
</dataflow>
<dataflow id="128" from="StgValue_126" to="speclooptripcount_ln13" fromId="126" toId="20">
</dataflow>
<dataflow id="129" from="StgValue_126" to="speclooptripcount_ln13" fromId="126" toId="20">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopName" to="specloopname_ln11" fromId="130" toId="21">
</dataflow>
<dataflow id="133" from="empty_36" to="specloopname_ln11" fromId="132" toId="21">
</dataflow>
<dataflow id="135" from="_ssdm_op_Read.m_axi.p1i32" to="gmem12_addr_read" fromId="134" toId="23">
</dataflow>
<dataflow id="136" from="gmem12_addr" to="gmem12_addr_read" fromId="18" toId="23">
</dataflow>
<dataflow id="137" from="gmem12_addr_read" to="muxLogicFIFOData_to_write_ln14" fromId="23" toId="24">
</dataflow>
<dataflow id="139" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln14" fromId="138" toId="25">
</dataflow>
<dataflow id="140" from="input2_stream" to="write_ln14" fromId="39" toId="25">
</dataflow>
<dataflow id="141" from="gmem12_addr_read" to="write_ln14" fromId="23" toId="25">
</dataflow>
<dataflow id="142" from="icmp_ln11" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
