INFO: [VRFC 10-163] Analyzing VHDL file "C:/VivadoProjects/lab4_1/lab4_1.gen/sources_1/ip/c_addsub_0_1/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_0'
