{
  "design": {
    "design_info": {
      "boundary_crc": "0xBEA2B4B42898703E",
      "device": "xc7z010clg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2"
    },
    "design_tree": {
      "v_tc_0": "",
      "v_axi4s_vid_out_0": "",
      "util_vector_logic_0": "",
      "axi_vdma_0": "",
      "processing_system7_0": "",
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "rst_ps7_0_200M": "",
      "axi_mem_intercon": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {},
        "m00_couplers": {
          "auto_pc": ""
        }
      },
      "xlconstant_0": "",
      "v_vid_in_axi4s_0": "",
      "blk_mem_gen_0": "",
      "blk_mem_gen_1": "",
      "blk_mem_gen_2": "",
      "blk_mem_gen_3": "",
      "blk_mem_gen_4": "",
      "blk_mem_gen_5": "",
      "blk_mem_gen_6": "",
      "blk_mem_gen_7": "",
      "blk_mem_gen_8": "",
      "blk_mem_gen_9": "",
      "axi_lite_0": "",
      "clk_wiz_0": "",
      "vga_data_0": "",
      "xlconstant_1": "",
      "cmos_data_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
      }
    },
    "ports": {
      "hsync": {
        "direction": "O"
      },
      "vsync": {
        "direction": "O"
      },
      "rgb_data": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "scl": {
        "direction": "I"
      },
      "sda": {
        "direction": "I"
      },
      "camera_led": {
        "direction": "I"
      },
      "camera_data": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "camera_vs": {
        "direction": "I"
      },
      "camera_hs": {
        "direction": "I"
      },
      "camera_pclk": {
        "direction": "I"
      },
      "camera_xclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "27000000"
          }
        }
      },
      "clk_in1_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "50000000"
          }
        }
      }
    },
    "components": {
      "v_tc_0": {
        "vlnv": "xilinx.com:ip:v_tc:6.2",
        "xci_name": "design_1_v_tc_0_0",
        "parameters": {
          "GEN_F0_VBLANK_HEND": {
            "value": "800"
          },
          "GEN_F0_VBLANK_HSTART": {
            "value": "800"
          },
          "GEN_F0_VFRAME_SIZE": {
            "value": "628"
          },
          "GEN_F0_VSYNC_HEND": {
            "value": "800"
          },
          "GEN_F0_VSYNC_HSTART": {
            "value": "800"
          },
          "GEN_F0_VSYNC_VEND": {
            "value": "604"
          },
          "GEN_F0_VSYNC_VSTART": {
            "value": "600"
          },
          "GEN_HACTIVE_SIZE": {
            "value": "752"
          },
          "GEN_HFRAME_SIZE": {
            "value": "1056"
          },
          "GEN_HSYNC_END": {
            "value": "968"
          },
          "GEN_HSYNC_START": {
            "value": "840"
          },
          "GEN_VACTIVE_SIZE": {
            "value": "480"
          },
          "HAS_AXI4_LITE": {
            "value": "false"
          },
          "VIDEO_MODE": {
            "value": "Custom"
          },
          "enable_detection": {
            "value": "false"
          }
        }
      },
      "v_axi4s_vid_out_0": {
        "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
        "xci_name": "design_1_v_axi4s_vid_out_0_0",
        "parameters": {
          "C_HAS_ASYNC_CLK": {
            "value": "1"
          },
          "C_NATIVE_COMPONENT_WIDTH": {
            "value": "8"
          },
          "C_S_AXIS_VIDEO_DATA_WIDTH": {
            "value": "8"
          },
          "C_S_AXIS_VIDEO_FORMAT": {
            "value": "12"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axi_vdma_0": {
        "vlnv": "xilinx.com:ip:axi_vdma:6.3",
        "xci_name": "design_1_axi_vdma_0_0",
        "parameters": {
          "c_include_mm2s": {
            "value": "1"
          },
          "c_include_s2mm": {
            "value": "1"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "8"
          },
          "c_mm2s_genlock_mode": {
            "value": "3"
          },
          "c_mm2s_linebuffer_depth": {
            "value": "1024"
          },
          "c_mm2s_max_burst_length": {
            "value": "32"
          },
          "c_num_fstores": {
            "value": "1"
          },
          "c_s2mm_genlock_mode": {
            "value": "2"
          },
          "c_s2mm_linebuffer_depth": {
            "value": "1024"
          },
          "c_s2mm_max_burst_length": {
            "value": "32"
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "40.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "26.923077"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "40000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "200000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "26923077"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x0FFFFFFF"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "1"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK2_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "40"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "27"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK2_ENABLE": {
            "value": "1"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#SD 0#unassigned#unassigned#unassigned#unassigned#unassigned#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#cd#unassigned#unassigned#unassigned#unassigned#unassigned#clk#cmd#data[0]#data[1]#data[2]#data[3]#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 34"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K128M16 JT-125"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          }
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_ps7_0_200M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_ps7_0_200M_0"
      },
      "axi_mem_intercon": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_axi_mem_intercon_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "axi_mem_intercon_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "axi_mem_intercon_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          }
        },
        "nets": {
          "axi_mem_intercon_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_mem_intercon_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0"
      },
      "v_vid_in_axi4s_0": {
        "vlnv": "xilinx.com:ip:v_vid_in_axi4s:4.0",
        "xci_name": "design_1_v_vid_in_axi4s_0_0",
        "parameters": {
          "C_HAS_ASYNC_CLK": {
            "value": "1"
          },
          "C_M_AXIS_VIDEO_FORMAT": {
            "value": "12"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../coe/zero.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "10000"
          },
          "Write_Width_A": {
            "value": "1"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_1",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../coe/one.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "10000"
          },
          "Write_Width_A": {
            "value": "1"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_1_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../coe/two.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "10000"
          },
          "Write_Width_A": {
            "value": "1"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_2_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../coe/three.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "10000"
          },
          "Write_Width_A": {
            "value": "1"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_4": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_3_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../coe/four.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "10000"
          },
          "Write_Width_A": {
            "value": "1"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_5": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_4_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../coe/five.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "10000"
          },
          "Write_Width_A": {
            "value": "1"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_6": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_5_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../coe/six.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "10000"
          },
          "Write_Width_A": {
            "value": "1"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_7": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_6_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../coe/seven.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "10000"
          },
          "Write_Width_A": {
            "value": "1"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_8": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_7_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../coe/eight.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "10000"
          },
          "Write_Width_A": {
            "value": "1"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_9": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_8_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../coe/nine.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "10000"
          },
          "Write_Width_A": {
            "value": "1"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "axi_lite_0": {
        "vlnv": "xilinx.com:user:axi_lite:1.0",
        "xci_name": "design_1_axi_lite_0_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_JITTER": {
            "value": "227.011"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "162.874"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "27"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "20.250"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "37.500"
          },
          "PRIM_IN_FREQ": {
            "value": "50"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "vga_data_0": {
        "vlnv": "xilinx.com:module_ref:vga_data:1.0",
        "xci_name": "design_1_vga_data_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "vga_data",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sclk": {
            "direction": "I"
          },
          "s_rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "vga_vsync": {
            "direction": "I"
          },
          "vga_hsync": {
            "direction": "I"
          },
          "active_video": {
            "direction": "I"
          },
          "rom_sel": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "rd_addr": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "rom0_data": {
            "direction": "I"
          },
          "rom1_data": {
            "direction": "I"
          },
          "rom2_data": {
            "direction": "I"
          },
          "rom3_data": {
            "direction": "I"
          },
          "rom4_data": {
            "direction": "I"
          },
          "rom5_data": {
            "direction": "I"
          },
          "rom6_data": {
            "direction": "I"
          },
          "rom7_data": {
            "direction": "I"
          },
          "rom8_data": {
            "direction": "I"
          },
          "rom9_data": {
            "direction": "I"
          },
          "rgb_data_i": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rgb_data_o": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_1",
        "parameters": {
          "CONST_VAL": {
            "value": "100"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "cmos_data_0": {
        "vlnv": "xilinx.com:module_ref:cmos_data:1.0",
        "xci_name": "design_1_cmos_data_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "cmos_data",
          "boundary_crc": "0x0"
        },
        "ports": {
          "s_rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "scl": {
            "direction": "I"
          },
          "sda": {
            "direction": "I"
          },
          "camera_pclk": {
            "direction": "I"
          },
          "camera_exp": {
            "direction": "O"
          },
          "camera_stby": {
            "direction": "O"
          },
          "camera_led": {
            "direction": "I"
          },
          "camera_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "camera_vs": {
            "direction": "I"
          },
          "camera_hs": {
            "direction": "I"
          },
          "bin_theta": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "vid_active_video": {
            "direction": "O"
          },
          "vid_hs": {
            "direction": "O"
          },
          "vid_vs": {
            "direction": "O"
          },
          "vid_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "bin_data": {
            "direction": "O"
          },
          "bin_data_vld": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "axi_mem_intercon_M00_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M00_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "v_vid_in_axi4s_0_video_out": {
        "interface_ports": [
          "axi_vdma_0/S_AXIS_S2MM",
          "v_vid_in_axi4s_0/video_out"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "axi_vdma_0/S_AXI_LITE"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "axi_vdma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_vdma_0/M_AXIS_MM2S",
          "v_axi4s_vid_out_0/video_in"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M01_AXI",
          "axi_lite_0/S00_AXI"
        ]
      },
      "axi_vdma_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_vdma_0/M_AXI_MM2S",
          "axi_mem_intercon/S00_AXI"
        ]
      },
      "axi_vdma_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_vdma_0/M_AXI_S2MM",
          "axi_mem_intercon/S01_AXI"
        ]
      },
      "v_tc_0_vtiming_out": {
        "interface_ports": [
          "v_tc_0/vtiming_out",
          "v_axi4s_vid_out_0/vtiming_in"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "v_tc_0/clk",
          "v_axi4s_vid_out_0/vid_io_out_clk",
          "blk_mem_gen_0/clka",
          "blk_mem_gen_3/clka",
          "blk_mem_gen_5/clka",
          "blk_mem_gen_8/clka",
          "blk_mem_gen_9/clka",
          "blk_mem_gen_1/clka",
          "blk_mem_gen_2/clka",
          "blk_mem_gen_4/clka",
          "blk_mem_gen_6/clka",
          "blk_mem_gen_7/clka",
          "vga_data_0/sclk"
        ]
      },
      "v_axi4s_vid_out_0_vid_hsync": {
        "ports": [
          "v_axi4s_vid_out_0/vid_hsync",
          "hsync",
          "vga_data_0/vga_hsync"
        ]
      },
      "v_axi4s_vid_out_0_vid_vsync": {
        "ports": [
          "v_axi4s_vid_out_0/vid_vsync",
          "vsync",
          "vga_data_0/vga_vsync"
        ]
      },
      "v_axi4s_vid_out_0_vtg_ce": {
        "ports": [
          "v_axi4s_vid_out_0/vtg_ce",
          "v_tc_0/gen_clken"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "v_axi4s_vid_out_0/vid_io_out_reset",
          "v_vid_in_axi4s_0/vid_io_in_reset"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "processing_system7_0/FCLK_CLK1",
          "v_axi4s_vid_out_0/aclk",
          "axi_vdma_0/m_axi_mm2s_aclk",
          "axi_vdma_0/m_axis_mm2s_aclk",
          "axi_vdma_0/s_axi_lite_aclk",
          "ps7_0_axi_periph/M00_ACLK",
          "rst_ps7_0_200M/slowest_sync_clk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "ps7_0_axi_periph/ACLK",
          "axi_mem_intercon/S00_ACLK",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "axi_mem_intercon/M00_ACLK",
          "axi_mem_intercon/ACLK",
          "v_vid_in_axi4s_0/aclk",
          "axi_vdma_0/m_axi_s2mm_aclk",
          "axi_vdma_0/s_axis_s2mm_aclk",
          "axi_mem_intercon/S01_ACLK",
          "ps7_0_axi_periph/M01_ACLK",
          "axi_lite_0/s00_axi_aclk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_200M/ext_reset_in"
        ]
      },
      "rst_ps7_0_200M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_200M/peripheral_aresetn",
          "axi_vdma_0/axi_resetn",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/S00_ARESETN",
          "ps7_0_axi_periph/ARESETN",
          "axi_mem_intercon/S00_ARESETN",
          "axi_mem_intercon/M00_ARESETN",
          "axi_mem_intercon/ARESETN",
          "v_tc_0/resetn",
          "util_vector_logic_0/Op1",
          "v_axi4s_vid_out_0/aresetn",
          "v_vid_in_axi4s_0/aresetn",
          "axi_mem_intercon/S01_ARESETN",
          "ps7_0_axi_periph/M01_ARESETN",
          "axi_lite_0/s00_axi_aresetn",
          "vga_data_0/s_rst_n",
          "cmos_data_0/s_rst_n"
        ]
      },
      "Net": {
        "ports": [
          "xlconstant_0/dout",
          "v_tc_0/clken",
          "v_axi4s_vid_out_0/aclken",
          "v_axi4s_vid_out_0/vid_io_out_ce",
          "v_vid_in_axi4s_0/vid_io_in_ce",
          "v_vid_in_axi4s_0/aclken",
          "v_vid_in_axi4s_0/axis_enable"
        ]
      },
      "vga_data_0_rgb_data_o": {
        "ports": [
          "vga_data_0/rgb_data_o",
          "rgb_data"
        ]
      },
      "v_axi4s_vid_out_0_vid_data": {
        "ports": [
          "v_axi4s_vid_out_0/vid_data",
          "vga_data_0/rgb_data_i"
        ]
      },
      "v_axi4s_vid_out_0_vid_active_video": {
        "ports": [
          "v_axi4s_vid_out_0/vid_active_video",
          "vga_data_0/active_video"
        ]
      },
      "scl_0_1": {
        "ports": [
          "scl",
          "cmos_data_0/scl"
        ]
      },
      "sda_0_1": {
        "ports": [
          "sda",
          "cmos_data_0/sda"
        ]
      },
      "camera_led_0_1": {
        "ports": [
          "camera_led",
          "cmos_data_0/camera_led"
        ]
      },
      "camera_data_0_1": {
        "ports": [
          "camera_data",
          "cmos_data_0/camera_data"
        ]
      },
      "camera_vs_0_1": {
        "ports": [
          "camera_vs",
          "cmos_data_0/camera_vs"
        ]
      },
      "camera_hs_0_1": {
        "ports": [
          "camera_hs",
          "cmos_data_0/camera_hs"
        ]
      },
      "cmos_data_0_vid_active_video": {
        "ports": [
          "cmos_data_0/vid_active_video",
          "v_vid_in_axi4s_0/vid_active_video"
        ]
      },
      "cmos_data_0_vid_data": {
        "ports": [
          "cmos_data_0/vid_data",
          "v_vid_in_axi4s_0/vid_data"
        ]
      },
      "cmos_data_0_vid_hs": {
        "ports": [
          "cmos_data_0/vid_hs",
          "v_vid_in_axi4s_0/vid_hsync"
        ]
      },
      "cmos_data_0_vid_vs": {
        "ports": [
          "cmos_data_0/vid_vs",
          "v_vid_in_axi4s_0/vid_vsync"
        ]
      },
      "camera_pclk_1": {
        "ports": [
          "camera_pclk",
          "v_vid_in_axi4s_0/vid_io_in_clk",
          "cmos_data_0/camera_pclk"
        ]
      },
      "vga_data_0_rd_addr": {
        "ports": [
          "vga_data_0/rd_addr",
          "blk_mem_gen_0/addra",
          "blk_mem_gen_3/addra",
          "blk_mem_gen_5/addra",
          "blk_mem_gen_8/addra",
          "blk_mem_gen_9/addra",
          "blk_mem_gen_7/addra",
          "blk_mem_gen_6/addra",
          "blk_mem_gen_4/addra",
          "blk_mem_gen_2/addra",
          "blk_mem_gen_1/addra"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "vga_data_0/rom0_data"
        ]
      },
      "blk_mem_gen_1_douta": {
        "ports": [
          "blk_mem_gen_1/douta",
          "vga_data_0/rom1_data"
        ]
      },
      "blk_mem_gen_2_douta": {
        "ports": [
          "blk_mem_gen_2/douta",
          "vga_data_0/rom2_data"
        ]
      },
      "blk_mem_gen_3_douta": {
        "ports": [
          "blk_mem_gen_3/douta",
          "vga_data_0/rom3_data"
        ]
      },
      "blk_mem_gen_4_douta": {
        "ports": [
          "blk_mem_gen_4/douta",
          "vga_data_0/rom4_data"
        ]
      },
      "blk_mem_gen_5_douta": {
        "ports": [
          "blk_mem_gen_5/douta",
          "vga_data_0/rom5_data"
        ]
      },
      "blk_mem_gen_6_douta": {
        "ports": [
          "blk_mem_gen_6/douta",
          "vga_data_0/rom6_data"
        ]
      },
      "blk_mem_gen_7_douta": {
        "ports": [
          "blk_mem_gen_7/douta",
          "vga_data_0/rom7_data"
        ]
      },
      "blk_mem_gen_8_douta": {
        "ports": [
          "blk_mem_gen_8/douta",
          "vga_data_0/rom8_data"
        ]
      },
      "blk_mem_gen_9_douta": {
        "ports": [
          "blk_mem_gen_9/douta",
          "vga_data_0/rom9_data"
        ]
      },
      "axi_lite_0_slv_reg0": {
        "ports": [
          "axi_lite_0/slv_reg0",
          "vga_data_0/rom_sel"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_in1_0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "camera_xclk"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "cmos_data_0/bin_theta"
        ]
      }
    },
    "addressing": {
      "/axi_vdma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "256M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_lite_0_S00_AXI_reg": {
                "address_block": "/axi_lite_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x43000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}