--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml wrapper_CLA_16bit.twx wrapper_CLA_16bit.ncd -o
wrapper_CLA_16bit.twr wrapper_CLA_16bit.pcf -ucf timing_16bit.ucf

Design file:              wrapper_CLA_16bit.ncd
Physical constraint file: wrapper_CLA_16bit.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 3.6 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 773 paths analyzed, 118 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.596ns.
--------------------------------------------------------------------------------

Paths for end point out_9 (SLICE_X71Y123.C5), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_4 (FF)
  Destination:          out_9 (FF)
  Requirement:          3.600ns
  Data Path Delay:      3.442ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.773 - 0.892)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_4 to out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y125.AQ     Tcko                  0.456   in1_reg<9>
                                                       in1_reg_4
    SLICE_X72Y124.B3     net (fanout=5)        0.711   in1_reg<4>
    SLICE_X72Y124.B      Tilo                  0.124   out_6
                                                       cla_16bit/cla_4bit_1/G<3>_SW0
    SLICE_X72Y124.A4     net (fanout=1)        0.444   N2
    SLICE_X72Y124.A      Tilo                  0.124   out_6
                                                       cla_16bit/cla_4bit_1/G<3>
    SLICE_X71Y123.B3     net (fanout=5)        0.891   cla_16bit/g<1>
    SLICE_X71Y123.B      Tilo                  0.124   out_10
                                                       cla_16bit/lca/cout<1>1
    SLICE_X71Y123.C5     net (fanout=3)        0.475   cla_16bit/c<1>
    SLICE_X71Y123.CLK    Tas                   0.093   out_10
                                                       cla_16bit/cla_4bit_2/Mxor_S_1_xo<0>1
                                                       out_9
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (0.921ns logic, 2.521ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_4 (FF)
  Destination:          out_9 (FF)
  Requirement:          3.600ns
  Data Path Delay:      3.311ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.773 - 0.892)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_4 to out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y124.AQ     Tcko                  0.456   in2_reg<6>
                                                       in2_reg_4
    SLICE_X72Y124.D3     net (fanout=5)        0.677   in2_reg<4>
    SLICE_X72Y124.D      Tilo                  0.124   out_6
                                                       cla_16bit/cla_4bit_1/P_SW0
    SLICE_X70Y125.B5     net (fanout=2)        0.566   N6
    SLICE_X70Y125.B      Tilo                  0.124   P_3
                                                       cla_16bit/cla_4bit_1/P
    SLICE_X71Y123.B4     net (fanout=8)        0.672   cla_16bit/p<1>
    SLICE_X71Y123.B      Tilo                  0.124   out_10
                                                       cla_16bit/lca/cout<1>1
    SLICE_X71Y123.C5     net (fanout=3)        0.475   cla_16bit/c<1>
    SLICE_X71Y123.CLK    Tas                   0.093   out_10
                                                       cla_16bit/cla_4bit_2/Mxor_S_1_xo<0>1
                                                       out_9
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (0.921ns logic, 2.390ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_5 (FF)
  Destination:          out_9 (FF)
  Requirement:          3.600ns
  Data Path Delay:      3.267ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.773 - 0.892)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_5 to out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y124.AMUX   Tshcko                0.594   out_6
                                                       in2_reg_5
    SLICE_X72Y124.D4     net (fanout=5)        0.495   in2_reg<5>
    SLICE_X72Y124.D      Tilo                  0.124   out_6
                                                       cla_16bit/cla_4bit_1/P_SW0
    SLICE_X70Y125.B5     net (fanout=2)        0.566   N6
    SLICE_X70Y125.B      Tilo                  0.124   P_3
                                                       cla_16bit/cla_4bit_1/P
    SLICE_X71Y123.B4     net (fanout=8)        0.672   cla_16bit/p<1>
    SLICE_X71Y123.B      Tilo                  0.124   out_10
                                                       cla_16bit/lca/cout<1>1
    SLICE_X71Y123.C5     net (fanout=3)        0.475   cla_16bit/c<1>
    SLICE_X71Y123.CLK    Tas                   0.093   out_10
                                                       cla_16bit/cla_4bit_2/Mxor_S_1_xo<0>1
                                                       out_9
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (1.059ns logic, 2.208ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point out_11 (SLICE_X70Y123.A6), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_4 (FF)
  Destination:          out_11 (FF)
  Requirement:          3.600ns
  Data Path Delay:      3.298ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.773 - 0.892)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_4 to out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y125.AQ     Tcko                  0.456   in1_reg<9>
                                                       in1_reg_4
    SLICE_X72Y124.B3     net (fanout=5)        0.711   in1_reg<4>
    SLICE_X72Y124.B      Tilo                  0.124   out_6
                                                       cla_16bit/cla_4bit_1/G<3>_SW0
    SLICE_X72Y124.A4     net (fanout=1)        0.444   N2
    SLICE_X72Y124.A      Tilo                  0.124   out_6
                                                       cla_16bit/cla_4bit_1/G<3>
    SLICE_X71Y123.B3     net (fanout=5)        0.891   cla_16bit/g<1>
    SLICE_X71Y123.B      Tilo                  0.124   out_10
                                                       cla_16bit/lca/cout<1>1
    SLICE_X70Y123.A6     net (fanout=3)        0.377   cla_16bit/c<1>
    SLICE_X70Y123.CLK    Tas                   0.047   out_14
                                                       cla_16bit/cla_4bit_2/Mxor_S_3_xo<0>1
                                                       out_11
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (0.875ns logic, 2.423ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_4 (FF)
  Destination:          out_11 (FF)
  Requirement:          3.600ns
  Data Path Delay:      3.167ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.773 - 0.892)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_4 to out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y124.AQ     Tcko                  0.456   in2_reg<6>
                                                       in2_reg_4
    SLICE_X72Y124.D3     net (fanout=5)        0.677   in2_reg<4>
    SLICE_X72Y124.D      Tilo                  0.124   out_6
                                                       cla_16bit/cla_4bit_1/P_SW0
    SLICE_X70Y125.B5     net (fanout=2)        0.566   N6
    SLICE_X70Y125.B      Tilo                  0.124   P_3
                                                       cla_16bit/cla_4bit_1/P
    SLICE_X71Y123.B4     net (fanout=8)        0.672   cla_16bit/p<1>
    SLICE_X71Y123.B      Tilo                  0.124   out_10
                                                       cla_16bit/lca/cout<1>1
    SLICE_X70Y123.A6     net (fanout=3)        0.377   cla_16bit/c<1>
    SLICE_X70Y123.CLK    Tas                   0.047   out_14
                                                       cla_16bit/cla_4bit_2/Mxor_S_3_xo<0>1
                                                       out_11
    -------------------------------------------------  ---------------------------
    Total                                      3.167ns (0.875ns logic, 2.292ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_5 (FF)
  Destination:          out_11 (FF)
  Requirement:          3.600ns
  Data Path Delay:      3.123ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.773 - 0.892)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_5 to out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y124.AMUX   Tshcko                0.594   out_6
                                                       in2_reg_5
    SLICE_X72Y124.D4     net (fanout=5)        0.495   in2_reg<5>
    SLICE_X72Y124.D      Tilo                  0.124   out_6
                                                       cla_16bit/cla_4bit_1/P_SW0
    SLICE_X70Y125.B5     net (fanout=2)        0.566   N6
    SLICE_X70Y125.B      Tilo                  0.124   P_3
                                                       cla_16bit/cla_4bit_1/P
    SLICE_X71Y123.B4     net (fanout=8)        0.672   cla_16bit/p<1>
    SLICE_X71Y123.B      Tilo                  0.124   out_10
                                                       cla_16bit/lca/cout<1>1
    SLICE_X70Y123.A6     net (fanout=3)        0.377   cla_16bit/c<1>
    SLICE_X70Y123.CLK    Tas                   0.047   out_14
                                                       cla_16bit/cla_4bit_2/Mxor_S_3_xo<0>1
                                                       out_11
    -------------------------------------------------  ---------------------------
    Total                                      3.123ns (1.013ns logic, 2.110ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point out_15 (SLICE_X70Y124.D6), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_8 (FF)
  Destination:          out_15 (FF)
  Requirement:          3.600ns
  Data Path Delay:      3.278ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (0.771 - 0.894)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_8 to out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y126.AMUX   Tshcko                0.594   in1_reg<7>
                                                       in2_reg_8
    SLICE_X71Y125.C4     net (fanout=6)        1.110   in2_reg<8>
    SLICE_X71Y125.C      Tilo                  0.124   in2_reg<10>
                                                       cla_16bit/cla_4bit_2/P
    SLICE_X71Y124.A3     net (fanout=5)        0.900   cla_16bit/p<2>
    SLICE_X71Y124.A      Tilo                  0.124   G_3
                                                       cla_16bit/lca/gout<2><2>1
    SLICE_X70Y124.D6     net (fanout=4)        0.381   g_net<2>
    SLICE_X70Y124.CLK    Tas                   0.045   out_15
                                                       cla_16bit/cla_4bit_3/Mxor_S_3_xo<0>1
                                                       out_15
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (0.887ns logic, 2.391ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_0 (FF)
  Destination:          out_15 (FF)
  Requirement:          3.600ns
  Data Path Delay:      3.325ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.771 - 0.812)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_0 to out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y126.AQ     Tcko                  0.518   in1_reg<3>
                                                       in1_reg_0
    SLICE_X70Y124.B3     net (fanout=4)        0.715   in1_reg<0>
    SLICE_X70Y124.B      Tilo                  0.124   out_15
                                                       cla_16bit/cla_4bit_0/G<3>_SW0
    SLICE_X70Y124.A4     net (fanout=2)        0.464   N4
    SLICE_X70Y124.A      Tilo                  0.124   out_15
                                                       cla_16bit/cla_4bit_0/G<3>
    SLICE_X71Y124.A1     net (fanout=5)        0.830   cla_16bit/g<0>
    SLICE_X71Y124.A      Tilo                  0.124   G_3
                                                       cla_16bit/lca/gout<2><2>1
    SLICE_X70Y124.D6     net (fanout=4)        0.381   g_net<2>
    SLICE_X70Y124.CLK    Tas                   0.045   out_15
                                                       cla_16bit/cla_4bit_3/Mxor_S_3_xo<0>1
                                                       out_15
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (0.935ns logic, 2.390ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_1 (FF)
  Destination:          out_15 (FF)
  Requirement:          3.600ns
  Data Path Delay:      3.326ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.771 - 0.810)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.600ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_1 to out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y125.AMUX   Tshcko                0.594   in2_reg<10>
                                                       in2_reg_1
    SLICE_X70Y124.B5     net (fanout=3)        0.640   in2_reg<1>
    SLICE_X70Y124.B      Tilo                  0.124   out_15
                                                       cla_16bit/cla_4bit_0/G<3>_SW0
    SLICE_X70Y124.A4     net (fanout=2)        0.464   N4
    SLICE_X70Y124.A      Tilo                  0.124   out_15
                                                       cla_16bit/cla_4bit_0/G<3>
    SLICE_X71Y124.A1     net (fanout=5)        0.830   cla_16bit/g<0>
    SLICE_X71Y124.A      Tilo                  0.124   G_3
                                                       cla_16bit/lca/gout<2><2>1
    SLICE_X70Y124.D6     net (fanout=4)        0.381   g_net<2>
    SLICE_X70Y124.CLK    Tas                   0.045   out_15
                                                       cla_16bit/cla_4bit_3/Mxor_S_3_xo<0>1
                                                       out_15
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (1.011ns logic, 2.315ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 3.6 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point P_0 (SLICE_X71Y126.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in1_reg_2 (FF)
  Destination:          P_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.070 - 0.058)
  Source Clock:         clk_BUFGP rising at 3.600ns
  Destination Clock:    clk_BUFGP rising at 3.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in1_reg_2 to P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y126.CQ     Tcko                  0.164   in1_reg<3>
                                                       in1_reg_2
    SLICE_X71Y126.A6     net (fanout=4)        0.074   in1_reg<2>
    SLICE_X71Y126.CLK    Tah         (-Th)     0.046   P_1
                                                       cla_16bit/cla_4bit_0/P
                                                       P_0
    -------------------------------------------------  ---------------------------
    Total                                      0.192ns (0.118ns logic, 0.074ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point out_7 (SLICE_X72Y123.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in2_reg_7 (FF)
  Destination:          out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.217ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.070 - 0.058)
  Source Clock:         clk_BUFGP rising at 3.600ns
  Destination Clock:    clk_BUFGP rising at 3.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in2_reg_7 to out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y123.DQ     Tcko                  0.141   in2_reg<7>
                                                       in2_reg_7
    SLICE_X72Y123.C5     net (fanout=4)        0.123   in2_reg<7>
    SLICE_X72Y123.CLK    Tah         (-Th)     0.047   out_7
                                                       cla_16bit/cla_4bit_1/Mxor_S_3_xo<0>1
                                                       out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.217ns (0.094ns logic, 0.123ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point P_0 (SLICE_X71Y126.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in2_reg_2 (FF)
  Destination:          P_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.250ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 3.600ns
  Destination Clock:    clk_BUFGP rising at 3.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in2_reg_2 to P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y126.CMUX   Tshcko                0.181   P_1
                                                       in2_reg_2
    SLICE_X71Y126.A5     net (fanout=4)        0.115   in2_reg<2>
    SLICE_X71Y126.CLK    Tah         (-Th)     0.046   P_1
                                                       cla_16bit/cla_4bit_0/P
                                                       P_0
    -------------------------------------------------  ---------------------------
    Total                                      0.250ns (0.135ns logic, 0.115ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 3.6 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.445ns (period - min period limit)
  Period: 3.600ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 2.600ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.600ns
  Low pulse: 1.800ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: out_14/CLK
  Logical resource: out_11/CK
  Location pin: SLICE_X70Y123.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 2.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.600ns
  High pulse: 1.800ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: out_14/CLK
  Logical resource: out_11/CK
  Location pin: SLICE_X70Y123.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.596|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 773 paths, 0 nets, and 251 connections

Design statistics:
   Minimum period:   3.596ns{1}   (Maximum frequency: 278.087MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 30 20:45:39 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 761 MB



