
****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source get_cs_ip.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_param chipscope.flow 0
# set part xc7z030fbg676-1
# set ip_vlnv xilinx.com:ip:xsdbm:1.0
# set ip_module_name dbg_hub_CV
# set params [list {PARAM_VALUE.C_CLK_INPUT_FREQ_HZ} {300000000} {PARAM_VALUE.C_ENABLE_CLK_DIVIDER} {false} {PARAM_VALUE.C_USER_SCAN_CHAIN} {1} {PARAM_VALUE.C_XSDB_NUM_SLAVES} {4}]
# set output_xci {/home/subhagato/Codes/marie_smart/marie_smart.runs/impl_2/.Xil/Vivado-9287-headlight-pc/dbg_hub_CV.0/out/result.xci}
# set output_dcp {/home/subhagato/Codes/marie_smart/marie_smart.runs/impl_2/.Xil/Vivado-9287-headlight-pc/dbg_hub_CV.0/out/result.dcp}
# set output_dir {/home/subhagato/Codes/marie_smart/marie_smart.runs/impl_2/.Xil/Vivado-9287-headlight-pc/dbg_hub_CV.0/out}
# set ip_repo_paths {
#   /home/subhagato/Codes/marie_smart/marie_smart.cache/ip
#   /home/subhagato/Codes/smartheadlight_fpga/CameraLinkToAXI_IP
# }
# set ip_output_repo /home/subhagato/Codes/marie_smart/marie_smart.cache/ip
# set ip_cache_permissions {read write}
# source {/opt/Xilinx/Vivado/2014.4/scripts/ip/ipxchipscope.tcl}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/marie_smart/marie_smart.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/CameraLinkToAXI_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dbg_hub_CV'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dbg_hub_CV'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dbg_hub_CV'...
Running: synth_ip -dont_touch_constr -verbose [get_ips dbg_hub_CV]
# generate_target all [get_files /home/subhagato/Codes/marie_smart/marie_smart.runs/impl_2/.Xil/Vivado-9287-headlight-pc/dbg_hub_CV.0/run/.srcs/sources_1/ip/dbg_hub_CV/dbg_hub_CV.xci]
INFO: [Vivado 12-3774] Using cached synthesis results for 'dbg_hub_CV' IP instance from /home/subhagato/Codes/marie_smart/marie_smart.cache/ip/ad45f48b
# open_checkpoint -netlist_only [list /home/subhagato/Codes/marie_smart/marie_smart.cache/ip/ad45f48b/i_xsdbm.dcp] -part xc7z030fbg676-1
Command: open_checkpoint -netlist_only /home/subhagato/Codes/marie_smart/marie_smart.cache/ip/ad45f48b/i_xsdbm.dcp -part xc7z030fbg676-1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/fbg676/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-484] Checkpoint was created with build 1071353
# rename_ref -ref [list i_xsdbm] -to [list dbg_hub_CV]
# rename_ref -prefix_all dbg_hub_CV
INFO: [Coretcl 2-1174] Renamed 66 cell refs.
# write_checkpoint /home/subhagato/Codes/marie_smart/marie_smart.runs/impl_2/.Xil/Vivado-9287-headlight-pc/dbg_hub_CV.0/run/.srcs/sources_1/ip/dbg_hub_CV/dbg_hub_CV.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1727.980 ; gain = 517.520 ; free physical = 6380 ; free virtual = 16155
# write_verilog -force -mode synth_stub /home/subhagato/Codes/marie_smart/marie_smart.runs/impl_2/.Xil/Vivado-9287-headlight-pc/dbg_hub_CV.0/run/.srcs/sources_1/ip/dbg_hub_CV/dbg_hub_CV_stub.v
# write_vhdl -force -mode synth_stub /home/subhagato/Codes/marie_smart/marie_smart.runs/impl_2/.Xil/Vivado-9287-headlight-pc/dbg_hub_CV.0/run/.srcs/sources_1/ip/dbg_hub_CV/dbg_hub_CV_stub.vhdl
# write_verilog -force -mode funcsim /home/subhagato/Codes/marie_smart/marie_smart.runs/impl_2/.Xil/Vivado-9287-headlight-pc/dbg_hub_CV.0/run/.srcs/sources_1/ip/dbg_hub_CV/dbg_hub_CV_funcsim.vhdl
# write_vhdl -force -mode funcsim /home/subhagato/Codes/marie_smart/marie_smart.runs/impl_2/.Xil/Vivado-9287-headlight-pc/dbg_hub_CV.0/run/.srcs/sources_1/ip/dbg_hub_CV/dbg_hub_CV_funcsim.v
# close_design
# close_project
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1732.980 ; gain = 783.016 ; free physical = 6374 ; free virtual = 16150
# set failed [catch {ipx::chipscope::gen_and_synth_ip $part $ip_vlnv $ip_module_name $params $output_xci $output_dcp $output_dir $ip_repo_paths $ip_output_repo $ip_cache_permissions} errMessage]
# if { $failed } {
#   puts "Caught exception:"
#   puts "$errMessage"
#   exit 1
# }
INFO: [Common 17-206] Exiting Vivado at Thu Jul 16 13:01:46 2015...
