<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="MSR value list and function to read and write them."><title>x86::msr - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="x86" data-themes="" data-resource-suffix="" data-rustdoc-version="1.92.0-nightly (2300c2aef 2025-10-12)" data-channel="nightly" data-search-js="search-8d3311b9.js" data-stringdex-js="stringdex-828709d0.js" data-settings-js="settings-c38705f0.js" ><script src="../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-ce535bd0.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module msr</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../x86/index.html">x86</a><span class="version">0.52.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module msr</a></h2><h3><a href="#constants">Module Items</a></h3><ul class="block"><li><a href="#constants" title="Constants">Constants</a></li><li><a href="#functions" title="Functions">Functions</a></li></ul></section><div id="rustdoc-modnav"><h2 class="in-crate"><a href="../index.html">In crate x86</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">x86</a></div><h1>Module <span>msr</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/x86/msr.rs.html#1-3199">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>MSR value list and function to read and write them.</p>
</div></details><h2 id="constants" class="section-header">Constants<a href="#constants" class="anchor">§</a></h2><dl class="item-table"><dt><a class="constant" href="constant.APIC_BASE.html" title="constant x86::msr::APIC_BASE">APIC_<wbr>BASE</a></dt><dd>Section 10.4.4, Local APIC Status and Location.</dd><dt><a class="constant" href="constant.BIOS_UPDT_TRIG.html" title="constant x86::msr::BIOS_UPDT_TRIG">BIOS_<wbr>UPDT_<wbr>TRIG</a></dt><dd>BIOS Update Trigger Register.</dd><dt><a class="constant" href="constant.DEBUGCTLMSR.html" title="constant x86::msr::DEBUGCTLMSR">DEBUGCTLMSR</a></dt><dt><a class="constant" href="constant.EBL_CR_POWERON.html" title="constant x86::msr::EBL_CR_POWERON">EBL_<wbr>CR_<wbr>POWERON</a></dt><dd>Processor Hard Power-On Configuration  (R/W) Enables and disables processor features;  (R) indicates current processor configuration.</dd><dt><a class="constant" href="constant.IA32_APERF.html" title="constant x86::msr::IA32_APERF">IA32_<wbr>APERF</a></dt><dd>Actual Performance Frequency Clock Count (RW)  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_APIC_BASE.html" title="constant x86::msr::IA32_APIC_BASE">IA32_<wbr>APIC_<wbr>BASE</a></dt><dd>APIC Location and Status (R/W) See Table 35-2. See Section 10.4.4, Local APIC  Status and Location.</dd><dt><a class="constant" href="constant.IA32_A_PMC0.html" title="constant x86::msr::IA32_A_PMC0">IA32_<wbr>A_<wbr>PMC0</a></dt><dd>(If CPUID.0AH: EAX[15:8] &gt;  0) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</dd><dt><a class="constant" href="constant.IA32_A_PMC1.html" title="constant x86::msr::IA32_A_PMC1">IA32_<wbr>A_<wbr>PMC1</a></dt><dd>(If CPUID.0AH: EAX[15:8] &gt;  1) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</dd><dt><a class="constant" href="constant.IA32_A_PMC2.html" title="constant x86::msr::IA32_A_PMC2">IA32_<wbr>A_<wbr>PMC2</a></dt><dd>(If CPUID.0AH: EAX[15:8] &gt;  2) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</dd><dt><a class="constant" href="constant.IA32_A_PMC3.html" title="constant x86::msr::IA32_A_PMC3">IA32_<wbr>A_<wbr>PMC3</a></dt><dd>(If CPUID.0AH: EAX[15:8] &gt;  3) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</dd><dt><a class="constant" href="constant.IA32_A_PMC4.html" title="constant x86::msr::IA32_A_PMC4">IA32_<wbr>A_<wbr>PMC4</a></dt><dd>(If CPUID.0AH: EAX[15:8] &gt;  4) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</dd><dt><a class="constant" href="constant.IA32_A_PMC5.html" title="constant x86::msr::IA32_A_PMC5">IA32_<wbr>A_<wbr>PMC5</a></dt><dd>(If CPUID.0AH: EAX[15:8] &gt;  5) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</dd><dt><a class="constant" href="constant.IA32_A_PMC6.html" title="constant x86::msr::IA32_A_PMC6">IA32_<wbr>A_<wbr>PMC6</a></dt><dd>(If CPUID.0AH: EAX[15:8] &gt;  6) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</dd><dt><a class="constant" href="constant.IA32_A_PMC7.html" title="constant x86::msr::IA32_A_PMC7">IA32_<wbr>A_<wbr>PMC7</a></dt><dd>(If CPUID.0AH: EAX[15:8] &gt;  7) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</dd><dt><a class="constant" href="constant.IA32_BIOS_SIGN_ID.html" title="constant x86::msr::IA32_BIOS_SIGN_ID">IA32_<wbr>BIOS_<wbr>SIGN_<wbr>ID</a></dt><dd>BIOS Update Signature ID (R/W) See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_BIOS_UPDT_TRIG.html" title="constant x86::msr::IA32_BIOS_UPDT_TRIG">IA32_<wbr>BIOS_<wbr>UPDT_<wbr>TRIG</a></dt><dd>BIOS Update Trigger Register (W)  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_CLOCK_MODULATION.html" title="constant x86::msr::IA32_CLOCK_MODULATION">IA32_<wbr>CLOCK_<wbr>MODULATION</a></dt><dd>Clock Modulation (R/W)  See Table 35-2. IA32_CLOCK_MODULATION MSR was originally named  IA32_THERM_CONTROL MSR.</dd><dt><a class="constant" href="constant.IA32_CPU_DCA_CAP.html" title="constant x86::msr::IA32_CPU_DCA_CAP">IA32_<wbr>CPU_<wbr>DCA_<wbr>CAP</a></dt><dt><a class="constant" href="constant.IA32_CSTAR.html" title="constant x86::msr::IA32_CSTAR">IA32_<wbr>CSTAR</a></dt><dd>System Call Target Address the compatibility mode.</dd><dt><a class="constant" href="constant.IA32_DCA_0_CAP.html" title="constant x86::msr::IA32_DCA_0_CAP">IA32_<wbr>DCA_<wbr>0_<wbr>CAP</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_DEBUGCTL.html" title="constant x86::msr::IA32_DEBUGCTL">IA32_<wbr>DEBUGCTL</a></dt><dd>Debug Control (R/W)  Controls how several debug features are used. Bit definitions are  discussed in the referenced section.</dd><dt><a class="constant" href="constant.IA32_DS_AREA.html" title="constant x86::msr::IA32_DS_AREA">IA32_<wbr>DS_<wbr>AREA</a></dt><dd>DS Save Area (R/W) See Table 35-2. Points to the DS buffer management area, which is used to manage the  BTS and PEBS buffers. See Section 18.12.4, Debug Store (DS)  Mechanism.</dd><dt><a class="constant" href="constant.IA32_EFER.html" title="constant x86::msr::IA32_EFER">IA32_<wbr>EFER</a></dt><dd>If (  CPUID.80000001.EDX.[bit  20] or  CPUID.80000001.EDX.[bit 29])</dd><dt><a class="constant" href="constant.IA32_ENERGY_PERF_BIAS.html" title="constant x86::msr::IA32_ENERGY_PERF_BIAS">IA32_<wbr>ENERGY_<wbr>PERF_<wbr>BIAS</a></dt><dd>if CPUID.6H:ECX[3] = 1</dd><dt><a class="constant" href="constant.IA32_FEATURE_CONTROL.html" title="constant x86::msr::IA32_FEATURE_CONTROL">IA32_<wbr>FEATURE_<wbr>CONTROL</a></dt><dd>Control Features in IA-32 Processor (R/W) See Table 35-2 (If CPUID.01H:ECX.[bit 5])</dd><dt><a class="constant" href="constant.IA32_FIXED_CTR0.html" title="constant x86::msr::IA32_FIXED_CTR0">IA32_<wbr>FIXED_<wbr>CTR0</a></dt><dd>Fixed-Function Performance Counter Register 0 (R/W)  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_FIXED_CTR1.html" title="constant x86::msr::IA32_FIXED_CTR1">IA32_<wbr>FIXED_<wbr>CTR1</a></dt><dd>Fixed-Function Performance Counter Register 1 (R/W)  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_FIXED_CTR2.html" title="constant x86::msr::IA32_FIXED_CTR2">IA32_<wbr>FIXED_<wbr>CTR2</a></dt><dd>Fixed-Function Performance Counter Register 2 (R/W)  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_FIXED_CTR_CTRL.html" title="constant x86::msr::IA32_FIXED_CTR_CTRL">IA32_<wbr>FIXED_<wbr>CTR_<wbr>CTRL</a></dt><dd>Fixed-Function-Counter Control Register (R/W)  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_FMASK.html" title="constant x86::msr::IA32_FMASK">IA32_<wbr>FMASK</a></dt><dd>System Call Flag Mask (R/W)  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_FS_BASE.html" title="constant x86::msr::IA32_FS_BASE">IA32_<wbr>FS_<wbr>BASE</a></dt><dd>Map of BASE Address of FS (R/W)  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_GS_BASE.html" title="constant x86::msr::IA32_GS_BASE">IA32_<wbr>GS_<wbr>BASE</a></dt><dd>Map of BASE Address of GS (R/W)  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_KERNEL_GSBASE.html" title="constant x86::msr::IA32_KERNEL_GSBASE">IA32_<wbr>KERNEL_<wbr>GSBASE</a></dt><dd>Swap Target of BASE Address of GS (R/W) See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_LSTAR.html" title="constant x86::msr::IA32_LSTAR">IA32_<wbr>LSTAR</a></dt><dd>IA-32e Mode System Call Target Address (R/W)  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC0_ADDR.html" title="constant x86::msr::IA32_MC0_ADDR">IA32_<wbr>MC0_<wbr>ADDR</a></dt><dd>See Section 14.3.2.3., IA32_MCi_ADDR MSRs .  The IA32_MC0_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC0_STATUS register is clear.  When not implemented in the processor, all reads and writes to this MSR  will cause a general-protection exception.</dd><dt><a class="constant" href="constant.IA32_MC0_ADDR1.html" title="constant x86::msr::IA32_MC0_ADDR1">IA32_<wbr>MC0_<wbr>ADDR1</a></dt><dd>P6 Family Processors</dd><dt><a class="constant" href="constant.IA32_MC0_CTL.html" title="constant x86::msr::IA32_MC0_CTL">IA32_<wbr>MC0_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.IA32_MC0_CTL2.html" title="constant x86::msr::IA32_MC0_CTL2">IA32_<wbr>MC0_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC0_MISC.html" title="constant x86::msr::IA32_MC0_MISC">IA32_<wbr>MC0_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC0_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC0_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</dd><dt><a class="constant" href="constant.IA32_MC0_STATUS.html" title="constant x86::msr::IA32_MC0_STATUS">IA32_<wbr>MC0_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.IA32_MC1_ADDR.html" title="constant x86::msr::IA32_MC1_ADDR">IA32_<wbr>MC1_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC1_ADDR register is either not implemented or  contains no address if the ADDRV flag in the IA32_MC1_STATUS  register is clear.  When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.</dd><dt><a class="constant" href="constant.IA32_MC1_ADDR2.html" title="constant x86::msr::IA32_MC1_ADDR2">IA32_<wbr>MC1_<wbr>ADDR2</a></dt><dd>P6 Family Processors</dd><dt><a class="constant" href="constant.IA32_MC1_CTL.html" title="constant x86::msr::IA32_MC1_CTL">IA32_<wbr>MC1_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.IA32_MC1_CTL2.html" title="constant x86::msr::IA32_MC1_CTL2">IA32_<wbr>MC1_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC1_MISC.html" title="constant x86::msr::IA32_MC1_MISC">IA32_<wbr>MC1_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC1_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC1_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</dd><dt><a class="constant" href="constant.IA32_MC1_STATUS.html" title="constant x86::msr::IA32_MC1_STATUS">IA32_<wbr>MC1_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.IA32_MC2_ADDR.html" title="constant x86::msr::IA32_MC2_ADDR">IA32_<wbr>MC2_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC2_ADDR register is either not  implemented or contains no address if the ADDRV  flag in the IA32_MC2_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</dd><dt><a class="constant" href="constant.IA32_MC2_ADDR1.html" title="constant x86::msr::IA32_MC2_ADDR1">IA32_<wbr>MC2_<wbr>ADDR1</a></dt><dd>P6 Family Processors</dd><dt><a class="constant" href="constant.IA32_MC2_CTL.html" title="constant x86::msr::IA32_MC2_CTL">IA32_<wbr>MC2_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.IA32_MC2_CTL2.html" title="constant x86::msr::IA32_MC2_CTL2">IA32_<wbr>MC2_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC2_MISC.html" title="constant x86::msr::IA32_MC2_MISC">IA32_<wbr>MC2_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC2_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the IA32_MC2_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</dd><dt><a class="constant" href="constant.IA32_MC2_STATUS.html" title="constant x86::msr::IA32_MC2_STATUS">IA32_<wbr>MC2_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.IA32_MC3_ADDR.html" title="constant x86::msr::IA32_MC3_ADDR">IA32_<wbr>MC3_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC3_ADDR register is either not  implemented or contains no address if the ADDRV  flag in the IA32_MC3_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</dd><dt><a class="constant" href="constant.IA32_MC3_ADDR1.html" title="constant x86::msr::IA32_MC3_ADDR1">IA32_<wbr>MC3_<wbr>ADDR1</a></dt><dd>P6 Family Processors</dd><dt><a class="constant" href="constant.IA32_MC3_CTL.html" title="constant x86::msr::IA32_MC3_CTL">IA32_<wbr>MC3_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.IA32_MC3_CTL2.html" title="constant x86::msr::IA32_MC3_CTL2">IA32_<wbr>MC3_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC3_MISC.html" title="constant x86::msr::IA32_MC3_MISC">IA32_<wbr>MC3_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC3_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC3_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</dd><dt><a class="constant" href="constant.IA32_MC3_STATUS.html" title="constant x86::msr::IA32_MC3_STATUS">IA32_<wbr>MC3_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.IA32_MC4_ADDR.html" title="constant x86::msr::IA32_MC4_ADDR">IA32_<wbr>MC4_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC2_ADDR register is either not  implemented or contains no address if the ADDRV  flag in the IA32_MC4_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</dd><dt><a class="constant" href="constant.IA32_MC4_ADDR1.html" title="constant x86::msr::IA32_MC4_ADDR1">IA32_<wbr>MC4_<wbr>ADDR1</a></dt><dd>P6 Family Processors</dd><dt><a class="constant" href="constant.IA32_MC4_CTL.html" title="constant x86::msr::IA32_MC4_CTL">IA32_<wbr>MC4_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.IA32_MC4_CTL2.html" title="constant x86::msr::IA32_MC4_CTL2">IA32_<wbr>MC4_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC4_MISC.html" title="constant x86::msr::IA32_MC4_MISC">IA32_<wbr>MC4_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.   The IA32_MC2_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC4_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</dd><dt><a class="constant" href="constant.IA32_MC4_STATUS.html" title="constant x86::msr::IA32_MC4_STATUS">IA32_<wbr>MC4_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.IA32_MC5_ADDR1.html" title="constant x86::msr::IA32_MC5_ADDR1">IA32_<wbr>MC5_<wbr>ADDR1</a></dt><dd>06_0FH</dd><dt><a class="constant" href="constant.IA32_MC5_CTL.html" title="constant x86::msr::IA32_MC5_CTL">IA32_<wbr>MC5_<wbr>CTL</a></dt><dd>06_0FH</dd><dt><a class="constant" href="constant.IA32_MC5_CTL2.html" title="constant x86::msr::IA32_MC5_CTL2">IA32_<wbr>MC5_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC5_MISC.html" title="constant x86::msr::IA32_MC5_MISC">IA32_<wbr>MC5_<wbr>MISC</a></dt><dd>06_0FH</dd><dt><a class="constant" href="constant.IA32_MC5_STATUS.html" title="constant x86::msr::IA32_MC5_STATUS">IA32_<wbr>MC5_<wbr>STATUS</a></dt><dd>06_0FH</dd><dt><a class="constant" href="constant.IA32_MC6_ADDR1.html" title="constant x86::msr::IA32_MC6_ADDR1">IA32_<wbr>MC6_<wbr>ADDR1</a></dt><dd>06_1DH</dd><dt><a class="constant" href="constant.IA32_MC6_CTL.html" title="constant x86::msr::IA32_MC6_CTL">IA32_<wbr>MC6_<wbr>CTL</a></dt><dd>06_1DH</dd><dt><a class="constant" href="constant.IA32_MC6_CTL2.html" title="constant x86::msr::IA32_MC6_CTL2">IA32_<wbr>MC6_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC6_MISC.html" title="constant x86::msr::IA32_MC6_MISC">IA32_<wbr>MC6_<wbr>MISC</a></dt><dd>Misc MAC information of Integrated I/O. (R/O) see Section 15.3.2.4</dd><dt><a class="constant" href="constant.IA32_MC6_STATUS.html" title="constant x86::msr::IA32_MC6_STATUS">IA32_<wbr>MC6_<wbr>STATUS</a></dt><dd>06_1DH</dd><dt><a class="constant" href="constant.IA32_MC7_ADDR1.html" title="constant x86::msr::IA32_MC7_ADDR1">IA32_<wbr>MC7_<wbr>ADDR1</a></dt><dd>06_1AH</dd><dt><a class="constant" href="constant.IA32_MC7_CTL.html" title="constant x86::msr::IA32_MC7_CTL">IA32_<wbr>MC7_<wbr>CTL</a></dt><dd>06_1AH</dd><dt><a class="constant" href="constant.IA32_MC7_CTL2.html" title="constant x86::msr::IA32_MC7_CTL2">IA32_<wbr>MC7_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC7_MISC.html" title="constant x86::msr::IA32_MC7_MISC">IA32_<wbr>MC7_<wbr>MISC</a></dt><dd>06_1AH</dd><dt><a class="constant" href="constant.IA32_MC7_STATUS.html" title="constant x86::msr::IA32_MC7_STATUS">IA32_<wbr>MC7_<wbr>STATUS</a></dt><dd>06_1AH</dd><dt><a class="constant" href="constant.IA32_MC8_ADDR1.html" title="constant x86::msr::IA32_MC8_ADDR1">IA32_<wbr>MC8_<wbr>ADDR1</a></dt><dd>06_1AH</dd><dt><a class="constant" href="constant.IA32_MC8_CTL.html" title="constant x86::msr::IA32_MC8_CTL">IA32_<wbr>MC8_<wbr>CTL</a></dt><dd>06_1AH</dd><dt><a class="constant" href="constant.IA32_MC8_CTL2.html" title="constant x86::msr::IA32_MC8_CTL2">IA32_<wbr>MC8_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC8_MISC.html" title="constant x86::msr::IA32_MC8_MISC">IA32_<wbr>MC8_<wbr>MISC</a></dt><dd>06_1AH</dd><dt><a class="constant" href="constant.IA32_MC8_STATUS.html" title="constant x86::msr::IA32_MC8_STATUS">IA32_<wbr>MC8_<wbr>STATUS</a></dt><dd>06_1AH</dd><dt><a class="constant" href="constant.IA32_MC9_ADDR1.html" title="constant x86::msr::IA32_MC9_ADDR1">IA32_<wbr>MC9_<wbr>ADDR1</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC9_CTL.html" title="constant x86::msr::IA32_MC9_CTL">IA32_<wbr>MC9_<wbr>CTL</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC9_CTL2.html" title="constant x86::msr::IA32_MC9_CTL2">IA32_<wbr>MC9_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC9_MISC.html" title="constant x86::msr::IA32_MC9_MISC">IA32_<wbr>MC9_<wbr>MISC</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC9_STATUS.html" title="constant x86::msr::IA32_MC9_STATUS">IA32_<wbr>MC9_<wbr>STATUS</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC10_ADDR1.html" title="constant x86::msr::IA32_MC10_ADDR1">IA32_<wbr>MC10_<wbr>ADDR1</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC10_CTL.html" title="constant x86::msr::IA32_MC10_CTL">IA32_<wbr>MC10_<wbr>CTL</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC10_CTL2.html" title="constant x86::msr::IA32_MC10_CTL2">IA32_<wbr>MC10_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC10_MISC.html" title="constant x86::msr::IA32_MC10_MISC">IA32_<wbr>MC10_<wbr>MISC</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC10_STATUS.html" title="constant x86::msr::IA32_MC10_STATUS">IA32_<wbr>MC10_<wbr>STATUS</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC11_ADDR1.html" title="constant x86::msr::IA32_MC11_ADDR1">IA32_<wbr>MC11_<wbr>ADDR1</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC11_CTL.html" title="constant x86::msr::IA32_MC11_CTL">IA32_<wbr>MC11_<wbr>CTL</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC11_CTL2.html" title="constant x86::msr::IA32_MC11_CTL2">IA32_<wbr>MC11_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC11_MISC.html" title="constant x86::msr::IA32_MC11_MISC">IA32_<wbr>MC11_<wbr>MISC</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC11_STATUS.html" title="constant x86::msr::IA32_MC11_STATUS">IA32_<wbr>MC11_<wbr>STATUS</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC12_ADDR1.html" title="constant x86::msr::IA32_MC12_ADDR1">IA32_<wbr>MC12_<wbr>ADDR1</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC12_CTL.html" title="constant x86::msr::IA32_MC12_CTL">IA32_<wbr>MC12_<wbr>CTL</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC12_CTL2.html" title="constant x86::msr::IA32_MC12_CTL2">IA32_<wbr>MC12_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC12_MISC.html" title="constant x86::msr::IA32_MC12_MISC">IA32_<wbr>MC12_<wbr>MISC</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC12_STATUS.html" title="constant x86::msr::IA32_MC12_STATUS">IA32_<wbr>MC12_<wbr>STATUS</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC13_ADDR1.html" title="constant x86::msr::IA32_MC13_ADDR1">IA32_<wbr>MC13_<wbr>ADDR1</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC13_CTL.html" title="constant x86::msr::IA32_MC13_CTL">IA32_<wbr>MC13_<wbr>CTL</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC13_CTL2.html" title="constant x86::msr::IA32_MC13_CTL2">IA32_<wbr>MC13_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC13_MISC.html" title="constant x86::msr::IA32_MC13_MISC">IA32_<wbr>MC13_<wbr>MISC</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC13_STATUS.html" title="constant x86::msr::IA32_MC13_STATUS">IA32_<wbr>MC13_<wbr>STATUS</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC14_ADDR1.html" title="constant x86::msr::IA32_MC14_ADDR1">IA32_<wbr>MC14_<wbr>ADDR1</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC14_CTL.html" title="constant x86::msr::IA32_MC14_CTL">IA32_<wbr>MC14_<wbr>CTL</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC14_CTL2.html" title="constant x86::msr::IA32_MC14_CTL2">IA32_<wbr>MC14_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC14_MISC.html" title="constant x86::msr::IA32_MC14_MISC">IA32_<wbr>MC14_<wbr>MISC</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC14_STATUS.html" title="constant x86::msr::IA32_MC14_STATUS">IA32_<wbr>MC14_<wbr>STATUS</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC15_ADDR1.html" title="constant x86::msr::IA32_MC15_ADDR1">IA32_<wbr>MC15_<wbr>ADDR1</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC15_CTL.html" title="constant x86::msr::IA32_MC15_CTL">IA32_<wbr>MC15_<wbr>CTL</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC15_CTL2.html" title="constant x86::msr::IA32_MC15_CTL2">IA32_<wbr>MC15_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC15_MISC.html" title="constant x86::msr::IA32_MC15_MISC">IA32_<wbr>MC15_<wbr>MISC</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC15_STATUS.html" title="constant x86::msr::IA32_MC15_STATUS">IA32_<wbr>MC15_<wbr>STATUS</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC16_ADDR1.html" title="constant x86::msr::IA32_MC16_ADDR1">IA32_<wbr>MC16_<wbr>ADDR1</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC16_CTL.html" title="constant x86::msr::IA32_MC16_CTL">IA32_<wbr>MC16_<wbr>CTL</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC16_CTL2.html" title="constant x86::msr::IA32_MC16_CTL2">IA32_<wbr>MC16_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC16_MISC.html" title="constant x86::msr::IA32_MC16_MISC">IA32_<wbr>MC16_<wbr>MISC</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC16_STATUS.html" title="constant x86::msr::IA32_MC16_STATUS">IA32_<wbr>MC16_<wbr>STATUS</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC17_ADDR1.html" title="constant x86::msr::IA32_MC17_ADDR1">IA32_<wbr>MC17_<wbr>ADDR1</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC17_CTL.html" title="constant x86::msr::IA32_MC17_CTL">IA32_<wbr>MC17_<wbr>CTL</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC17_CTL2.html" title="constant x86::msr::IA32_MC17_CTL2">IA32_<wbr>MC17_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC17_MISC.html" title="constant x86::msr::IA32_MC17_MISC">IA32_<wbr>MC17_<wbr>MISC</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC17_STATUS.html" title="constant x86::msr::IA32_MC17_STATUS">IA32_<wbr>MC17_<wbr>STATUS</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC18_ADDR1.html" title="constant x86::msr::IA32_MC18_ADDR1">IA32_<wbr>MC18_<wbr>ADDR1</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC18_CTL.html" title="constant x86::msr::IA32_MC18_CTL">IA32_<wbr>MC18_<wbr>CTL</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC18_CTL2.html" title="constant x86::msr::IA32_MC18_CTL2">IA32_<wbr>MC18_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC18_MISC.html" title="constant x86::msr::IA32_MC18_MISC">IA32_<wbr>MC18_<wbr>MISC</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC18_STATUS.html" title="constant x86::msr::IA32_MC18_STATUS">IA32_<wbr>MC18_<wbr>STATUS</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC19_ADDR1.html" title="constant x86::msr::IA32_MC19_ADDR1">IA32_<wbr>MC19_<wbr>ADDR1</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC19_CTL.html" title="constant x86::msr::IA32_MC19_CTL">IA32_<wbr>MC19_<wbr>CTL</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC19_CTL2.html" title="constant x86::msr::IA32_MC19_CTL2">IA32_<wbr>MC19_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC19_MISC.html" title="constant x86::msr::IA32_MC19_MISC">IA32_<wbr>MC19_<wbr>MISC</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC19_STATUS.html" title="constant x86::msr::IA32_MC19_STATUS">IA32_<wbr>MC19_<wbr>STATUS</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC20_ADDR1.html" title="constant x86::msr::IA32_MC20_ADDR1">IA32_<wbr>MC20_<wbr>ADDR1</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC20_CTL.html" title="constant x86::msr::IA32_MC20_CTL">IA32_<wbr>MC20_<wbr>CTL</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC20_CTL2.html" title="constant x86::msr::IA32_MC20_CTL2">IA32_<wbr>MC20_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC20_MISC.html" title="constant x86::msr::IA32_MC20_MISC">IA32_<wbr>MC20_<wbr>MISC</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC20_STATUS.html" title="constant x86::msr::IA32_MC20_STATUS">IA32_<wbr>MC20_<wbr>STATUS</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC21_ADDR1.html" title="constant x86::msr::IA32_MC21_ADDR1">IA32_<wbr>MC21_<wbr>ADDR1</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC21_CTL.html" title="constant x86::msr::IA32_MC21_CTL">IA32_<wbr>MC21_<wbr>CTL</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC21_CTL2.html" title="constant x86::msr::IA32_MC21_CTL2">IA32_<wbr>MC21_<wbr>CTL2</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MC21_MISC.html" title="constant x86::msr::IA32_MC21_MISC">IA32_<wbr>MC21_<wbr>MISC</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MC21_STATUS.html" title="constant x86::msr::IA32_MC21_STATUS">IA32_<wbr>MC21_<wbr>STATUS</a></dt><dd>06_2EH</dd><dt><a class="constant" href="constant.IA32_MCG_CAP.html" title="constant x86::msr::IA32_MCG_CAP">IA32_<wbr>MCG_<wbr>CAP</a></dt><dd>Machine Check Capabilities (R) See Table 35-2. See Section 15.3.1.1,  IA32_MCG_CAP MSR.</dd><dt><a class="constant" href="constant.IA32_MCG_CTL.html" title="constant x86::msr::IA32_MCG_CTL">IA32_<wbr>MCG_<wbr>CTL</a></dt><dd>Machine Check Feature Enable (R/W) See Table 35-2. See Section 15.3.1.3, IA32_MCG_CTL MSR.</dd><dt><a class="constant" href="constant.IA32_MCG_STATUS.html" title="constant x86::msr::IA32_MCG_STATUS">IA32_<wbr>MCG_<wbr>STATUS</a></dt><dd>Machine Check Status. (R) See Table 35-2. See Section 15.3.1.2,  IA32_MCG_STATUS MSR.</dd><dt><a class="constant" href="constant.IA32_MISC_ENABLE.html" title="constant x86::msr::IA32_MISC_ENABLE">IA32_<wbr>MISC_<wbr>ENABLE</a></dt><dt><a class="constant" href="constant.IA32_MONITOR_FILTER_LINE_SIZE.html" title="constant x86::msr::IA32_MONITOR_FILTER_LINE_SIZE">IA32_<wbr>MONITOR_<wbr>FILTER_<wbr>LINE_<wbr>SIZE</a></dt><dd>See Section 8.10.5, Monitor/Mwait Address  Range Determination.</dd><dt><a class="constant" href="constant.IA32_MONITOR_FILTER_SIZE.html" title="constant x86::msr::IA32_MONITOR_FILTER_SIZE">IA32_<wbr>MONITOR_<wbr>FILTER_<wbr>SIZE</a></dt><dd>See Section 8.10.5, Monitor/Mwait Address Range Determination,   and see Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MPERF.html" title="constant x86::msr::IA32_MPERF">IA32_<wbr>MPERF</a></dt><dd>Maximum Performance Frequency Clock Count (RW)  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_MTRRCAP.html" title="constant x86::msr::IA32_MTRRCAP">IA32_<wbr>MTRRCAP</a></dt><dd>MTRR Information See Section 11.11.1, MTRR Feature  Identification. .</dd><dt><a class="constant" href="constant.IA32_MTRR_DEF_TYPE.html" title="constant x86::msr::IA32_MTRR_DEF_TYPE">IA32_<wbr>MTRR_<wbr>DEF_<wbr>TYPE</a></dt><dd>Default Memory Types (R/W)  Sets the memory type for the regions of physical memory that are not  mapped by the MTRRs.  See Section 11.11.2.1, IA32_MTRR_DEF_TYPE MSR.</dd><dt><a class="constant" href="constant.IA32_MTRR_FIX4K_C0000.html" title="constant x86::msr::IA32_MTRR_FIX4K_C0000">IA32_<wbr>MTRR_<wbr>FIX4K_<wbr>C0000</a></dt><dd>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_FIX4K_C8000.html" title="constant x86::msr::IA32_MTRR_FIX4K_C8000">IA32_<wbr>MTRR_<wbr>FIX4K_<wbr>C8000</a></dt><dd>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs .</dd><dt><a class="constant" href="constant.IA32_MTRR_FIX4K_D0000.html" title="constant x86::msr::IA32_MTRR_FIX4K_D0000">IA32_<wbr>MTRR_<wbr>FIX4K_<wbr>D0000</a></dt><dd>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs .</dd><dt><a class="constant" href="constant.IA32_MTRR_FIX4K_D8000.html" title="constant x86::msr::IA32_MTRR_FIX4K_D8000">IA32_<wbr>MTRR_<wbr>FIX4K_<wbr>D8000</a></dt><dd>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_FIX4K_E0000.html" title="constant x86::msr::IA32_MTRR_FIX4K_E0000">IA32_<wbr>MTRR_<wbr>FIX4K_<wbr>E0000</a></dt><dd>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_FIX4K_E8000.html" title="constant x86::msr::IA32_MTRR_FIX4K_E8000">IA32_<wbr>MTRR_<wbr>FIX4K_<wbr>E8000</a></dt><dd>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_FIX4K_F0000.html" title="constant x86::msr::IA32_MTRR_FIX4K_F0000">IA32_<wbr>MTRR_<wbr>FIX4K_<wbr>F0000</a></dt><dd>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_FIX4K_F8000.html" title="constant x86::msr::IA32_MTRR_FIX4K_F8000">IA32_<wbr>MTRR_<wbr>FIX4K_<wbr>F8000</a></dt><dd>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_FIX16K_80000.html" title="constant x86::msr::IA32_MTRR_FIX16K_80000">IA32_<wbr>MTRR_<wbr>FIX16K_<wbr>80000</a></dt><dd>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_FIX16K_A0000.html" title="constant x86::msr::IA32_MTRR_FIX16K_A0000">IA32_<wbr>MTRR_<wbr>FIX16K_<wbr>A0000</a></dt><dd>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_FIX64K_00000.html" title="constant x86::msr::IA32_MTRR_FIX64K_00000">IA32_<wbr>MTRR_<wbr>FIX64K_<wbr>00000</a></dt><dd>Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSBASE0.html" title="constant x86::msr::IA32_MTRR_PHYSBASE0">IA32_<wbr>MTRR_<wbr>PHYSBAS<wbr>E0</a></dt><dd>Variable Range Base MTRR See Section 11.11.2.3, Variable Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSBASE1.html" title="constant x86::msr::IA32_MTRR_PHYSBASE1">IA32_<wbr>MTRR_<wbr>PHYSBAS<wbr>E1</a></dt><dd>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSBASE2.html" title="constant x86::msr::IA32_MTRR_PHYSBASE2">IA32_<wbr>MTRR_<wbr>PHYSBAS<wbr>E2</a></dt><dd>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSBASE3.html" title="constant x86::msr::IA32_MTRR_PHYSBASE3">IA32_<wbr>MTRR_<wbr>PHYSBAS<wbr>E3</a></dt><dd>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSBASE4.html" title="constant x86::msr::IA32_MTRR_PHYSBASE4">IA32_<wbr>MTRR_<wbr>PHYSBAS<wbr>E4</a></dt><dd>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSBASE5.html" title="constant x86::msr::IA32_MTRR_PHYSBASE5">IA32_<wbr>MTRR_<wbr>PHYSBAS<wbr>E5</a></dt><dd>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSBASE6.html" title="constant x86::msr::IA32_MTRR_PHYSBASE6">IA32_<wbr>MTRR_<wbr>PHYSBAS<wbr>E6</a></dt><dd>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSBASE7.html" title="constant x86::msr::IA32_MTRR_PHYSBASE7">IA32_<wbr>MTRR_<wbr>PHYSBAS<wbr>E7</a></dt><dd>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSBASE8.html" title="constant x86::msr::IA32_MTRR_PHYSBASE8">IA32_<wbr>MTRR_<wbr>PHYSBAS<wbr>E8</a></dt><dd>if IA32_MTRR_CAP[7:0] &gt;  8</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSBASE9.html" title="constant x86::msr::IA32_MTRR_PHYSBASE9">IA32_<wbr>MTRR_<wbr>PHYSBAS<wbr>E9</a></dt><dd>if IA32_MTRR_CAP[7:0] &gt;  9</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSMASK0.html" title="constant x86::msr::IA32_MTRR_PHYSMASK0">IA32_<wbr>MTRR_<wbr>PHYSMAS<wbr>K0</a></dt><dd>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSMASK1.html" title="constant x86::msr::IA32_MTRR_PHYSMASK1">IA32_<wbr>MTRR_<wbr>PHYSMAS<wbr>K1</a></dt><dd>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSMASK2.html" title="constant x86::msr::IA32_MTRR_PHYSMASK2">IA32_<wbr>MTRR_<wbr>PHYSMAS<wbr>K2</a></dt><dd>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs .</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSMASK3.html" title="constant x86::msr::IA32_MTRR_PHYSMASK3">IA32_<wbr>MTRR_<wbr>PHYSMAS<wbr>K3</a></dt><dd>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSMASK4.html" title="constant x86::msr::IA32_MTRR_PHYSMASK4">IA32_<wbr>MTRR_<wbr>PHYSMAS<wbr>K4</a></dt><dd>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSMASK5.html" title="constant x86::msr::IA32_MTRR_PHYSMASK5">IA32_<wbr>MTRR_<wbr>PHYSMAS<wbr>K5</a></dt><dd>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSMASK6.html" title="constant x86::msr::IA32_MTRR_PHYSMASK6">IA32_<wbr>MTRR_<wbr>PHYSMAS<wbr>K6</a></dt><dd>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSMASK7.html" title="constant x86::msr::IA32_MTRR_PHYSMASK7">IA32_<wbr>MTRR_<wbr>PHYSMAS<wbr>K7</a></dt><dd>Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSMASK8.html" title="constant x86::msr::IA32_MTRR_PHYSMASK8">IA32_<wbr>MTRR_<wbr>PHYSMAS<wbr>K8</a></dt><dd>if IA32_MTRR_CAP[7:0] &gt;  8</dd><dt><a class="constant" href="constant.IA32_MTRR_PHYSMASK9.html" title="constant x86::msr::IA32_MTRR_PHYSMASK9">IA32_<wbr>MTRR_<wbr>PHYSMAS<wbr>K9</a></dt><dd>if IA32_MTRR_CAP[7:0] &gt;  9</dd><dt><a class="constant" href="constant.IA32_P5_MC_ADDR.html" title="constant x86::msr::IA32_P5_MC_ADDR">IA32_<wbr>P5_<wbr>MC_<wbr>ADDR</a></dt><dd>See Section 35.16, MSRs in Pentium Processors.</dd><dt><a class="constant" href="constant.IA32_P5_MC_TYPE.html" title="constant x86::msr::IA32_P5_MC_TYPE">IA32_<wbr>P5_<wbr>MC_<wbr>TYPE</a></dt><dd>See Section 35.16, MSRs in Pentium Processors.</dd><dt><a class="constant" href="constant.IA32_PACKAGE_THERM_INTERRUPT.html" title="constant x86::msr::IA32_PACKAGE_THERM_INTERRUPT">IA32_<wbr>PACKAGE_<wbr>THERM_<wbr>INTERRUPT</a></dt><dd>If CPUID.06H: EAX[6] = 1</dd><dt><a class="constant" href="constant.IA32_PACKAGE_THERM_STATUS.html" title="constant x86::msr::IA32_PACKAGE_THERM_STATUS">IA32_<wbr>PACKAGE_<wbr>THERM_<wbr>STATUS</a></dt><dd>If CPUID.06H: EAX[6] = 1</dd><dt><a class="constant" href="constant.IA32_PAT.html" title="constant x86::msr::IA32_PAT">IA32_<wbr>PAT</a></dt><dd>Page Attribute Table See Section 11.11.2.2, Fixed Range MTRRs.</dd><dt><a class="constant" href="constant.IA32_PEBS_ENABLE.html" title="constant x86::msr::IA32_PEBS_ENABLE">IA32_<wbr>PEBS_<wbr>ENABLE</a></dt><dt><a class="constant" href="constant.IA32_PERFEVTSEL0.html" title="constant x86::msr::IA32_PERFEVTSEL0">IA32_<wbr>PERFEVTSE<wbr>L0</a></dt><dd>Performance Event Select for Counter 0 (R/W) Supports all fields described inTable 35-2 and the fields below.</dd><dt><a class="constant" href="constant.IA32_PERFEVTSEL1.html" title="constant x86::msr::IA32_PERFEVTSEL1">IA32_<wbr>PERFEVTSE<wbr>L1</a></dt><dd>Performance Event Select for Counter 1 (R/W) Supports all fields described inTable 35-2 and the fields below.</dd><dt><a class="constant" href="constant.IA32_PERFEVTSEL2.html" title="constant x86::msr::IA32_PERFEVTSEL2">IA32_<wbr>PERFEVTSE<wbr>L2</a></dt><dd>Performance Event Select for Counter 2 (R/W) Supports all fields described inTable 35-2 and the fields below.</dd><dt><a class="constant" href="constant.IA32_PERFEVTSEL3.html" title="constant x86::msr::IA32_PERFEVTSEL3">IA32_<wbr>PERFEVTSE<wbr>L3</a></dt><dd>Performance Event Select for Counter 3 (R/W) Supports all fields described inTable 35-2 and the fields below.</dd><dt><a class="constant" href="constant.IA32_PERFEVTSEL4.html" title="constant x86::msr::IA32_PERFEVTSEL4">IA32_<wbr>PERFEVTSE<wbr>L4</a></dt><dd>See Table 35-2; If CPUID.0AH:EAX[15:8] = 8</dd><dt><a class="constant" href="constant.IA32_PERFEVTSEL5.html" title="constant x86::msr::IA32_PERFEVTSEL5">IA32_<wbr>PERFEVTSE<wbr>L5</a></dt><dd>See Table 35-2; If CPUID.0AH:EAX[15:8] = 8</dd><dt><a class="constant" href="constant.IA32_PERFEVTSEL6.html" title="constant x86::msr::IA32_PERFEVTSEL6">IA32_<wbr>PERFEVTSE<wbr>L6</a></dt><dd>See Table 35-2; If CPUID.0AH:EAX[15:8] = 8</dd><dt><a class="constant" href="constant.IA32_PERFEVTSEL7.html" title="constant x86::msr::IA32_PERFEVTSEL7">IA32_<wbr>PERFEVTSE<wbr>L7</a></dt><dd>See Table 35-2; If CPUID.0AH:EAX[15:8] = 8</dd><dt><a class="constant" href="constant.IA32_PERF_CAPABILITIES.html" title="constant x86::msr::IA32_PERF_CAPABILITIES">IA32_<wbr>PERF_<wbr>CAPABILITIES</a></dt><dd>See Table 35-2. See Section 17.4.1, IA32_DEBUGCTL MSR.</dd><dt><a class="constant" href="constant.IA32_PERF_CTL.html" title="constant x86::msr::IA32_PERF_CTL">IA32_<wbr>PERF_<wbr>CTL</a></dt><dd>See Table 35-2. See Section 14.1, Enhanced Intel  Speedstep® Technology.</dd><dt><a class="constant" href="constant.IA32_PERF_GLOBAL_CTRL.html" title="constant x86::msr::IA32_PERF_GLOBAL_CTRL">IA32_<wbr>PERF_<wbr>GLOBAL_<wbr>CTRL</a></dt><dd>See Table 35-2. See Section 18.4.2, Global Counter Control  Facilities.</dd><dt><a class="constant" href="constant.IA32_PERF_GLOBAL_OVF_CTRL.html" title="constant x86::msr::IA32_PERF_GLOBAL_OVF_CTRL">IA32_<wbr>PERF_<wbr>GLOBAL_<wbr>OVF_<wbr>CTRL</a></dt><dd>See Table 35-2. See Section 18.4.2, Global Counter Control  Facilities.</dd><dt><a class="constant" href="constant.IA32_PERF_GLOBAL_STAUS.html" title="constant x86::msr::IA32_PERF_GLOBAL_STAUS">IA32_<wbr>PERF_<wbr>GLOBAL_<wbr>STAUS</a></dt><dd>See Table 35-2. See Section 18.4.2, Global Counter Control  Facilities.</dd><dt><a class="constant" href="constant.IA32_PERF_STATUS.html" title="constant x86::msr::IA32_PERF_STATUS">IA32_<wbr>PERF_<wbr>STATUS</a></dt><dd>See Table 35-2. See Section 14.1, Enhanced Intel  Speedstep® Technology.</dd><dt><a class="constant" href="constant.IA32_PLATFORM_DCA_CAP.html" title="constant x86::msr::IA32_PLATFORM_DCA_CAP">IA32_<wbr>PLATFORM_<wbr>DCA_<wbr>CAP</a></dt><dd>06_0FH</dd><dt><a class="constant" href="constant.IA32_PLATFORM_ID.html" title="constant x86::msr::IA32_PLATFORM_ID">IA32_<wbr>PLATFORM_<wbr>ID</a></dt><dd>Platform ID (R)  See Table 35-2. The operating system can use this MSR to  determine slot  information for the processor and the proper microcode update to load.</dd><dt><a class="constant" href="constant.IA32_PMC0.html" title="constant x86::msr::IA32_PMC0">IA32_<wbr>PMC0</a></dt><dd>Performance Counter Register  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_PMC1.html" title="constant x86::msr::IA32_PMC1">IA32_<wbr>PMC1</a></dt><dd>Performance Counter Register  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_PMC2.html" title="constant x86::msr::IA32_PMC2">IA32_<wbr>PMC2</a></dt><dd>Performance Counter Register  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_PMC3.html" title="constant x86::msr::IA32_PMC3">IA32_<wbr>PMC3</a></dt><dd>Performance Counter Register  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_PMC4.html" title="constant x86::msr::IA32_PMC4">IA32_<wbr>PMC4</a></dt><dd>Performance Counter Register  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_PMC5.html" title="constant x86::msr::IA32_PMC5">IA32_<wbr>PMC5</a></dt><dd>Performance Counter Register  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_PMC6.html" title="constant x86::msr::IA32_PMC6">IA32_<wbr>PMC6</a></dt><dd>Performance Counter Register  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_PMC7.html" title="constant x86::msr::IA32_PMC7">IA32_<wbr>PMC7</a></dt><dd>Performance Counter Register  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_PQR_ASSOC.html" title="constant x86::msr::IA32_PQR_ASSOC">IA32_<wbr>PQR_<wbr>ASSOC</a></dt><dd>If ( CPUID.(EAX=07H,  ECX=0):EBX.[bit 12] = 1 )</dd><dt><a class="constant" href="constant.IA32_QM_CTR.html" title="constant x86::msr::IA32_QM_CTR">IA32_<wbr>QM_<wbr>CTR</a></dt><dd>If ( CPUID.(EAX=07H,  ECX=0):EBX.[bit 12] = 1 )</dd><dt><a class="constant" href="constant.IA32_QM_EVTSEL.html" title="constant x86::msr::IA32_QM_EVTSEL">IA32_<wbr>QM_<wbr>EVTSEL</a></dt><dd>If ( CPUID.(EAX=07H,  ECX=0):EBX.[bit 12] = 1 )</dd><dt><a class="constant" href="constant.IA32_SMBASE.html" title="constant x86::msr::IA32_SMBASE">IA32_<wbr>SMBASE</a></dt><dd>If IA32_VMX_MISC[bit 15])</dd><dt><a class="constant" href="constant.IA32_SMM_MONITOR_CTL.html" title="constant x86::msr::IA32_SMM_MONITOR_CTL">IA32_<wbr>SMM_<wbr>MONITOR_<wbr>CTL</a></dt><dd>SMM Monitor Configuration (R/W) See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_SMRR_PHYSBASE.html" title="constant x86::msr::IA32_SMRR_PHYSBASE">IA32_<wbr>SMRR_<wbr>PHYSBASE</a></dt><dd>See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_SMRR_PHYSMASK.html" title="constant x86::msr::IA32_SMRR_PHYSMASK">IA32_<wbr>SMRR_<wbr>PHYSMASK</a></dt><dd>If IA32_MTRR_CAP[SMRR]  = 1</dd><dt><a class="constant" href="constant.IA32_STAR.html" title="constant x86::msr::IA32_STAR">IA32_<wbr>STAR</a></dt><dd>System Call Target Address (R/W)  See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_SYSENTER_CS.html" title="constant x86::msr::IA32_SYSENTER_CS">IA32_<wbr>SYSENTER_<wbr>CS</a></dt><dd>CS register target for CPL 0 code (R/W) See Table 35-2. See Section 5.8.7, Performing Fast Calls to  System Procedures with the SYSENTER and  SYSEXIT Instructions.</dd><dt><a class="constant" href="constant.IA32_SYSENTER_EIP.html" title="constant x86::msr::IA32_SYSENTER_EIP">IA32_<wbr>SYSENTER_<wbr>EIP</a></dt><dd>CPL 0 code entry point (R/W) See Table 35-2. See Section 5.8.7, Performing  Fast Calls to System Procedures with the SYSENTER and SYSEXIT Instructions.</dd><dt><a class="constant" href="constant.IA32_SYSENTER_ESP.html" title="constant x86::msr::IA32_SYSENTER_ESP">IA32_<wbr>SYSENTER_<wbr>ESP</a></dt><dd>Stack pointer for CPL 0 stack (R/W) See Table 35-2. See Section 5.8.7, Performing Fast Calls to  System Procedures with the SYSENTER and  SYSEXIT Instructions.</dd><dt><a class="constant" href="constant.IA32_THERM_INTERRUPT.html" title="constant x86::msr::IA32_THERM_INTERRUPT">IA32_<wbr>THERM_<wbr>INTERRUPT</a></dt><dd>Thermal Interrupt Control (R/W) See Section 14.5.2, Thermal Monitor,  and see Table 35-2.</dd><dt><a class="constant" href="constant.IA32_THERM_STATUS.html" title="constant x86::msr::IA32_THERM_STATUS">IA32_<wbr>THERM_<wbr>STATUS</a></dt><dd>Thermal Monitor Status (R/W) See Section 14.5.2, Thermal Monitor,  and see  Table 35-2.</dd><dt><a class="constant" href="constant.IA32_TIME_STAMP_COUNTER.html" title="constant x86::msr::IA32_TIME_STAMP_COUNTER">IA32_<wbr>TIME_<wbr>STAMP_<wbr>COUNTER</a></dt><dd>See Section 17.13, Time-Stamp Counter,  and see Table 35-2.</dd><dt><a class="constant" href="constant.IA32_TSC_ADJUST.html" title="constant x86::msr::IA32_TSC_ADJUST">IA32_<wbr>TSC_<wbr>ADJUST</a></dt><dd>Per-Logical-Processor TSC ADJUST (R/W) See Table 35-2.</dd><dt><a class="constant" href="constant.IA32_TSC_AUX.html" title="constant x86::msr::IA32_TSC_AUX">IA32_<wbr>TSC_<wbr>AUX</a></dt><dd>AUXILIARY TSC Signature. (R/W) See Table 35-2 and Section  17.13.2, IA32_TSC_AUX Register and RDTSCP Support.</dd><dt><a class="constant" href="constant.IA32_TSC_DEADLINE.html" title="constant x86::msr::IA32_TSC_DEADLINE">IA32_<wbr>TSC_<wbr>DEADLINE</a></dt><dd>TSC Target of Local APIC s TSC Deadline Mode (R/W)  See Table 35-2</dd><dt><a class="constant" href="constant.IA32_VMX_BASIC.html" title="constant x86::msr::IA32_VMX_BASIC">IA32_<wbr>VMX_<wbr>BASIC</a></dt><dd>Reporting Register of Basic VMX Capabilities (R/O) See Table 35-2. See Appendix A.1, Basic VMX Information (If CPUID.01H:ECX.[bit 9])</dd><dt><a class="constant" href="constant.IA32_VMX_CR0_FIXED0.html" title="constant x86::msr::IA32_VMX_CR0_FIXED0">IA32_<wbr>VMX_<wbr>CR0_<wbr>FIXE<wbr>D0</a></dt><dd>Capability Reporting Register of CR0 Bits Fixed to 0 (R/O) See Appendix A.7, VMX-Fixed Bits in CR0 (If CPUID.01H:ECX.[bit 9])</dd><dt><a class="constant" href="constant.IA32_VMX_CR0_FIXED1.html" title="constant x86::msr::IA32_VMX_CR0_FIXED1">IA32_<wbr>VMX_<wbr>CR0_<wbr>FIXE<wbr>D1</a></dt><dd>Capability Reporting Register of CR0 Bits Fixed to 1 (R/O) See Appendix A.7, VMX-Fixed Bits in CR0 (If CPUID.01H:ECX.[bit 9])</dd><dt><a class="constant" href="constant.IA32_VMX_CR4_FIXED0.html" title="constant x86::msr::IA32_VMX_CR4_FIXED0">IA32_<wbr>VMX_<wbr>CR4_<wbr>FIXE<wbr>D0</a></dt><dd>Capability Reporting Register of CR4 Bits Fixed to 0 (R/O) See Appendix A.8, VMX-Fixed Bits in CR4 (If CPUID.01H:ECX.[bit 9])</dd><dt><a class="constant" href="constant.IA32_VMX_CR4_FIXED1.html" title="constant x86::msr::IA32_VMX_CR4_FIXED1">IA32_<wbr>VMX_<wbr>CR4_<wbr>FIXE<wbr>D1</a></dt><dd>Capability Reporting Register of CR4 Bits Fixed to 1 (R/O) See Appendix A.8, VMX-Fixed Bits in CR4 (If CPUID.01H:ECX.[bit 9])</dd><dt><a class="constant" href="constant.IA32_VMX_CRO_FIXED0.html" title="constant x86::msr::IA32_VMX_CRO_FIXED0">IA32_<wbr>VMX_<wbr>CRO_<wbr>FIXE<wbr>D0</a></dt><dd>If CPUID.01H:ECX.[bit 5] = 1</dd><dt><a class="constant" href="constant.IA32_VMX_CRO_FIXED1.html" title="constant x86::msr::IA32_VMX_CRO_FIXED1">IA32_<wbr>VMX_<wbr>CRO_<wbr>FIXE<wbr>D1</a></dt><dd>If CPUID.01H:ECX.[bit 5] = 1</dd><dt><a class="constant" href="constant.IA32_VMX_ENTRY_CTLS.html" title="constant x86::msr::IA32_VMX_ENTRY_CTLS">IA32_<wbr>VMX_<wbr>ENTRY_<wbr>CTLS</a></dt><dd>Capability Reporting Register of VM-entry Controls (R/O) See Appendix A.5, VM-Entry Controls (If CPUID.01H:ECX.[bit 9])</dd><dt><a class="constant" href="constant.IA32_VMX_EPT_VPID_CAP.html" title="constant x86::msr::IA32_VMX_EPT_VPID_CAP">IA32_<wbr>VMX_<wbr>EPT_<wbr>VPID_<wbr>CAP</a></dt><dd>If ( CPUID.01H:ECX.[bit 5],  IA32_VMX_PROCBASED_C TLS[bit 63], and either  IA32_VMX_PROCBASED_C TLS2[bit 33] or  IA32_VMX_PROCBASED_C TLS2[bit 37])</dd><dt><a class="constant" href="constant.IA32_VMX_EPT_VPID_ENUM.html" title="constant x86::msr::IA32_VMX_EPT_VPID_ENUM">IA32_<wbr>VMX_<wbr>EPT_<wbr>VPID_<wbr>ENUM</a></dt><dd>Capability Reporting Register of EPT and VPID (R/O)  See Table 35-2</dd><dt><a class="constant" href="constant.IA32_VMX_EXIT_CTLS.html" title="constant x86::msr::IA32_VMX_EXIT_CTLS">IA32_<wbr>VMX_<wbr>EXIT_<wbr>CTLS</a></dt><dd>Capability Reporting Register of VM-exit Controls (R/O) See Appendix A.4, VM-Exit Controls (If CPUID.01H:ECX.[bit 9])</dd><dt><a class="constant" href="constant.IA32_VMX_FMFUNC.html" title="constant x86::msr::IA32_VMX_FMFUNC">IA32_<wbr>VMX_<wbr>FMFUNC</a></dt><dd>Capability Reporting Register of VM-function Controls (R/O) See Table 35-2</dd><dt><a class="constant" href="constant.IA32_VMX_MISC.html" title="constant x86::msr::IA32_VMX_MISC">IA32_<wbr>VMX_<wbr>MISC</a></dt><dd>Reporting Register of Miscellaneous VMX Capabilities (R/O) See Appendix A.6, Miscellaneous Data (If CPUID.01H:ECX.[bit 9])</dd><dt><a class="constant" href="constant.IA32_VMX_PINBASED_CTLS.html" title="constant x86::msr::IA32_VMX_PINBASED_CTLS">IA32_<wbr>VMX_<wbr>PINBASED_<wbr>CTLS</a></dt><dd>Capability Reporting Register of Pin-based VM-execution  Controls (R/O) See Appendix A.3, VM-Execution Controls (If CPUID.01H:ECX.[bit 9])</dd><dt><a class="constant" href="constant.IA32_VMX_PROCBASED_CTLS.html" title="constant x86::msr::IA32_VMX_PROCBASED_CTLS">IA32_<wbr>VMX_<wbr>PROCBASED_<wbr>CTLS</a></dt><dd>Capability Reporting Register of Primary Processor-based  VM-execution Controls (R/O) See Appendix A.3, VM-Execution Controls (If CPUID.01H:ECX.[bit 9])</dd><dt><a class="constant" href="constant.IA32_VMX_PROCBASED_CTLS2.html" title="constant x86::msr::IA32_VMX_PROCBASED_CTLS2">IA32_<wbr>VMX_<wbr>PROCBASED_<wbr>CTLS2</a></dt><dd>Capability Reporting Register of Secondary Processor-based  VM-execution Controls (R/O) See Appendix A.3, VM-Execution Controls (If CPUID.01H:ECX.[bit 9] and  IA32_VMX_PROCBASED_CTLS[bit 63])</dd><dt><a class="constant" href="constant.IA32_VMX_TRUE_ENTRY_CTLS.html" title="constant x86::msr::IA32_VMX_TRUE_ENTRY_CTLS">IA32_<wbr>VMX_<wbr>TRUE_<wbr>ENTRY_<wbr>CTLS</a></dt><dd>Capability Reporting Register of VM-entry Flex Controls (R/O) See Table 35-2</dd><dt><a class="constant" href="constant.IA32_VMX_TRUE_EXIT_CTLS.html" title="constant x86::msr::IA32_VMX_TRUE_EXIT_CTLS">IA32_<wbr>VMX_<wbr>TRUE_<wbr>EXIT_<wbr>CTLS</a></dt><dd>Capability Reporting Register of VM-exit Flex Controls (R/O) See Table 35-2</dd><dt><a class="constant" href="constant.IA32_VMX_TRUE_PINBASED_CTLS.html" title="constant x86::msr::IA32_VMX_TRUE_PINBASED_CTLS">IA32_<wbr>VMX_<wbr>TRUE_<wbr>PINBASED_<wbr>CTLS</a></dt><dd>Capability Reporting Register of Pin-based VM-execution Flex  Controls (R/O) See Table 35-2</dd><dt><a class="constant" href="constant.IA32_VMX_TRUE_PROCBASED_CTLS.html" title="constant x86::msr::IA32_VMX_TRUE_PROCBASED_CTLS">IA32_<wbr>VMX_<wbr>TRUE_<wbr>PROCBASED_<wbr>CTLS</a></dt><dd>Capability Reporting Register of Primary Processor-based  VM-execution Flex Controls (R/O) See Table 35-2</dd><dt><a class="constant" href="constant.IA32_VMX_VMCS_ENUM.html" title="constant x86::msr::IA32_VMX_VMCS_ENUM">IA32_<wbr>VMX_<wbr>VMCS_<wbr>ENUM</a></dt><dd>Capability Reporting Register of VMCS Field Enumeration (R/O) See Appendix A.9, VMCS Enumeration (If CPUID.01H:ECX.[bit 9])</dd><dt><a class="constant" href="constant.IA32_VMX_VMFUNC.html" title="constant x86::msr::IA32_VMX_VMFUNC">IA32_<wbr>VMX_<wbr>VMFUNC</a></dt><dd>If( CPUID.01H:ECX.[bit 5] =  1 and IA32_VMX_BASIC[bit 55] )</dd><dt><a class="constant" href="constant.IA32_X2APIC_APICID.html" title="constant x86::msr::IA32_X2APIC_APICID">IA32_<wbr>X2APIC_<wbr>APICID</a></dt><dd>x2APIC ID register (R/O) See x2APIC Specification.</dd><dt><a class="constant" href="constant.IA32_X2APIC_CUR_COUNT.html" title="constant x86::msr::IA32_X2APIC_CUR_COUNT">IA32_<wbr>X2APIC_<wbr>CUR_<wbr>COUNT</a></dt><dd>x2APIC Current Count register (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_DIV_CONF.html" title="constant x86::msr::IA32_X2APIC_DIV_CONF">IA32_<wbr>X2APIC_<wbr>DIV_<wbr>CONF</a></dt><dd>x2APIC Divide Configuration register (R/W)</dd><dt><a class="constant" href="constant.IA32_X2APIC_EOI.html" title="constant x86::msr::IA32_X2APIC_EOI">IA32_<wbr>X2APIC_<wbr>EOI</a></dt><dd>x2APIC End of Interrupt. If ( CPUID.01H:ECX.[bit 21]  = 1 )</dd><dt><a class="constant" href="constant.IA32_X2APIC_ESR.html" title="constant x86::msr::IA32_X2APIC_ESR">IA32_<wbr>X2APIC_<wbr>ESR</a></dt><dd>Error Status Register. If ( CPUID.01H:ECX.[bit 21]  = 1 )</dd><dt><a class="constant" href="constant.IA32_X2APIC_ICR.html" title="constant x86::msr::IA32_X2APIC_ICR">IA32_<wbr>X2APIC_<wbr>ICR</a></dt><dd>x2APIC Interrupt Command register (R/W)</dd><dt><a class="constant" href="constant.IA32_X2APIC_INIT_COUNT.html" title="constant x86::msr::IA32_X2APIC_INIT_COUNT">IA32_<wbr>X2APIC_<wbr>INIT_<wbr>COUNT</a></dt><dd>x2APIC Initial Count register (R/W)</dd><dt><a class="constant" href="constant.IA32_X2APIC_IRR0.html" title="constant x86::msr::IA32_X2APIC_IRR0">IA32_<wbr>X2APIC_<wbr>IRR0</a></dt><dd>x2APIC Interrupt Request register bits [31:0] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_IRR1.html" title="constant x86::msr::IA32_X2APIC_IRR1">IA32_<wbr>X2APIC_<wbr>IRR1</a></dt><dd>x2APIC Interrupt Request register bits [63:32] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_IRR2.html" title="constant x86::msr::IA32_X2APIC_IRR2">IA32_<wbr>X2APIC_<wbr>IRR2</a></dt><dd>x2APIC Interrupt Request register bits [95:64] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_IRR3.html" title="constant x86::msr::IA32_X2APIC_IRR3">IA32_<wbr>X2APIC_<wbr>IRR3</a></dt><dd>x2APIC Interrupt Request register bits [127:96] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_IRR4.html" title="constant x86::msr::IA32_X2APIC_IRR4">IA32_<wbr>X2APIC_<wbr>IRR4</a></dt><dd>x2APIC Interrupt Request register bits [159:128] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_IRR5.html" title="constant x86::msr::IA32_X2APIC_IRR5">IA32_<wbr>X2APIC_<wbr>IRR5</a></dt><dd>x2APIC Interrupt Request register bits [191:160] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_IRR6.html" title="constant x86::msr::IA32_X2APIC_IRR6">IA32_<wbr>X2APIC_<wbr>IRR6</a></dt><dd>x2APIC Interrupt Request register bits [223:192] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_IRR7.html" title="constant x86::msr::IA32_X2APIC_IRR7">IA32_<wbr>X2APIC_<wbr>IRR7</a></dt><dd>x2APIC Interrupt Request register bits [255:224] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_ISR0.html" title="constant x86::msr::IA32_X2APIC_ISR0">IA32_<wbr>X2APIC_<wbr>ISR0</a></dt><dd>x2APIC In-Service register bits [31:0] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_ISR1.html" title="constant x86::msr::IA32_X2APIC_ISR1">IA32_<wbr>X2APIC_<wbr>ISR1</a></dt><dd>x2APIC In-Service register bits [63:32] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_ISR2.html" title="constant x86::msr::IA32_X2APIC_ISR2">IA32_<wbr>X2APIC_<wbr>ISR2</a></dt><dd>x2APIC In-Service register bits [95:64] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_ISR3.html" title="constant x86::msr::IA32_X2APIC_ISR3">IA32_<wbr>X2APIC_<wbr>ISR3</a></dt><dd>x2APIC In-Service register bits [127:96] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_ISR4.html" title="constant x86::msr::IA32_X2APIC_ISR4">IA32_<wbr>X2APIC_<wbr>ISR4</a></dt><dd>x2APIC In-Service register bits [159:128] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_ISR5.html" title="constant x86::msr::IA32_X2APIC_ISR5">IA32_<wbr>X2APIC_<wbr>ISR5</a></dt><dd>x2APIC In-Service register bits [191:160] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_ISR6.html" title="constant x86::msr::IA32_X2APIC_ISR6">IA32_<wbr>X2APIC_<wbr>ISR6</a></dt><dd>x2APIC In-Service register bits [223:192] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_ISR7.html" title="constant x86::msr::IA32_X2APIC_ISR7">IA32_<wbr>X2APIC_<wbr>ISR7</a></dt><dd>x2APIC In-Service register bits [255:224] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_LDR.html" title="constant x86::msr::IA32_X2APIC_LDR">IA32_<wbr>X2APIC_<wbr>LDR</a></dt><dd>x2APIC Logical Destination register (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_LVT_CMCI.html" title="constant x86::msr::IA32_X2APIC_LVT_CMCI">IA32_<wbr>X2APIC_<wbr>LVT_<wbr>CMCI</a></dt><dd>x2APIC LVT Corrected Machine Check Interrupt register (R/W)</dd><dt><a class="constant" href="constant.IA32_X2APIC_LVT_ERROR.html" title="constant x86::msr::IA32_X2APIC_LVT_ERROR">IA32_<wbr>X2APIC_<wbr>LVT_<wbr>ERROR</a></dt><dd>If ( CPUID.01H:ECX.[bit 21]  = 1 )</dd><dt><a class="constant" href="constant.IA32_X2APIC_LVT_LINT0.html" title="constant x86::msr::IA32_X2APIC_LVT_LINT0">IA32_<wbr>X2APIC_<wbr>LVT_<wbr>LINT0</a></dt><dd>If ( CPUID.01H:ECX.[bit 21]  = 1 )</dd><dt><a class="constant" href="constant.IA32_X2APIC_LVT_LINT1.html" title="constant x86::msr::IA32_X2APIC_LVT_LINT1">IA32_<wbr>X2APIC_<wbr>LVT_<wbr>LINT1</a></dt><dd>If ( CPUID.01H:ECX.[bit 21]  = 1 )</dd><dt><a class="constant" href="constant.IA32_X2APIC_LVT_PMI.html" title="constant x86::msr::IA32_X2APIC_LVT_PMI">IA32_<wbr>X2APIC_<wbr>LVT_<wbr>PMI</a></dt><dd>x2APIC LVT Performance Monitor register (R/W)</dd><dt><a class="constant" href="constant.IA32_X2APIC_LVT_THERMAL.html" title="constant x86::msr::IA32_X2APIC_LVT_THERMAL">IA32_<wbr>X2APIC_<wbr>LVT_<wbr>THERMAL</a></dt><dd>x2APIC LVT Thermal Sensor Interrupt register (R/W)</dd><dt><a class="constant" href="constant.IA32_X2APIC_LVT_TIMER.html" title="constant x86::msr::IA32_X2APIC_LVT_TIMER">IA32_<wbr>X2APIC_<wbr>LVT_<wbr>TIMER</a></dt><dd>x2APIC LVT Timer Interrupt register (R/W)</dd><dt><a class="constant" href="constant.IA32_X2APIC_PPR.html" title="constant x86::msr::IA32_X2APIC_PPR">IA32_<wbr>X2APIC_<wbr>PPR</a></dt><dd>x2APIC Processor Priority register (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_SELF_IPI.html" title="constant x86::msr::IA32_X2APIC_SELF_IPI">IA32_<wbr>X2APIC_<wbr>SELF_<wbr>IPI</a></dt><dd>If ( CPUID.01H:ECX.[bit 21]  = 1 )</dd><dt><a class="constant" href="constant.IA32_X2APIC_SIVR.html" title="constant x86::msr::IA32_X2APIC_SIVR">IA32_<wbr>X2APIC_<wbr>SIVR</a></dt><dd>x2APIC Spurious Interrupt Vector register (R/W)</dd><dt><a class="constant" href="constant.IA32_X2APIC_TMR0.html" title="constant x86::msr::IA32_X2APIC_TMR0">IA32_<wbr>X2APIC_<wbr>TMR0</a></dt><dd>x2APIC Trigger Mode register bits [31:0] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_TMR1.html" title="constant x86::msr::IA32_X2APIC_TMR1">IA32_<wbr>X2APIC_<wbr>TMR1</a></dt><dd>x2APIC Trigger Mode register bits [63:32] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_TMR2.html" title="constant x86::msr::IA32_X2APIC_TMR2">IA32_<wbr>X2APIC_<wbr>TMR2</a></dt><dd>x2APIC Trigger Mode register bits [95:64] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_TMR3.html" title="constant x86::msr::IA32_X2APIC_TMR3">IA32_<wbr>X2APIC_<wbr>TMR3</a></dt><dd>x2APIC Trigger Mode register bits [127:96] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_TMR4.html" title="constant x86::msr::IA32_X2APIC_TMR4">IA32_<wbr>X2APIC_<wbr>TMR4</a></dt><dd>x2APIC Trigger Mode register bits [159:128] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_TMR5.html" title="constant x86::msr::IA32_X2APIC_TMR5">IA32_<wbr>X2APIC_<wbr>TMR5</a></dt><dd>x2APIC Trigger Mode register bits [191:160] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_TMR6.html" title="constant x86::msr::IA32_X2APIC_TMR6">IA32_<wbr>X2APIC_<wbr>TMR6</a></dt><dd>x2APIC Trigger Mode register bits [223:192] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_TMR7.html" title="constant x86::msr::IA32_X2APIC_TMR7">IA32_<wbr>X2APIC_<wbr>TMR7</a></dt><dd>x2APIC Trigger Mode register bits [255:224] (R/O)</dd><dt><a class="constant" href="constant.IA32_X2APIC_TPR.html" title="constant x86::msr::IA32_X2APIC_TPR">IA32_<wbr>X2APIC_<wbr>TPR</a></dt><dd>x2APIC Task Priority register (R/W)</dd><dt><a class="constant" href="constant.IA32_X2APIC_VERSION.html" title="constant x86::msr::IA32_X2APIC_VERSION">IA32_<wbr>X2APIC_<wbr>VERSION</a></dt><dd>x2APIC Version. If ( CPUID.01H:ECX.[bit 21]  = 1 )</dd><dt><a class="constant" href="constant.LASTBRANCHFROMIP.html" title="constant x86::msr::LASTBRANCHFROMIP">LASTBRANCHFROMIP</a></dt><dt><a class="constant" href="constant.LASTBRANCHTOIP.html" title="constant x86::msr::LASTBRANCHTOIP">LASTBRANCHTOIP</a></dt><dt><a class="constant" href="constant.LASTINTFROMIP.html" title="constant x86::msr::LASTINTFROMIP">LASTINTFROMIP</a></dt><dt><a class="constant" href="constant.LASTINTTOIP.html" title="constant x86::msr::LASTINTTOIP">LASTINTTOIP</a></dt><dt><a class="constant" href="constant.MC0_ADDR.html" title="constant x86::msr::MC0_ADDR">MC0_<wbr>ADDR</a></dt><dt><a class="constant" href="constant.MC0_CTL.html" title="constant x86::msr::MC0_CTL">MC0_CTL</a></dt><dt><a class="constant" href="constant.MC0_MISC.html" title="constant x86::msr::MC0_MISC">MC0_<wbr>MISC</a></dt><dd>Defined in MCA architecture but not implemented in the P6 family  processors.</dd><dt><a class="constant" href="constant.MC0_STATUS.html" title="constant x86::msr::MC0_STATUS">MC0_<wbr>STATUS</a></dt><dt><a class="constant" href="constant.MC1_ADDR.html" title="constant x86::msr::MC1_ADDR">MC1_<wbr>ADDR</a></dt><dt><a class="constant" href="constant.MC1_CTL.html" title="constant x86::msr::MC1_CTL">MC1_CTL</a></dt><dt><a class="constant" href="constant.MC1_MISC.html" title="constant x86::msr::MC1_MISC">MC1_<wbr>MISC</a></dt><dd>Defined in MCA architecture but not implemented in the P6 family  processors.</dd><dt><a class="constant" href="constant.MC1_STATUS.html" title="constant x86::msr::MC1_STATUS">MC1_<wbr>STATUS</a></dt><dd>Bit definitions same as MC0_STATUS.</dd><dt><a class="constant" href="constant.MC2_ADDR.html" title="constant x86::msr::MC2_ADDR">MC2_<wbr>ADDR</a></dt><dt><a class="constant" href="constant.MC2_CTL.html" title="constant x86::msr::MC2_CTL">MC2_CTL</a></dt><dt><a class="constant" href="constant.MC2_MISC.html" title="constant x86::msr::MC2_MISC">MC2_<wbr>MISC</a></dt><dd>Defined in MCA architecture but not implemented in the P6 family  processors.</dd><dt><a class="constant" href="constant.MC2_STATUS.html" title="constant x86::msr::MC2_STATUS">MC2_<wbr>STATUS</a></dt><dd>Bit definitions same as MC0_STATUS.</dd><dt><a class="constant" href="constant.MC3_ADDR.html" title="constant x86::msr::MC3_ADDR">MC3_<wbr>ADDR</a></dt><dt><a class="constant" href="constant.MC3_CTL.html" title="constant x86::msr::MC3_CTL">MC3_CTL</a></dt><dt><a class="constant" href="constant.MC3_MISC.html" title="constant x86::msr::MC3_MISC">MC3_<wbr>MISC</a></dt><dd>Defined in MCA architecture but not implemented in the P6 family  processors.</dd><dt><a class="constant" href="constant.MC3_STATUS.html" title="constant x86::msr::MC3_STATUS">MC3_<wbr>STATUS</a></dt><dd>Bit definitions same as MC0_STATUS.</dd><dt><a class="constant" href="constant.MC4_ADDR.html" title="constant x86::msr::MC4_ADDR">MC4_<wbr>ADDR</a></dt><dd>Defined in MCA architecture but not implemented in P6 Family processors.</dd><dt><a class="constant" href="constant.MC4_CTL.html" title="constant x86::msr::MC4_CTL">MC4_CTL</a></dt><dt><a class="constant" href="constant.MC4_MISC.html" title="constant x86::msr::MC4_MISC">MC4_<wbr>MISC</a></dt><dd>Defined in MCA architecture but not implemented in the P6 family  processors.</dd><dt><a class="constant" href="constant.MC4_STATUS.html" title="constant x86::msr::MC4_STATUS">MC4_<wbr>STATUS</a></dt><dd>Bit definitions same as MC0_STATUS, except bits 0, 4, 57, and 61 are  hardcoded to 1.</dd><dt><a class="constant" href="constant.MCG_CAP.html" title="constant x86::msr::MCG_CAP">MCG_CAP</a></dt><dt><a class="constant" href="constant.MCG_CTL.html" title="constant x86::msr::MCG_CTL">MCG_CTL</a></dt><dt><a class="constant" href="constant.MCG_STATUS.html" title="constant x86::msr::MCG_STATUS">MCG_<wbr>STATUS</a></dt><dt><a class="constant" href="constant.MSR_ALF_ESCR0.html" title="constant x86::msr::MSR_ALF_ESCR0">MSR_<wbr>ALF_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_ALF_ESCR1.html" title="constant x86::msr::MSR_ALF_ESCR1">MSR_<wbr>ALF_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_B0_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_B0_PMON_BOX_CTRL">MSR_<wbr>B0_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore B-box 0 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_B0_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_B0_PMON_BOX_OVF_CTRL">MSR_<wbr>B0_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore B-box 0 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_B0_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_B0_PMON_BOX_STATUS">MSR_<wbr>B0_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore B-box 0 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_B0_PMON_CTR0.html" title="constant x86::msr::MSR_B0_PMON_CTR0">MSR_<wbr>B0_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore B-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_B0_PMON_CTR1.html" title="constant x86::msr::MSR_B0_PMON_CTR1">MSR_<wbr>B0_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore B-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_B0_PMON_CTR2.html" title="constant x86::msr::MSR_B0_PMON_CTR2">MSR_<wbr>B0_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore B-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_B0_PMON_CTR3.html" title="constant x86::msr::MSR_B0_PMON_CTR3">MSR_<wbr>B0_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore B-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_B0_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_B0_PMON_EVNT_SEL0">MSR_<wbr>B0_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore B-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_B0_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_B0_PMON_EVNT_SEL1">MSR_<wbr>B0_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore B-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_B0_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_B0_PMON_EVNT_SEL2">MSR_<wbr>B0_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore B-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_B0_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_B0_PMON_EVNT_SEL3">MSR_<wbr>B0_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore B-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_B0_PMON_MASK.html" title="constant x86::msr::MSR_B0_PMON_MASK">MSR_<wbr>B0_<wbr>PMON_<wbr>MASK</a></dt><dd>Uncore B-box 0 perfmon local box mask MSR.</dd><dt><a class="constant" href="constant.MSR_B0_PMON_MATCH.html" title="constant x86::msr::MSR_B0_PMON_MATCH">MSR_<wbr>B0_<wbr>PMON_<wbr>MATCH</a></dt><dd>Uncore B-box 0 perfmon local box match MSR.</dd><dt><a class="constant" href="constant.MSR_B1_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_B1_PMON_BOX_CTRL">MSR_<wbr>B1_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore B-box 1 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_B1_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_B1_PMON_BOX_OVF_CTRL">MSR_<wbr>B1_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore B-box 1 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_B1_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_B1_PMON_BOX_STATUS">MSR_<wbr>B1_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore B-box 1 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_B1_PMON_CTR0.html" title="constant x86::msr::MSR_B1_PMON_CTR0">MSR_<wbr>B1_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore B-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_B1_PMON_CTR1.html" title="constant x86::msr::MSR_B1_PMON_CTR1">MSR_<wbr>B1_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore B-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_B1_PMON_CTR2.html" title="constant x86::msr::MSR_B1_PMON_CTR2">MSR_<wbr>B1_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore B-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_B1_PMON_CTR3.html" title="constant x86::msr::MSR_B1_PMON_CTR3">MSR_<wbr>B1_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore B-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_B1_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_B1_PMON_EVNT_SEL0">MSR_<wbr>B1_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore B-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_B1_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_B1_PMON_EVNT_SEL1">MSR_<wbr>B1_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore B-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_B1_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_B1_PMON_EVNT_SEL2">MSR_<wbr>B1_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore B-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_B1_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_B1_PMON_EVNT_SEL3">MSR_<wbr>B1_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore B-box 1vperfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_B1_PMON_MASK.html" title="constant x86::msr::MSR_B1_PMON_MASK">MSR_<wbr>B1_<wbr>PMON_<wbr>MASK</a></dt><dd>Uncore B-box 1 perfmon local box mask MSR.</dd><dt><a class="constant" href="constant.MSR_B1_PMON_MATCH.html" title="constant x86::msr::MSR_B1_PMON_MATCH">MSR_<wbr>B1_<wbr>PMON_<wbr>MATCH</a></dt><dd>Uncore B-box 1 perfmon local box match MSR.</dd><dt><a class="constant" href="constant.MSR_BBL_CR_CTL.html" title="constant x86::msr::MSR_BBL_CR_CTL">MSR_<wbr>BBL_<wbr>CR_<wbr>CTL</a></dt><dt><a class="constant" href="constant.MSR_BBL_CR_CTL3.html" title="constant x86::msr::MSR_BBL_CR_CTL3">MSR_<wbr>BBL_<wbr>CR_<wbr>CTL3</a></dt><dt><a class="constant" href="constant.MSR_BPU_CCCR0.html" title="constant x86::msr::MSR_BPU_CCCR0">MSR_<wbr>BPU_<wbr>CCCR0</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_BPU_CCCR1.html" title="constant x86::msr::MSR_BPU_CCCR1">MSR_<wbr>BPU_<wbr>CCCR1</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_BPU_CCCR2.html" title="constant x86::msr::MSR_BPU_CCCR2">MSR_<wbr>BPU_<wbr>CCCR2</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_BPU_CCCR3.html" title="constant x86::msr::MSR_BPU_CCCR3">MSR_<wbr>BPU_<wbr>CCCR3</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_BPU_COUNTER0.html" title="constant x86::msr::MSR_BPU_COUNTER0">MSR_<wbr>BPU_<wbr>COUNTE<wbr>R0</a></dt><dd>See Section 18.12.2, Performance Counters.</dd><dt><a class="constant" href="constant.MSR_BPU_COUNTER1.html" title="constant x86::msr::MSR_BPU_COUNTER1">MSR_<wbr>BPU_<wbr>COUNTE<wbr>R1</a></dt><dd>See Section 18.12.2, Performance Counters.</dd><dt><a class="constant" href="constant.MSR_BPU_COUNTER2.html" title="constant x86::msr::MSR_BPU_COUNTER2">MSR_<wbr>BPU_<wbr>COUNTE<wbr>R2</a></dt><dd>See Section 18.12.2, Performance Counters.</dd><dt><a class="constant" href="constant.MSR_BPU_COUNTER3.html" title="constant x86::msr::MSR_BPU_COUNTER3">MSR_<wbr>BPU_<wbr>COUNTE<wbr>R3</a></dt><dd>See Section 18.12.2, Performance Counters.</dd><dt><a class="constant" href="constant.MSR_BPU_ESCR0.html" title="constant x86::msr::MSR_BPU_ESCR0">MSR_<wbr>BPU_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_BPU_ESCR1.html" title="constant x86::msr::MSR_BPU_ESCR1">MSR_<wbr>BPU_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_BSU_ESCR0.html" title="constant x86::msr::MSR_BSU_ESCR0">MSR_<wbr>BSU_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_BSU_ESCR1.html" title="constant x86::msr::MSR_BSU_ESCR1">MSR_<wbr>BSU_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_C0_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_C0_PMON_BOX_CTRL">MSR_<wbr>C0_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore C-box 0 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_C0_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_C0_PMON_BOX_OVF_CTRL">MSR_<wbr>C0_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore C-box 0 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_C0_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_C0_PMON_BOX_STATUS">MSR_<wbr>C0_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore C-box 0 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_C0_PMON_CTR0.html" title="constant x86::msr::MSR_C0_PMON_CTR0">MSR_<wbr>C0_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore C-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C0_PMON_CTR1.html" title="constant x86::msr::MSR_C0_PMON_CTR1">MSR_<wbr>C0_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore C-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C0_PMON_CTR2.html" title="constant x86::msr::MSR_C0_PMON_CTR2">MSR_<wbr>C0_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore C-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C0_PMON_CTR3.html" title="constant x86::msr::MSR_C0_PMON_CTR3">MSR_<wbr>C0_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore C-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C0_PMON_CTR4.html" title="constant x86::msr::MSR_C0_PMON_CTR4">MSR_<wbr>C0_<wbr>PMON_<wbr>CTR4</a></dt><dd>Uncore C-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C0_PMON_CTR5.html" title="constant x86::msr::MSR_C0_PMON_CTR5">MSR_<wbr>C0_<wbr>PMON_<wbr>CTR5</a></dt><dd>Uncore C-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C0_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_C0_PMON_EVNT_SEL0">MSR_<wbr>C0_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore C-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C0_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_C0_PMON_EVNT_SEL1">MSR_<wbr>C0_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore C-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C0_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_C0_PMON_EVNT_SEL2">MSR_<wbr>C0_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore C-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C0_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_C0_PMON_EVNT_SEL3">MSR_<wbr>C0_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore C-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C0_PMON_EVNT_SEL4.html" title="constant x86::msr::MSR_C0_PMON_EVNT_SEL4">MSR_<wbr>C0_<wbr>PMON_<wbr>EVNT_<wbr>SEL4</a></dt><dd>Uncore C-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C0_PMON_EVNT_SEL5.html" title="constant x86::msr::MSR_C0_PMON_EVNT_SEL5">MSR_<wbr>C0_<wbr>PMON_<wbr>EVNT_<wbr>SEL5</a></dt><dd>Uncore C-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C1_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_C1_PMON_BOX_CTRL">MSR_<wbr>C1_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore C-box 1 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_C1_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_C1_PMON_BOX_OVF_CTRL">MSR_<wbr>C1_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore C-box 1 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_C1_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_C1_PMON_BOX_STATUS">MSR_<wbr>C1_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore C-box 1 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_C1_PMON_CTR0.html" title="constant x86::msr::MSR_C1_PMON_CTR0">MSR_<wbr>C1_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore C-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C1_PMON_CTR1.html" title="constant x86::msr::MSR_C1_PMON_CTR1">MSR_<wbr>C1_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore C-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C1_PMON_CTR2.html" title="constant x86::msr::MSR_C1_PMON_CTR2">MSR_<wbr>C1_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore C-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C1_PMON_CTR3.html" title="constant x86::msr::MSR_C1_PMON_CTR3">MSR_<wbr>C1_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore C-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C1_PMON_CTR4.html" title="constant x86::msr::MSR_C1_PMON_CTR4">MSR_<wbr>C1_<wbr>PMON_<wbr>CTR4</a></dt><dd>Uncore C-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C1_PMON_CTR5.html" title="constant x86::msr::MSR_C1_PMON_CTR5">MSR_<wbr>C1_<wbr>PMON_<wbr>CTR5</a></dt><dd>Uncore C-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C1_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_C1_PMON_EVNT_SEL0">MSR_<wbr>C1_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore C-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C1_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_C1_PMON_EVNT_SEL1">MSR_<wbr>C1_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore C-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C1_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_C1_PMON_EVNT_SEL2">MSR_<wbr>C1_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore C-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C1_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_C1_PMON_EVNT_SEL3">MSR_<wbr>C1_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore C-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C1_PMON_EVNT_SEL4.html" title="constant x86::msr::MSR_C1_PMON_EVNT_SEL4">MSR_<wbr>C1_<wbr>PMON_<wbr>EVNT_<wbr>SEL4</a></dt><dd>Uncore C-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C1_PMON_EVNT_SEL5.html" title="constant x86::msr::MSR_C1_PMON_EVNT_SEL5">MSR_<wbr>C1_<wbr>PMON_<wbr>EVNT_<wbr>SEL5</a></dt><dd>Uncore C-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C2_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_C2_PMON_BOX_CTRL">MSR_<wbr>C2_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore C-box 2 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_C2_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_C2_PMON_BOX_OVF_CTRL">MSR_<wbr>C2_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore C-box 2 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_C2_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_C2_PMON_BOX_STATUS">MSR_<wbr>C2_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore C-box 2 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_C2_PMON_CTR0.html" title="constant x86::msr::MSR_C2_PMON_CTR0">MSR_<wbr>C2_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore C-box 2 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C2_PMON_CTR1.html" title="constant x86::msr::MSR_C2_PMON_CTR1">MSR_<wbr>C2_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore C-box 2 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C2_PMON_CTR2.html" title="constant x86::msr::MSR_C2_PMON_CTR2">MSR_<wbr>C2_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore C-box 2 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C2_PMON_CTR3.html" title="constant x86::msr::MSR_C2_PMON_CTR3">MSR_<wbr>C2_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore C-box 2 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C2_PMON_CTR4.html" title="constant x86::msr::MSR_C2_PMON_CTR4">MSR_<wbr>C2_<wbr>PMON_<wbr>CTR4</a></dt><dd>Uncore C-box 2 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C2_PMON_CTR5.html" title="constant x86::msr::MSR_C2_PMON_CTR5">MSR_<wbr>C2_<wbr>PMON_<wbr>CTR5</a></dt><dd>Uncore C-box 2 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C2_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_C2_PMON_EVNT_SEL0">MSR_<wbr>C2_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore C-box 2 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C2_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_C2_PMON_EVNT_SEL1">MSR_<wbr>C2_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore C-box 2 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C2_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_C2_PMON_EVNT_SEL2">MSR_<wbr>C2_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore C-box 2 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C2_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_C2_PMON_EVNT_SEL3">MSR_<wbr>C2_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore C-box 2 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C2_PMON_EVNT_SEL4.html" title="constant x86::msr::MSR_C2_PMON_EVNT_SEL4">MSR_<wbr>C2_<wbr>PMON_<wbr>EVNT_<wbr>SEL4</a></dt><dd>Uncore C-box 2 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C2_PMON_EVNT_SEL5.html" title="constant x86::msr::MSR_C2_PMON_EVNT_SEL5">MSR_<wbr>C2_<wbr>PMON_<wbr>EVNT_<wbr>SEL5</a></dt><dd>Uncore C-box 2 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C3_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_C3_PMON_BOX_CTRL">MSR_<wbr>C3_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore C-box 3 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_C3_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_C3_PMON_BOX_OVF_CTRL">MSR_<wbr>C3_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore C-box 3 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_C3_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_C3_PMON_BOX_STATUS">MSR_<wbr>C3_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore C-box 3 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_C3_PMON_CTR0.html" title="constant x86::msr::MSR_C3_PMON_CTR0">MSR_<wbr>C3_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore C-box 3 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C3_PMON_CTR1.html" title="constant x86::msr::MSR_C3_PMON_CTR1">MSR_<wbr>C3_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore C-box 3 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C3_PMON_CTR2.html" title="constant x86::msr::MSR_C3_PMON_CTR2">MSR_<wbr>C3_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore C-box 3 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C3_PMON_CTR3.html" title="constant x86::msr::MSR_C3_PMON_CTR3">MSR_<wbr>C3_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore C-box 3 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C3_PMON_CTR4.html" title="constant x86::msr::MSR_C3_PMON_CTR4">MSR_<wbr>C3_<wbr>PMON_<wbr>CTR4</a></dt><dd>Uncore C-box 3 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C3_PMON_CTR5.html" title="constant x86::msr::MSR_C3_PMON_CTR5">MSR_<wbr>C3_<wbr>PMON_<wbr>CTR5</a></dt><dd>Uncore C-box 3 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C3_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_C3_PMON_EVNT_SEL0">MSR_<wbr>C3_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore C-box 3 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C3_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_C3_PMON_EVNT_SEL1">MSR_<wbr>C3_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore C-box 3 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C3_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_C3_PMON_EVNT_SEL2">MSR_<wbr>C3_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore C-box 3 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C3_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_C3_PMON_EVNT_SEL3">MSR_<wbr>C3_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore C-box 3 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C3_PMON_EVNT_SEL4.html" title="constant x86::msr::MSR_C3_PMON_EVNT_SEL4">MSR_<wbr>C3_<wbr>PMON_<wbr>EVNT_<wbr>SEL4</a></dt><dd>Uncore C-box 3 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C3_PMON_EVNT_SEL5.html" title="constant x86::msr::MSR_C3_PMON_EVNT_SEL5">MSR_<wbr>C3_<wbr>PMON_<wbr>EVNT_<wbr>SEL5</a></dt><dd>Uncore C-box 3 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C4_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_C4_PMON_BOX_CTRL">MSR_<wbr>C4_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore C-box 4 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_C4_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_C4_PMON_BOX_OVF_CTRL">MSR_<wbr>C4_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore C-box 4 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_C4_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_C4_PMON_BOX_STATUS">MSR_<wbr>C4_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore C-box 4 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_C4_PMON_CTR0.html" title="constant x86::msr::MSR_C4_PMON_CTR0">MSR_<wbr>C4_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore C-box 4 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C4_PMON_CTR1.html" title="constant x86::msr::MSR_C4_PMON_CTR1">MSR_<wbr>C4_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore C-box 4 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C4_PMON_CTR2.html" title="constant x86::msr::MSR_C4_PMON_CTR2">MSR_<wbr>C4_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore C-box 4 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C4_PMON_CTR3.html" title="constant x86::msr::MSR_C4_PMON_CTR3">MSR_<wbr>C4_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore C-box 4 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C4_PMON_CTR4.html" title="constant x86::msr::MSR_C4_PMON_CTR4">MSR_<wbr>C4_<wbr>PMON_<wbr>CTR4</a></dt><dd>Uncore C-box 4 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C4_PMON_CTR5.html" title="constant x86::msr::MSR_C4_PMON_CTR5">MSR_<wbr>C4_<wbr>PMON_<wbr>CTR5</a></dt><dd>Uncore C-box 4 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C4_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_C4_PMON_EVNT_SEL0">MSR_<wbr>C4_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore C-box 4 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C4_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_C4_PMON_EVNT_SEL1">MSR_<wbr>C4_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore C-box 4 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C4_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_C4_PMON_EVNT_SEL2">MSR_<wbr>C4_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore C-box 4 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C4_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_C4_PMON_EVNT_SEL3">MSR_<wbr>C4_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore C-box 4 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C4_PMON_EVNT_SEL4.html" title="constant x86::msr::MSR_C4_PMON_EVNT_SEL4">MSR_<wbr>C4_<wbr>PMON_<wbr>EVNT_<wbr>SEL4</a></dt><dd>Uncore C-box 4 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C4_PMON_EVNT_SEL5.html" title="constant x86::msr::MSR_C4_PMON_EVNT_SEL5">MSR_<wbr>C4_<wbr>PMON_<wbr>EVNT_<wbr>SEL5</a></dt><dd>Uncore C-box 4 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C5_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_C5_PMON_BOX_CTRL">MSR_<wbr>C5_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore C-box 5 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_C5_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_C5_PMON_BOX_OVF_CTRL">MSR_<wbr>C5_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore C-box 5 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_C5_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_C5_PMON_BOX_STATUS">MSR_<wbr>C5_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore C-box 5 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_C5_PMON_CTR0.html" title="constant x86::msr::MSR_C5_PMON_CTR0">MSR_<wbr>C5_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore C-box 5 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C5_PMON_CTR1.html" title="constant x86::msr::MSR_C5_PMON_CTR1">MSR_<wbr>C5_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore C-box 5 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C5_PMON_CTR2.html" title="constant x86::msr::MSR_C5_PMON_CTR2">MSR_<wbr>C5_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore C-box 5 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C5_PMON_CTR3.html" title="constant x86::msr::MSR_C5_PMON_CTR3">MSR_<wbr>C5_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore C-box 5 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C5_PMON_CTR4.html" title="constant x86::msr::MSR_C5_PMON_CTR4">MSR_<wbr>C5_<wbr>PMON_<wbr>CTR4</a></dt><dd>Uncore C-box 5 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C5_PMON_CTR5.html" title="constant x86::msr::MSR_C5_PMON_CTR5">MSR_<wbr>C5_<wbr>PMON_<wbr>CTR5</a></dt><dd>Uncore C-box 5 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C5_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_C5_PMON_EVNT_SEL0">MSR_<wbr>C5_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore C-box 5 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C5_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_C5_PMON_EVNT_SEL1">MSR_<wbr>C5_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore C-box 5 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C5_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_C5_PMON_EVNT_SEL2">MSR_<wbr>C5_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore C-box 5 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C5_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_C5_PMON_EVNT_SEL3">MSR_<wbr>C5_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore C-box 5 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C5_PMON_EVNT_SEL4.html" title="constant x86::msr::MSR_C5_PMON_EVNT_SEL4">MSR_<wbr>C5_<wbr>PMON_<wbr>EVNT_<wbr>SEL4</a></dt><dd>Uncore C-box 5 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C5_PMON_EVNT_SEL5.html" title="constant x86::msr::MSR_C5_PMON_EVNT_SEL5">MSR_<wbr>C5_<wbr>PMON_<wbr>EVNT_<wbr>SEL5</a></dt><dd>Uncore C-box 5 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C6_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_C6_PMON_BOX_CTRL">MSR_<wbr>C6_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore C-box 6 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_C6_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_C6_PMON_BOX_OVF_CTRL">MSR_<wbr>C6_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore C-box 6 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_C6_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_C6_PMON_BOX_STATUS">MSR_<wbr>C6_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore C-box 6 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_C6_PMON_CTR0.html" title="constant x86::msr::MSR_C6_PMON_CTR0">MSR_<wbr>C6_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore C-box 6 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C6_PMON_CTR1.html" title="constant x86::msr::MSR_C6_PMON_CTR1">MSR_<wbr>C6_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore C-box 6 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C6_PMON_CTR2.html" title="constant x86::msr::MSR_C6_PMON_CTR2">MSR_<wbr>C6_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore C-box 6 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C6_PMON_CTR3.html" title="constant x86::msr::MSR_C6_PMON_CTR3">MSR_<wbr>C6_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore C-box 6 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C6_PMON_CTR4.html" title="constant x86::msr::MSR_C6_PMON_CTR4">MSR_<wbr>C6_<wbr>PMON_<wbr>CTR4</a></dt><dd>Uncore C-box 6 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C6_PMON_CTR5.html" title="constant x86::msr::MSR_C6_PMON_CTR5">MSR_<wbr>C6_<wbr>PMON_<wbr>CTR5</a></dt><dd>Uncore C-box 6 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C6_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_C6_PMON_EVNT_SEL0">MSR_<wbr>C6_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore C-box 6 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C6_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_C6_PMON_EVNT_SEL1">MSR_<wbr>C6_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore C-box 6 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C6_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_C6_PMON_EVNT_SEL2">MSR_<wbr>C6_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore C-box 6 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C6_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_C6_PMON_EVNT_SEL3">MSR_<wbr>C6_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore C-box 6 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C6_PMON_EVNT_SEL4.html" title="constant x86::msr::MSR_C6_PMON_EVNT_SEL4">MSR_<wbr>C6_<wbr>PMON_<wbr>EVNT_<wbr>SEL4</a></dt><dd>Uncore C-box 6 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C6_PMON_EVNT_SEL5.html" title="constant x86::msr::MSR_C6_PMON_EVNT_SEL5">MSR_<wbr>C6_<wbr>PMON_<wbr>EVNT_<wbr>SEL5</a></dt><dd>Uncore C-box 6 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C7_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_C7_PMON_BOX_CTRL">MSR_<wbr>C7_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore C-box 7 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_C7_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_C7_PMON_BOX_OVF_CTRL">MSR_<wbr>C7_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore C-box 7 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_C7_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_C7_PMON_BOX_STATUS">MSR_<wbr>C7_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore C-box 7 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_C7_PMON_CTR0.html" title="constant x86::msr::MSR_C7_PMON_CTR0">MSR_<wbr>C7_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore C-box 7 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C7_PMON_CTR1.html" title="constant x86::msr::MSR_C7_PMON_CTR1">MSR_<wbr>C7_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore C-box 7 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C7_PMON_CTR2.html" title="constant x86::msr::MSR_C7_PMON_CTR2">MSR_<wbr>C7_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore C-box 7 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C7_PMON_CTR3.html" title="constant x86::msr::MSR_C7_PMON_CTR3">MSR_<wbr>C7_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore C-box 7 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C7_PMON_CTR4.html" title="constant x86::msr::MSR_C7_PMON_CTR4">MSR_<wbr>C7_<wbr>PMON_<wbr>CTR4</a></dt><dd>Uncore C-box 7 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C7_PMON_CTR5.html" title="constant x86::msr::MSR_C7_PMON_CTR5">MSR_<wbr>C7_<wbr>PMON_<wbr>CTR5</a></dt><dd>Uncore C-box 7 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C7_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_C7_PMON_EVNT_SEL0">MSR_<wbr>C7_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore C-box 7 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C7_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_C7_PMON_EVNT_SEL1">MSR_<wbr>C7_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore C-box 7 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C7_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_C7_PMON_EVNT_SEL2">MSR_<wbr>C7_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore C-box 7 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C7_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_C7_PMON_EVNT_SEL3">MSR_<wbr>C7_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore C-box 7 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C7_PMON_EVNT_SEL4.html" title="constant x86::msr::MSR_C7_PMON_EVNT_SEL4">MSR_<wbr>C7_<wbr>PMON_<wbr>EVNT_<wbr>SEL4</a></dt><dd>Uncore C-box 7 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C7_PMON_EVNT_SEL5.html" title="constant x86::msr::MSR_C7_PMON_EVNT_SEL5">MSR_<wbr>C7_<wbr>PMON_<wbr>EVNT_<wbr>SEL5</a></dt><dd>Uncore C-box 7 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C8_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_C8_PMON_BOX_CTRL">MSR_<wbr>C8_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore C-box 8 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_C8_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_C8_PMON_BOX_OVF_CTRL">MSR_<wbr>C8_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore C-box 8 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_C8_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_C8_PMON_BOX_STATUS">MSR_<wbr>C8_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore C-box 8 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_C8_PMON_CTR0.html" title="constant x86::msr::MSR_C8_PMON_CTR0">MSR_<wbr>C8_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore C-box 8 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C8_PMON_CTR1.html" title="constant x86::msr::MSR_C8_PMON_CTR1">MSR_<wbr>C8_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore C-box 8 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C8_PMON_CTR2.html" title="constant x86::msr::MSR_C8_PMON_CTR2">MSR_<wbr>C8_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore C-box 8 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C8_PMON_CTR3.html" title="constant x86::msr::MSR_C8_PMON_CTR3">MSR_<wbr>C8_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore C-box 8 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C8_PMON_CTR4.html" title="constant x86::msr::MSR_C8_PMON_CTR4">MSR_<wbr>C8_<wbr>PMON_<wbr>CTR4</a></dt><dd>Uncore C-box 8 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C8_PMON_CTR5.html" title="constant x86::msr::MSR_C8_PMON_CTR5">MSR_<wbr>C8_<wbr>PMON_<wbr>CTR5</a></dt><dd>Uncore C-box 8 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C8_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_C8_PMON_EVNT_SEL0">MSR_<wbr>C8_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore C-box 8 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C8_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_C8_PMON_EVNT_SEL1">MSR_<wbr>C8_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore C-box 8 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C8_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_C8_PMON_EVNT_SEL2">MSR_<wbr>C8_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore C-box 8 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C8_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_C8_PMON_EVNT_SEL3">MSR_<wbr>C8_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore C-box 8 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C8_PMON_EVNT_SEL4.html" title="constant x86::msr::MSR_C8_PMON_EVNT_SEL4">MSR_<wbr>C8_<wbr>PMON_<wbr>EVNT_<wbr>SEL4</a></dt><dd>Uncore C-box 8 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C8_PMON_EVNT_SEL5.html" title="constant x86::msr::MSR_C8_PMON_EVNT_SEL5">MSR_<wbr>C8_<wbr>PMON_<wbr>EVNT_<wbr>SEL5</a></dt><dd>Uncore C-box 8 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C9_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_C9_PMON_BOX_CTRL">MSR_<wbr>C9_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore C-box 9 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_C9_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_C9_PMON_BOX_OVF_CTRL">MSR_<wbr>C9_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore C-box 9 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_C9_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_C9_PMON_BOX_STATUS">MSR_<wbr>C9_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore C-box 9 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_C9_PMON_CTR0.html" title="constant x86::msr::MSR_C9_PMON_CTR0">MSR_<wbr>C9_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore C-box 9 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C9_PMON_CTR1.html" title="constant x86::msr::MSR_C9_PMON_CTR1">MSR_<wbr>C9_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore C-box 9 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C9_PMON_CTR2.html" title="constant x86::msr::MSR_C9_PMON_CTR2">MSR_<wbr>C9_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore C-box 9 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C9_PMON_CTR3.html" title="constant x86::msr::MSR_C9_PMON_CTR3">MSR_<wbr>C9_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore C-box 9 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C9_PMON_CTR4.html" title="constant x86::msr::MSR_C9_PMON_CTR4">MSR_<wbr>C9_<wbr>PMON_<wbr>CTR4</a></dt><dd>Uncore C-box 9 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C9_PMON_CTR5.html" title="constant x86::msr::MSR_C9_PMON_CTR5">MSR_<wbr>C9_<wbr>PMON_<wbr>CTR5</a></dt><dd>Uncore C-box 9 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_C9_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_C9_PMON_EVNT_SEL0">MSR_<wbr>C9_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore C-box 9 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C9_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_C9_PMON_EVNT_SEL1">MSR_<wbr>C9_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore C-box 9 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C9_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_C9_PMON_EVNT_SEL2">MSR_<wbr>C9_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore C-box 9 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C9_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_C9_PMON_EVNT_SEL3">MSR_<wbr>C9_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore C-box 9 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C9_PMON_EVNT_SEL4.html" title="constant x86::msr::MSR_C9_PMON_EVNT_SEL4">MSR_<wbr>C9_<wbr>PMON_<wbr>EVNT_<wbr>SEL4</a></dt><dd>Uncore C-box 9 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_C9_PMON_EVNT_SEL5.html" title="constant x86::msr::MSR_C9_PMON_EVNT_SEL5">MSR_<wbr>C9_<wbr>PMON_<wbr>EVNT_<wbr>SEL5</a></dt><dd>Uncore C-box 9 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_CONFIG_TDP_CONTROL.html" title="constant x86::msr::MSR_CONFIG_TDP_CONTROL">MSR_<wbr>CONFIG_<wbr>TDP_<wbr>CONTROL</a></dt><dd>ConfigTDP Control (R/W)</dd><dt><a class="constant" href="constant.MSR_CONFIG_TDP_LEVEL1.html" title="constant x86::msr::MSR_CONFIG_TDP_LEVEL1">MSR_<wbr>CONFIG_<wbr>TDP_<wbr>LEVE<wbr>L1</a></dt><dd>ConfigTDP Level 1 ratio and power level (R/O)</dd><dt><a class="constant" href="constant.MSR_CONFIG_TDP_LEVEL2.html" title="constant x86::msr::MSR_CONFIG_TDP_LEVEL2">MSR_<wbr>CONFIG_<wbr>TDP_<wbr>LEVE<wbr>L2</a></dt><dd>ConfigTDP Level 2 ratio and power level (R/O)</dd><dt><a class="constant" href="constant.MSR_CONFIG_TDP_NOMINAL.html" title="constant x86::msr::MSR_CONFIG_TDP_NOMINAL">MSR_<wbr>CONFIG_<wbr>TDP_<wbr>NOMINAL</a></dt><dd>Nominal TDP Ratio (R/O)</dd><dt><a class="constant" href="constant.MSR_CORE_C1_RESIDENCY.html" title="constant x86::msr::MSR_CORE_C1_RESIDENCY">MSR_<wbr>CORE_<wbr>C1_<wbr>RESIDENCY</a></dt><dd>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</dd><dt><a class="constant" href="constant.MSR_CORE_C3_RESIDENCY.html" title="constant x86::msr::MSR_CORE_C3_RESIDENCY">MSR_<wbr>CORE_<wbr>C3_<wbr>RESIDENCY</a></dt><dd>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</dd><dt><a class="constant" href="constant.MSR_CORE_C4_RESIDENCY.html" title="constant x86::msr::MSR_CORE_C4_RESIDENCY">MSR_<wbr>CORE_<wbr>C4_<wbr>RESIDENCY</a></dt><dd>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</dd><dt><a class="constant" href="constant.MSR_CORE_C6_RESIDENCY.html" title="constant x86::msr::MSR_CORE_C6_RESIDENCY">MSR_<wbr>CORE_<wbr>C6_<wbr>RESIDENCY</a></dt><dd>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</dd><dt><a class="constant" href="constant.MSR_CORE_C7_RESIDENCY.html" title="constant x86::msr::MSR_CORE_C7_RESIDENCY">MSR_<wbr>CORE_<wbr>C7_<wbr>RESIDENCY</a></dt><dd>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</dd><dt><a class="constant" href="constant.MSR_CRU_ESCR0.html" title="constant x86::msr::MSR_CRU_ESCR0">MSR_<wbr>CRU_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_CRU_ESCR1.html" title="constant x86::msr::MSR_CRU_ESCR1">MSR_<wbr>CRU_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_CRU_ESCR2.html" title="constant x86::msr::MSR_CRU_ESCR2">MSR_<wbr>CRU_<wbr>ESCR2</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_CRU_ESCR3.html" title="constant x86::msr::MSR_CRU_ESCR3">MSR_<wbr>CRU_<wbr>ESCR3</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_CRU_ESCR4.html" title="constant x86::msr::MSR_CRU_ESCR4">MSR_<wbr>CRU_<wbr>ESCR4</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_CRU_ESCR5.html" title="constant x86::msr::MSR_CRU_ESCR5">MSR_<wbr>CRU_<wbr>ESCR5</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_DAC_ESCR0.html" title="constant x86::msr::MSR_DAC_ESCR0">MSR_<wbr>DAC_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_DAC_ESCR1.html" title="constant x86::msr::MSR_DAC_ESCR1">MSR_<wbr>DAC_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_DEBUGCTLA.html" title="constant x86::msr::MSR_DEBUGCTLA">MSR_<wbr>DEBUGCTLA</a></dt><dd>Debug Control (R/W)  Controls how several debug features are used. Bit  definitions are discussed in the referenced section. See Section 17.9.1, MSR_DEBUGCTLA MSR.</dd><dt><a class="constant" href="constant.MSR_DEBUGCTLB.html" title="constant x86::msr::MSR_DEBUGCTLB">MSR_<wbr>DEBUGCTLB</a></dt><dd>Debug Control (R/W)  Controls how several debug features are used. Bit definitions are discussed in the referenced section. See Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors).</dd><dt><a class="constant" href="constant.MSR_DRAM_ENERGY_STATUS.html" title="constant x86::msr::MSR_DRAM_ENERGY_STATUS">MSR_<wbr>DRAM_<wbr>ENERGY_<wbr>STATUS</a></dt><dd>DRAM Energy Status (R/O)  See Section 14.7.5, DRAM RAPL Domain.</dd><dt><a class="constant" href="constant.MSR_DRAM_PERF_STATUS.html" title="constant x86::msr::MSR_DRAM_PERF_STATUS">MSR_<wbr>DRAM_<wbr>PERF_<wbr>STATUS</a></dt><dd>DRAM Performance Throttling Status (R/O) See Section 14.7.5,  DRAM RAPL Domain.</dd><dt><a class="constant" href="constant.MSR_DRAM_POWER_INFO.html" title="constant x86::msr::MSR_DRAM_POWER_INFO">MSR_<wbr>DRAM_<wbr>POWER_<wbr>INFO</a></dt><dd>DRAM RAPL Parameters (R/W) See Section 14.7.5, DRAM RAPL Domain.</dd><dt><a class="constant" href="constant.MSR_DRAM_POWER_LIMIT.html" title="constant x86::msr::MSR_DRAM_POWER_LIMIT">MSR_<wbr>DRAM_<wbr>POWER_<wbr>LIMIT</a></dt><dd>DRAM RAPL Power Limit Control (R/W)  See Section 14.7.5, DRAM RAPL Domain.</dd><dt><a class="constant" href="constant.MSR_EBC_FREQUENCY_ID.html" title="constant x86::msr::MSR_EBC_FREQUENCY_ID">MSR_<wbr>EBC_<wbr>FREQUENCY_<wbr>ID</a></dt><dd>Processor Frequency Configuration The bit field layout of this MSR varies according to  the MODEL value in the CPUID version  information. The following bit field layout applies to Pentium 4 and Xeon Processors with MODEL  encoding equal or greater than 2.  (R) The field Indicates the current processor  frequency configuration.</dd><dt><a class="constant" href="constant.MSR_EBC_HARD_POWERON.html" title="constant x86::msr::MSR_EBC_HARD_POWERON">MSR_<wbr>EBC_<wbr>HARD_<wbr>POWERON</a></dt><dd>Processor Hard Power-On Configuration (R/W) Enables and disables processor features;  (R) indicates current processor configuration.</dd><dt><a class="constant" href="constant.MSR_EBC_SOFT_POWERON.html" title="constant x86::msr::MSR_EBC_SOFT_POWERON">MSR_<wbr>EBC_<wbr>SOFT_<wbr>POWERON</a></dt><dd>Processor Soft Power-On Configuration (R/W)  Enables and disables processor features.</dd><dt><a class="constant" href="constant.MSR_EBL_CR_POWERON.html" title="constant x86::msr::MSR_EBL_CR_POWERON">MSR_<wbr>EBL_<wbr>CR_<wbr>POWERON</a></dt><dd>Processor Hard Power-On Configuration (R/W) Enables and  disables processor features;  (R) indicates current processor configuration.</dd><dt><a class="constant" href="constant.MSR_EFSB_DRDY0.html" title="constant x86::msr::MSR_EFSB_DRDY0">MSR_<wbr>EFSB_<wbr>DRDY0</a></dt><dd>EFSB DRDY Event Control and Counter Register (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache  for  details.</dd><dt><a class="constant" href="constant.MSR_EFSB_DRDY1.html" title="constant x86::msr::MSR_EFSB_DRDY1">MSR_<wbr>EFSB_<wbr>DRDY1</a></dt><dd>EFSB DRDY Event Control and Counter  Register (R/W)</dd><dt><a class="constant" href="constant.MSR_EMON_L3_CTR_CTL0.html" title="constant x86::msr::MSR_EMON_L3_CTR_CTL0">MSR_<wbr>EMON_<wbr>L3_<wbr>CTR_<wbr>CTL0</a></dt><dd>GBUSQ Event Control and Counter  Register (R/W) See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache.</dd><dt><a class="constant" href="constant.MSR_EMON_L3_CTR_CTL1.html" title="constant x86::msr::MSR_EMON_L3_CTR_CTL1">MSR_<wbr>EMON_<wbr>L3_<wbr>CTR_<wbr>CTL1</a></dt><dd>GBUSQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</dd><dt><a class="constant" href="constant.MSR_EMON_L3_CTR_CTL2.html" title="constant x86::msr::MSR_EMON_L3_CTR_CTL2">MSR_<wbr>EMON_<wbr>L3_<wbr>CTR_<wbr>CTL2</a></dt><dd>GSNPQ Event Control and Counter  Register (R/W)  See Section 18.17, Performance Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache.</dd><dt><a class="constant" href="constant.MSR_EMON_L3_CTR_CTL3.html" title="constant x86::msr::MSR_EMON_L3_CTR_CTL3">MSR_<wbr>EMON_<wbr>L3_<wbr>CTR_<wbr>CTL3</a></dt><dd>GSNPQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</dd><dt><a class="constant" href="constant.MSR_EMON_L3_CTR_CTL4.html" title="constant x86::msr::MSR_EMON_L3_CTR_CTL4">MSR_<wbr>EMON_<wbr>L3_<wbr>CTR_<wbr>CTL4</a></dt><dd>FSB Event Control and Counter Register (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache  for  details.</dd><dt><a class="constant" href="constant.MSR_EMON_L3_CTR_CTL5.html" title="constant x86::msr::MSR_EMON_L3_CTR_CTL5">MSR_<wbr>EMON_<wbr>L3_<wbr>CTR_<wbr>CTL5</a></dt><dd>FSB Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</dd><dt><a class="constant" href="constant.MSR_EMON_L3_CTR_CTL6.html" title="constant x86::msr::MSR_EMON_L3_CTR_CTL6">MSR_<wbr>EMON_<wbr>L3_<wbr>CTR_<wbr>CTL6</a></dt><dd>FSB Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</dd><dt><a class="constant" href="constant.MSR_EMON_L3_CTR_CTL7.html" title="constant x86::msr::MSR_EMON_L3_CTR_CTL7">MSR_<wbr>EMON_<wbr>L3_<wbr>CTR_<wbr>CTL7</a></dt><dd>FSB Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</dd><dt><a class="constant" href="constant.MSR_EMON_L3_GL_CTL.html" title="constant x86::msr::MSR_EMON_L3_GL_CTL">MSR_<wbr>EMON_<wbr>L3_<wbr>GL_<wbr>CTL</a></dt><dd>L3/FSB Common Control Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</dd><dt><a class="constant" href="constant.MSR_ERROR_CONTROL.html" title="constant x86::msr::MSR_ERROR_CONTROL">MSR_<wbr>ERROR_<wbr>CONTROL</a></dt><dd>MC Bank Error Configuration (R/W)</dd><dt><a class="constant" href="constant.MSR_FIRM_ESCR0.html" title="constant x86::msr::MSR_FIRM_ESCR0">MSR_<wbr>FIRM_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_FIRM_ESCR1.html" title="constant x86::msr::MSR_FIRM_ESCR1">MSR_<wbr>FIRM_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_FLAME_CCCR0.html" title="constant x86::msr::MSR_FLAME_CCCR0">MSR_<wbr>FLAME_<wbr>CCCR0</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_FLAME_CCCR1.html" title="constant x86::msr::MSR_FLAME_CCCR1">MSR_<wbr>FLAME_<wbr>CCCR1</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_FLAME_CCCR2.html" title="constant x86::msr::MSR_FLAME_CCCR2">MSR_<wbr>FLAME_<wbr>CCCR2</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_FLAME_CCCR3.html" title="constant x86::msr::MSR_FLAME_CCCR3">MSR_<wbr>FLAME_<wbr>CCCR3</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_FLAME_COUNTER0.html" title="constant x86::msr::MSR_FLAME_COUNTER0">MSR_<wbr>FLAME_<wbr>COUNTE<wbr>R0</a></dt><dd>See Section 18.12.2, Performance Counters.</dd><dt><a class="constant" href="constant.MSR_FLAME_COUNTER1.html" title="constant x86::msr::MSR_FLAME_COUNTER1">MSR_<wbr>FLAME_<wbr>COUNTE<wbr>R1</a></dt><dd>See Section 18.12.2, Performance Counters.</dd><dt><a class="constant" href="constant.MSR_FLAME_COUNTER2.html" title="constant x86::msr::MSR_FLAME_COUNTER2">MSR_<wbr>FLAME_<wbr>COUNTE<wbr>R2</a></dt><dd>See Section 18.12.2, Performance Counters.</dd><dt><a class="constant" href="constant.MSR_FLAME_COUNTER3.html" title="constant x86::msr::MSR_FLAME_COUNTER3">MSR_<wbr>FLAME_<wbr>COUNTE<wbr>R3</a></dt><dd>See Section 18.12.2, Performance Counters.</dd><dt><a class="constant" href="constant.MSR_FLAME_ESCR0.html" title="constant x86::msr::MSR_FLAME_ESCR0">MSR_<wbr>FLAME_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_FLAME_ESCR1.html" title="constant x86::msr::MSR_FLAME_ESCR1">MSR_<wbr>FLAME_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_FSB_ESCR0.html" title="constant x86::msr::MSR_FSB_ESCR0">MSR_<wbr>FSB_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_FSB_ESCR1.html" title="constant x86::msr::MSR_FSB_ESCR1">MSR_<wbr>FSB_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_FSB_FREQ.html" title="constant x86::msr::MSR_FSB_FREQ">MSR_<wbr>FSB_<wbr>FREQ</a></dt><dd>Scaleable Bus Speed(RO) This field indicates the intended scaleable bus clock speed for  processors based on Intel Atom microarchitecture:</dd><dt><a class="constant" href="constant.MSR_GQ_SNOOP_MESF.html" title="constant x86::msr::MSR_GQ_SNOOP_MESF">MSR_<wbr>GQ_<wbr>SNOOP_<wbr>MESF</a></dt><dt><a class="constant" href="constant.MSR_IA32_ADDR0_END.html" title="constant x86::msr::MSR_IA32_ADDR0_END">MSR_<wbr>IA32_<wbr>ADDR0_<wbr>END</a></dt><dd>Trace End Address 0</dd><dt><a class="constant" href="constant.MSR_IA32_ADDR0_START.html" title="constant x86::msr::MSR_IA32_ADDR0_START">MSR_<wbr>IA32_<wbr>ADDR0_<wbr>START</a></dt><dd>Trace Start Address 0</dd><dt><a class="constant" href="constant.MSR_IA32_ADDR1_END.html" title="constant x86::msr::MSR_IA32_ADDR1_END">MSR_<wbr>IA32_<wbr>ADDR1_<wbr>END</a></dt><dd>Trace End Address 1</dd><dt><a class="constant" href="constant.MSR_IA32_ADDR1_START.html" title="constant x86::msr::MSR_IA32_ADDR1_START">MSR_<wbr>IA32_<wbr>ADDR1_<wbr>START</a></dt><dd>Trace Start Address 1</dd><dt><a class="constant" href="constant.MSR_IA32_ADDR2_END.html" title="constant x86::msr::MSR_IA32_ADDR2_END">MSR_<wbr>IA32_<wbr>ADDR2_<wbr>END</a></dt><dd>Trace End Address 3</dd><dt><a class="constant" href="constant.MSR_IA32_ADDR2_START.html" title="constant x86::msr::MSR_IA32_ADDR2_START">MSR_<wbr>IA32_<wbr>ADDR2_<wbr>START</a></dt><dd>Trace Start Address 3</dd><dt><a class="constant" href="constant.MSR_IA32_ADDR3_END.html" title="constant x86::msr::MSR_IA32_ADDR3_END">MSR_<wbr>IA32_<wbr>ADDR3_<wbr>END</a></dt><dd>Trace End Address 4</dd><dt><a class="constant" href="constant.MSR_IA32_ADDR3_START.html" title="constant x86::msr::MSR_IA32_ADDR3_START">MSR_<wbr>IA32_<wbr>ADDR3_<wbr>START</a></dt><dd>Trace Start Address 4</dd><dt><a class="constant" href="constant.MSR_IA32_CR3_MATCH.html" title="constant x86::msr::MSR_IA32_CR3_MATCH">MSR_<wbr>IA32_<wbr>CR3_<wbr>MATCH</a></dt><dd>Trace Filter CR3 Match Register (R/W)</dd><dt><a class="constant" href="constant.MSR_IA32_RTIT_CTL.html" title="constant x86::msr::MSR_IA32_RTIT_CTL">MSR_<wbr>IA32_<wbr>RTIT_<wbr>CTL</a></dt><dd>Trace Control Register (R/W)</dd><dt><a class="constant" href="constant.MSR_IA32_RTIT_OUTPUT_BASE.html" title="constant x86::msr::MSR_IA32_RTIT_OUTPUT_BASE">MSR_<wbr>IA32_<wbr>RTIT_<wbr>OUTPUT_<wbr>BASE</a></dt><dd>Trace Output Base Register (R/W)</dd><dt><a class="constant" href="constant.MSR_IA32_RTIT_OUTPUT_MASK_PTRS.html" title="constant x86::msr::MSR_IA32_RTIT_OUTPUT_MASK_PTRS">MSR_<wbr>IA32_<wbr>RTIT_<wbr>OUTPUT_<wbr>MASK_<wbr>PTRS</a></dt><dd>Trace Output Mask Pointers Register (R/W)</dd><dt><a class="constant" href="constant.MSR_IA32_RTIT_STATUS.html" title="constant x86::msr::MSR_IA32_RTIT_STATUS">MSR_<wbr>IA32_<wbr>RTIT_<wbr>STATUS</a></dt><dd>Tracing Status Register (R/W)</dd><dt><a class="constant" href="constant.MSR_IA32_TSX_CTRL.html" title="constant x86::msr::MSR_IA32_TSX_CTRL">MSR_<wbr>IA32_<wbr>TSX_<wbr>CTRL</a></dt><dd>TSX Ctrl Register for TSX Async Abot (TAA) Migration. See Volume 3A, Section 2.1, Table 2-2.</dd><dt><a class="constant" href="constant.MSR_IFSB_BUSQ0.html" title="constant x86::msr::MSR_IFSB_BUSQ0">MSR_<wbr>IFSB_<wbr>BUSQ0</a></dt><dd>IFSB BUSQ Event Control and Counter  Register (R/W) See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor  MP with Up to 8-MByte L3 Cache.</dd><dt><a class="constant" href="constant.MSR_IFSB_BUSQ1.html" title="constant x86::msr::MSR_IFSB_BUSQ1">MSR_<wbr>IFSB_<wbr>BUSQ1</a></dt><dd>IFSB BUSQ Event Control and Counter Register (R/W)</dd><dt><a class="constant" href="constant.MSR_IFSB_CNTR7.html" title="constant x86::msr::MSR_IFSB_CNTR7">MSR_<wbr>IFSB_<wbr>CNTR7</a></dt><dd>IFSB Latency Event Counter Register  (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor  MP with Up to 8-MByte L3 Cache.</dd><dt><a class="constant" href="constant.MSR_IFSB_CTL6.html" title="constant x86::msr::MSR_IFSB_CTL6">MSR_<wbr>IFSB_<wbr>CTL6</a></dt><dd>IFSB Latency Event Control Register  (R/W) See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache  for  details.</dd><dt><a class="constant" href="constant.MSR_IFSB_SNPQ0.html" title="constant x86::msr::MSR_IFSB_SNPQ0">MSR_<wbr>IFSB_<wbr>SNPQ0</a></dt><dd>IFSB SNPQ Event Control and Counter  Register (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor  MP with Up to 8-MByte L3 Cache.</dd><dt><a class="constant" href="constant.MSR_IFSB_SNPQ1.html" title="constant x86::msr::MSR_IFSB_SNPQ1">MSR_<wbr>IFSB_<wbr>SNPQ1</a></dt><dd>IFSB SNPQ Event Control and Counter  Register (R/W)</dd><dt><a class="constant" href="constant.MSR_IQ_CCCR0.html" title="constant x86::msr::MSR_IQ_CCCR0">MSR_<wbr>IQ_<wbr>CCCR0</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_IQ_CCCR1.html" title="constant x86::msr::MSR_IQ_CCCR1">MSR_<wbr>IQ_<wbr>CCCR1</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_IQ_CCCR2.html" title="constant x86::msr::MSR_IQ_CCCR2">MSR_<wbr>IQ_<wbr>CCCR2</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_IQ_CCCR3.html" title="constant x86::msr::MSR_IQ_CCCR3">MSR_<wbr>IQ_<wbr>CCCR3</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_IQ_CCCR4.html" title="constant x86::msr::MSR_IQ_CCCR4">MSR_<wbr>IQ_<wbr>CCCR4</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_IQ_CCCR5.html" title="constant x86::msr::MSR_IQ_CCCR5">MSR_<wbr>IQ_<wbr>CCCR5</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_IQ_COUNTER4.html" title="constant x86::msr::MSR_IQ_COUNTER4">MSR_<wbr>IQ_<wbr>COUNTE<wbr>R4</a></dt><dd>See Section 18.12.2, Performance Counters.</dd><dt><a class="constant" href="constant.MSR_IQ_COUNTER5.html" title="constant x86::msr::MSR_IQ_COUNTER5">MSR_<wbr>IQ_<wbr>COUNTE<wbr>R5</a></dt><dd>See Section 18.12.2, Performance Counters.</dd><dt><a class="constant" href="constant.MSR_IQ_ESCR0.html" title="constant x86::msr::MSR_IQ_ESCR0">MSR_<wbr>IQ_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs. This MSR is not available on later processors. It is  only available on processor family 0FH, models  01H-02H.</dd><dt><a class="constant" href="constant.MSR_IQ_ESCR1.html" title="constant x86::msr::MSR_IQ_ESCR1">MSR_<wbr>IQ_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs. This MSR is not available on later processors. It is  only available on processor family 0FH, models  01H-02H.</dd><dt><a class="constant" href="constant.MSR_IS_ESCR0.html" title="constant x86::msr::MSR_IS_ESCR0">MSR_<wbr>IS_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_IS_ESCR1.html" title="constant x86::msr::MSR_IS_ESCR1">MSR_<wbr>IS_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_ITLB_ESCR0.html" title="constant x86::msr::MSR_ITLB_ESCR0">MSR_<wbr>ITLB_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_ITLB_ESCR1.html" title="constant x86::msr::MSR_ITLB_ESCR1">MSR_<wbr>ITLB_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_IX_ESCR0.html" title="constant x86::msr::MSR_IX_ESCR0">MSR_<wbr>IX_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_0.html" title="constant x86::msr::MSR_LASTBRANCH_0">MSR_<wbr>LASTBRANCH_<wbr>0</a></dt><dd>Last Branch Record 0 (R/W)  One of four last branch record registers on the last  branch record stack. It contains pointers to the  source and destination instruction for one of the  last four branches, exceptions, or interrupts that  the processor took. MSR_LASTBRANCH_0 through  MSR_LASTBRANCH_3 at 1DBH-1DEH are  available only on family 0FH, models 0H-02H.  They have been replaced by the MSRs at 680H- 68FH and 6C0H-6CFH.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_0_FROM_IP.html" title="constant x86::msr::MSR_LASTBRANCH_0_FROM_IP">MSR_<wbr>LASTBRANCH_<wbr>0_<wbr>FROM_<wbr>IP</a></dt><dd>Last Branch Record 0 From IP (R/W) One of eight pairs of last branch record registers on the last branch  record stack. This part of the stack contains pointers to the source  instruction for one of the last eight branches, exceptions, or  interrupts taken by the processor. See also: Last Branch Record Stack TOS at 1C9H Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors).</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_0_TO_IP.html" title="constant x86::msr::MSR_LASTBRANCH_0_TO_IP">MSR_<wbr>LASTBRANCH_<wbr>0_<wbr>TO_<wbr>IP</a></dt><dd>Last Branch Record 0 (R/W)  One of 16 pairs of last branch record registers on  the last branch record stack (6C0H-6CFH). This  part of the stack contains pointers to the  destination instruction for one of the last 16  branches, exceptions, or interrupts that the  processor took. See Section 17.9, Last Branch, Interrupt, and  Exception Recording (Processors based on Intel  NetBurst® Microarchitecture).</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_1.html" title="constant x86::msr::MSR_LASTBRANCH_1">MSR_<wbr>LASTBRANCH_<wbr>1</a></dt><dd>Last Branch Record 1 (R/W) See description of MSR_LASTBRANCH_0.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_2.html" title="constant x86::msr::MSR_LASTBRANCH_2">MSR_<wbr>LASTBRANCH_<wbr>2</a></dt><dd>Last Branch Record 2 See description of the MSR_LASTBRANCH_0 MSR at 1DBH.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_3.html" title="constant x86::msr::MSR_LASTBRANCH_3">MSR_<wbr>LASTBRANCH_<wbr>3</a></dt><dd>Last Branch Record 3 See description of the MSR_LASTBRANCH_0 MSR  at 1DBH.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_4.html" title="constant x86::msr::MSR_LASTBRANCH_4">MSR_<wbr>LASTBRANCH_<wbr>4</a></dt><dd>Last Branch Record 4 (R/W) See description of MSR_LASTBRANCH_0.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_5.html" title="constant x86::msr::MSR_LASTBRANCH_5">MSR_<wbr>LASTBRANCH_<wbr>5</a></dt><dd>Last Branch Record 5 (R/W) See description of MSR_LASTBRANCH_0.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_6.html" title="constant x86::msr::MSR_LASTBRANCH_6">MSR_<wbr>LASTBRANCH_<wbr>6</a></dt><dd>Last Branch Record 6 (R/W) See description of MSR_LASTBRANCH_0.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_7.html" title="constant x86::msr::MSR_LASTBRANCH_7">MSR_<wbr>LASTBRANCH_<wbr>7</a></dt><dd>Last Branch Record 7 (R/W) See description of MSR_LASTBRANCH_0.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_1_FROM_IP.html" title="constant x86::msr::MSR_LASTBRANCH_1_FROM_IP">MSR_<wbr>LASTBRANCH_<wbr>1_<wbr>FROM_<wbr>IP</a></dt><dd>Last Branch Record 1 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_1_TO_IP.html" title="constant x86::msr::MSR_LASTBRANCH_1_TO_IP">MSR_<wbr>LASTBRANCH_<wbr>1_<wbr>TO_<wbr>IP</a></dt><dd>Last Branch Record 1 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_2_FROM_IP.html" title="constant x86::msr::MSR_LASTBRANCH_2_FROM_IP">MSR_<wbr>LASTBRANCH_<wbr>2_<wbr>FROM_<wbr>IP</a></dt><dd>Last Branch Record 2 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_2_TO_IP.html" title="constant x86::msr::MSR_LASTBRANCH_2_TO_IP">MSR_<wbr>LASTBRANCH_<wbr>2_<wbr>TO_<wbr>IP</a></dt><dd>Last Branch Record 2 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_3_FROM_IP.html" title="constant x86::msr::MSR_LASTBRANCH_3_FROM_IP">MSR_<wbr>LASTBRANCH_<wbr>3_<wbr>FROM_<wbr>IP</a></dt><dd>Last Branch Record 3 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_3_TO_IP.html" title="constant x86::msr::MSR_LASTBRANCH_3_TO_IP">MSR_<wbr>LASTBRANCH_<wbr>3_<wbr>TO_<wbr>IP</a></dt><dd>Last Branch Record 3 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_4_FROM_IP.html" title="constant x86::msr::MSR_LASTBRANCH_4_FROM_IP">MSR_<wbr>LASTBRANCH_<wbr>4_<wbr>FROM_<wbr>IP</a></dt><dd>Last Branch Record 4 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_4_TO_IP.html" title="constant x86::msr::MSR_LASTBRANCH_4_TO_IP">MSR_<wbr>LASTBRANCH_<wbr>4_<wbr>TO_<wbr>IP</a></dt><dd>Last Branch Record 4 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_5_FROM_IP.html" title="constant x86::msr::MSR_LASTBRANCH_5_FROM_IP">MSR_<wbr>LASTBRANCH_<wbr>5_<wbr>FROM_<wbr>IP</a></dt><dd>Last Branch Record 5 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_5_TO_IP.html" title="constant x86::msr::MSR_LASTBRANCH_5_TO_IP">MSR_<wbr>LASTBRANCH_<wbr>5_<wbr>TO_<wbr>IP</a></dt><dd>Last Branch Record 5 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_6_FROM_IP.html" title="constant x86::msr::MSR_LASTBRANCH_6_FROM_IP">MSR_<wbr>LASTBRANCH_<wbr>6_<wbr>FROM_<wbr>IP</a></dt><dd>Last Branch Record 6 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_6_TO_IP.html" title="constant x86::msr::MSR_LASTBRANCH_6_TO_IP">MSR_<wbr>LASTBRANCH_<wbr>6_<wbr>TO_<wbr>IP</a></dt><dd>Last Branch Record 6 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_7_FROM_IP.html" title="constant x86::msr::MSR_LASTBRANCH_7_FROM_IP">MSR_<wbr>LASTBRANCH_<wbr>7_<wbr>FROM_<wbr>IP</a></dt><dd>Last Branch Record 7 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_7_TO_IP.html" title="constant x86::msr::MSR_LASTBRANCH_7_TO_IP">MSR_<wbr>LASTBRANCH_<wbr>7_<wbr>TO_<wbr>IP</a></dt><dd>Last Branch Record 7 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_8_FROM_IP.html" title="constant x86::msr::MSR_LASTBRANCH_8_FROM_IP">MSR_<wbr>LASTBRANCH_<wbr>8_<wbr>FROM_<wbr>IP</a></dt><dd>Last Branch Record 8 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_8_TO_IP.html" title="constant x86::msr::MSR_LASTBRANCH_8_TO_IP">MSR_<wbr>LASTBRANCH_<wbr>8_<wbr>TO_<wbr>IP</a></dt><dd>Last Branch Record 8 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_9_FROM_IP.html" title="constant x86::msr::MSR_LASTBRANCH_9_FROM_IP">MSR_<wbr>LASTBRANCH_<wbr>9_<wbr>FROM_<wbr>IP</a></dt><dd>Last Branch Record 9 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_9_TO_IP.html" title="constant x86::msr::MSR_LASTBRANCH_9_TO_IP">MSR_<wbr>LASTBRANCH_<wbr>9_<wbr>TO_<wbr>IP</a></dt><dd>Last Branch Record 9 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_10_FROM_IP.html" title="constant x86::msr::MSR_LASTBRANCH_10_FROM_IP">MSR_<wbr>LASTBRANCH_<wbr>10_<wbr>FROM_<wbr>IP</a></dt><dd>Last Branch Record 10 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_10_TO_IP.html" title="constant x86::msr::MSR_LASTBRANCH_10_TO_IP">MSR_<wbr>LASTBRANCH_<wbr>10_<wbr>TO_<wbr>IP</a></dt><dd>Last Branch Record 10 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_11_FROM_IP.html" title="constant x86::msr::MSR_LASTBRANCH_11_FROM_IP">MSR_<wbr>LASTBRANCH_<wbr>11_<wbr>FROM_<wbr>IP</a></dt><dd>Last Branch Record 11 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_11_TO_IP.html" title="constant x86::msr::MSR_LASTBRANCH_11_TO_IP">MSR_<wbr>LASTBRANCH_<wbr>11_<wbr>TO_<wbr>IP</a></dt><dd>Last Branch Record 11 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_12_FROM_IP.html" title="constant x86::msr::MSR_LASTBRANCH_12_FROM_IP">MSR_<wbr>LASTBRANCH_<wbr>12_<wbr>FROM_<wbr>IP</a></dt><dd>Last Branch Record 12 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_12_TO_IP.html" title="constant x86::msr::MSR_LASTBRANCH_12_TO_IP">MSR_<wbr>LASTBRANCH_<wbr>12_<wbr>TO_<wbr>IP</a></dt><dd>Last Branch Record 12 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_13_FROM_IP.html" title="constant x86::msr::MSR_LASTBRANCH_13_FROM_IP">MSR_<wbr>LASTBRANCH_<wbr>13_<wbr>FROM_<wbr>IP</a></dt><dd>Last Branch Record 13 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_13_TO_IP.html" title="constant x86::msr::MSR_LASTBRANCH_13_TO_IP">MSR_<wbr>LASTBRANCH_<wbr>13_<wbr>TO_<wbr>IP</a></dt><dd>Last Branch Record 13 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_14_FROM_IP.html" title="constant x86::msr::MSR_LASTBRANCH_14_FROM_IP">MSR_<wbr>LASTBRANCH_<wbr>14_<wbr>FROM_<wbr>IP</a></dt><dd>Last Branch Record 14 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_14_TO_IP.html" title="constant x86::msr::MSR_LASTBRANCH_14_TO_IP">MSR_<wbr>LASTBRANCH_<wbr>14_<wbr>TO_<wbr>IP</a></dt><dd>Last Branch Record 14 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_15_FROM_IP.html" title="constant x86::msr::MSR_LASTBRANCH_15_FROM_IP">MSR_<wbr>LASTBRANCH_<wbr>15_<wbr>FROM_<wbr>IP</a></dt><dd>Last Branch Record 15 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_15_TO_IP.html" title="constant x86::msr::MSR_LASTBRANCH_15_TO_IP">MSR_<wbr>LASTBRANCH_<wbr>15_<wbr>TO_<wbr>IP</a></dt><dd>Last Branch Record 15 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</dd><dt><a class="constant" href="constant.MSR_LASTBRANCH_TOS.html" title="constant x86::msr::MSR_LASTBRANCH_TOS">MSR_<wbr>LASTBRANCH_<wbr>TOS</a></dt><dd>Last Branch Record Stack TOS (R/W)  Contains an index (0-3 or 0-15) that points to the  top of the last branch record stack (that is, that points the index of the MSR containing the most  recent branch record). See Section 17.9.2, LBR Stack for Processors Based on Intel NetBurst® Microarchitecture ; and  addresses 1DBH-1DEH and 680H-68FH.</dd><dt><a class="constant" href="constant.MSR_LBR_SELECT.html" title="constant x86::msr::MSR_LBR_SELECT">MSR_<wbr>LBR_<wbr>SELECT</a></dt><dd>Last Branch Record Filtering Select Register (R/W)  See Section 17.6.2, Filtering of Last Branch Records.</dd><dt><a class="constant" href="constant.MSR_LER_FROM_LIP.html" title="constant x86::msr::MSR_LER_FROM_LIP">MSR_<wbr>LER_<wbr>FROM_<wbr>LIP</a></dt><dd>Last Exception Record From Linear IP (R)  Contains a pointer to the last branch instruction that the processor  executed prior to the last exception that was generated or the last  interrupt that was handled. See Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors)  and Section 17.12.2, Last Branch and Last  Exception MSRs.</dd><dt><a class="constant" href="constant.MSR_LER_TO_LIP.html" title="constant x86::msr::MSR_LER_TO_LIP">MSR_<wbr>LER_<wbr>TO_<wbr>LIP</a></dt><dd>Last Exception Record To Linear IP (R)  This area contains a pointer to the target of the last branch instruction  that the processor executed prior to the last exception that was  generated or the last interrupt that was handled. See Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors)  and Section 17.12.2, Last Branch and Last  Exception MSRs.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_ADDR_MASK.html" title="constant x86::msr::MSR_M0_PMON_ADDR_MASK">MSR_<wbr>M0_<wbr>PMON_<wbr>ADDR_<wbr>MASK</a></dt><dd>Uncore M-box 0 perfmon local box address mask MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_ADDR_MATCH.html" title="constant x86::msr::MSR_M0_PMON_ADDR_MATCH">MSR_<wbr>M0_<wbr>PMON_<wbr>ADDR_<wbr>MATCH</a></dt><dd>Uncore M-box 0 perfmon local box address match MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_M0_PMON_BOX_CTRL">MSR_<wbr>M0_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore M-box 0 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_M0_PMON_BOX_OVF_CTRL">MSR_<wbr>M0_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore M-box 0 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_M0_PMON_BOX_STATUS">MSR_<wbr>M0_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore M-box 0 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_CTR0.html" title="constant x86::msr::MSR_M0_PMON_CTR0">MSR_<wbr>M0_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore M-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_CTR1.html" title="constant x86::msr::MSR_M0_PMON_CTR1">MSR_<wbr>M0_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore M-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_CTR2.html" title="constant x86::msr::MSR_M0_PMON_CTR2">MSR_<wbr>M0_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore M-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_CTR3.html" title="constant x86::msr::MSR_M0_PMON_CTR3">MSR_<wbr>M0_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore M-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_CTR4.html" title="constant x86::msr::MSR_M0_PMON_CTR4">MSR_<wbr>M0_<wbr>PMON_<wbr>CTR4</a></dt><dd>Uncore M-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_CTR5.html" title="constant x86::msr::MSR_M0_PMON_CTR5">MSR_<wbr>M0_<wbr>PMON_<wbr>CTR5</a></dt><dd>Uncore M-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_DSP.html" title="constant x86::msr::MSR_M0_PMON_DSP">MSR_<wbr>M0_<wbr>PMON_<wbr>DSP</a></dt><dd>Uncore M-box 0 perfmon DSP unit select MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_M0_PMON_EVNT_SEL0">MSR_<wbr>M0_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore M-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_M0_PMON_EVNT_SEL1">MSR_<wbr>M0_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore M-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_M0_PMON_EVNT_SEL2">MSR_<wbr>M0_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore M-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_M0_PMON_EVNT_SEL3">MSR_<wbr>M0_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore M-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_EVNT_SEL4.html" title="constant x86::msr::MSR_M0_PMON_EVNT_SEL4">MSR_<wbr>M0_<wbr>PMON_<wbr>EVNT_<wbr>SEL4</a></dt><dd>Uncore M-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_EVNT_SEL5.html" title="constant x86::msr::MSR_M0_PMON_EVNT_SEL5">MSR_<wbr>M0_<wbr>PMON_<wbr>EVNT_<wbr>SEL5</a></dt><dd>Uncore M-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_ISS.html" title="constant x86::msr::MSR_M0_PMON_ISS">MSR_<wbr>M0_<wbr>PMON_<wbr>ISS</a></dt><dd>Uncore M-box 0 perfmon ISS unit select MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_MAP.html" title="constant x86::msr::MSR_M0_PMON_MAP">MSR_<wbr>M0_<wbr>PMON_<wbr>MAP</a></dt><dd>Uncore M-box 0 perfmon MAP unit select MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_MM_CONFIG.html" title="constant x86::msr::MSR_M0_PMON_MM_CONFIG">MSR_<wbr>M0_<wbr>PMON_<wbr>MM_<wbr>CONFIG</a></dt><dd>Uncore M-box 0 perfmon local box address match/mask config MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_MSC_THR.html" title="constant x86::msr::MSR_M0_PMON_MSC_THR">MSR_<wbr>M0_<wbr>PMON_<wbr>MSC_<wbr>THR</a></dt><dd>Uncore M-box 0 perfmon MIC THR select MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_PGT.html" title="constant x86::msr::MSR_M0_PMON_PGT">MSR_<wbr>M0_<wbr>PMON_<wbr>PGT</a></dt><dd>Uncore M-box 0 perfmon PGT unit select MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_PLD.html" title="constant x86::msr::MSR_M0_PMON_PLD">MSR_<wbr>M0_<wbr>PMON_<wbr>PLD</a></dt><dd>Uncore M-box 0 perfmon PLD unit select MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_TIMESTAMP.html" title="constant x86::msr::MSR_M0_PMON_TIMESTAMP">MSR_<wbr>M0_<wbr>PMON_<wbr>TIMESTAMP</a></dt><dd>Uncore M-box 0 perfmon time stamp unit select MSR.</dd><dt><a class="constant" href="constant.MSR_M0_PMON_ZDP.html" title="constant x86::msr::MSR_M0_PMON_ZDP">MSR_<wbr>M0_<wbr>PMON_<wbr>ZDP</a></dt><dd>Uncore M-box 0 perfmon ZDP unit select MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_ADDR_MASK.html" title="constant x86::msr::MSR_M1_PMON_ADDR_MASK">MSR_<wbr>M1_<wbr>PMON_<wbr>ADDR_<wbr>MASK</a></dt><dd>Uncore M-box 1 perfmon local box address mask MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_ADDR_MATCH.html" title="constant x86::msr::MSR_M1_PMON_ADDR_MATCH">MSR_<wbr>M1_<wbr>PMON_<wbr>ADDR_<wbr>MATCH</a></dt><dd>Uncore M-box 1 perfmon local box address match MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_M1_PMON_BOX_CTRL">MSR_<wbr>M1_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore M-box 1 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_M1_PMON_BOX_OVF_CTRL">MSR_<wbr>M1_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore M-box 1 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_M1_PMON_BOX_STATUS">MSR_<wbr>M1_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore M-box 1 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_CTR0.html" title="constant x86::msr::MSR_M1_PMON_CTR0">MSR_<wbr>M1_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore M-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_CTR1.html" title="constant x86::msr::MSR_M1_PMON_CTR1">MSR_<wbr>M1_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore M-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_CTR2.html" title="constant x86::msr::MSR_M1_PMON_CTR2">MSR_<wbr>M1_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore M-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_CTR3.html" title="constant x86::msr::MSR_M1_PMON_CTR3">MSR_<wbr>M1_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore M-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_CTR4.html" title="constant x86::msr::MSR_M1_PMON_CTR4">MSR_<wbr>M1_<wbr>PMON_<wbr>CTR4</a></dt><dd>Uncore M-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_CTR5.html" title="constant x86::msr::MSR_M1_PMON_CTR5">MSR_<wbr>M1_<wbr>PMON_<wbr>CTR5</a></dt><dd>Uncore M-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_DSP.html" title="constant x86::msr::MSR_M1_PMON_DSP">MSR_<wbr>M1_<wbr>PMON_<wbr>DSP</a></dt><dd>Uncore M-box 1 perfmon DSP unit select MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_M1_PMON_EVNT_SEL0">MSR_<wbr>M1_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore M-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_M1_PMON_EVNT_SEL1">MSR_<wbr>M1_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore M-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_M1_PMON_EVNT_SEL2">MSR_<wbr>M1_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore M-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_M1_PMON_EVNT_SEL3">MSR_<wbr>M1_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore M-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_EVNT_SEL4.html" title="constant x86::msr::MSR_M1_PMON_EVNT_SEL4">MSR_<wbr>M1_<wbr>PMON_<wbr>EVNT_<wbr>SEL4</a></dt><dd>Uncore M-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_EVNT_SEL5.html" title="constant x86::msr::MSR_M1_PMON_EVNT_SEL5">MSR_<wbr>M1_<wbr>PMON_<wbr>EVNT_<wbr>SEL5</a></dt><dd>Uncore M-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_ISS.html" title="constant x86::msr::MSR_M1_PMON_ISS">MSR_<wbr>M1_<wbr>PMON_<wbr>ISS</a></dt><dd>Uncore M-box 1 perfmon ISS unit select MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_MAP.html" title="constant x86::msr::MSR_M1_PMON_MAP">MSR_<wbr>M1_<wbr>PMON_<wbr>MAP</a></dt><dd>Uncore M-box 1 perfmon MAP unit select MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_MM_CONFIG.html" title="constant x86::msr::MSR_M1_PMON_MM_CONFIG">MSR_<wbr>M1_<wbr>PMON_<wbr>MM_<wbr>CONFIG</a></dt><dd>Uncore M-box 1 perfmon local box address match/mask config MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_MSC_THR.html" title="constant x86::msr::MSR_M1_PMON_MSC_THR">MSR_<wbr>M1_<wbr>PMON_<wbr>MSC_<wbr>THR</a></dt><dd>Uncore M-box 1 perfmon MIC THR select MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_PGT.html" title="constant x86::msr::MSR_M1_PMON_PGT">MSR_<wbr>M1_<wbr>PMON_<wbr>PGT</a></dt><dd>Uncore M-box 1 perfmon PGT unit select MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_PLD.html" title="constant x86::msr::MSR_M1_PMON_PLD">MSR_<wbr>M1_<wbr>PMON_<wbr>PLD</a></dt><dd>Uncore M-box 1 perfmon PLD unit select MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_TIMESTAMP.html" title="constant x86::msr::MSR_M1_PMON_TIMESTAMP">MSR_<wbr>M1_<wbr>PMON_<wbr>TIMESTAMP</a></dt><dd>Uncore M-box 1 perfmon time stamp unit select MSR.</dd><dt><a class="constant" href="constant.MSR_M1_PMON_ZDP.html" title="constant x86::msr::MSR_M1_PMON_ZDP">MSR_<wbr>M1_<wbr>PMON_<wbr>ZDP</a></dt><dd>Uncore M-box 1 perfmon ZDP unit select MSR.</dd><dt><a class="constant" href="constant.MSR_MC0_MISC.html" title="constant x86::msr::MSR_MC0_MISC">MSR_<wbr>MC0_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC1_MISC.html" title="constant x86::msr::MSR_MC1_MISC">MSR_<wbr>MC1_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC2_MISC.html" title="constant x86::msr::MSR_MC2_MISC">MSR_<wbr>MC2_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC3_ADDR.html" title="constant x86::msr::MSR_MC3_ADDR">MSR_<wbr>MC3_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The MSR_MC3_ADDR register is either not implemented or  contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear.  When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.</dd><dt><a class="constant" href="constant.MSR_MC3_CTL.html" title="constant x86::msr::MSR_MC3_CTL">MSR_<wbr>MC3_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC3_MISC.html" title="constant x86::msr::MSR_MC3_MISC">MSR_<wbr>MC3_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC3_STATUS.html" title="constant x86::msr::MSR_MC3_STATUS">MSR_<wbr>MC3_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS.</dd><dt><a class="constant" href="constant.MSR_MC4_ADDR.html" title="constant x86::msr::MSR_MC4_ADDR">MSR_<wbr>MC4_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The MSR_MC4_ADDR register is either not implemented or  contains no address if the ADDRV flag in the MSR_MC4_STATUS  register is clear. When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.</dd><dt><a class="constant" href="constant.MSR_MC4_CTL.html" title="constant x86::msr::MSR_MC4_CTL">MSR_<wbr>MC4_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC4_CTL2.html" title="constant x86::msr::MSR_MC4_CTL2">MSR_<wbr>MC4_<wbr>CTL2</a></dt><dd>Always 0 (CMCI not supported).</dd><dt><a class="constant" href="constant.MSR_MC4_MISC.html" title="constant x86::msr::MSR_MC4_MISC">MSR_<wbr>MC4_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC4_STATUS.html" title="constant x86::msr::MSR_MC4_STATUS">MSR_<wbr>MC4_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS.</dd><dt><a class="constant" href="constant.MSR_MC5_ADDR.html" title="constant x86::msr::MSR_MC5_ADDR">MSR_<wbr>MC5_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The MSR_MC4_ADDR register is either not implemented or  contains no address if the ADDRV flag in the MSR_MC4_STATUS  register is clear. When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.</dd><dt><a class="constant" href="constant.MSR_MC5_CTL.html" title="constant x86::msr::MSR_MC5_CTL">MSR_<wbr>MC5_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC5_MISC.html" title="constant x86::msr::MSR_MC5_MISC">MSR_<wbr>MC5_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC5_STATUS.html" title="constant x86::msr::MSR_MC5_STATUS">MSR_<wbr>MC5_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC6_ADDR.html" title="constant x86::msr::MSR_MC6_ADDR">MSR_<wbr>MC6_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC6_CTL.html" title="constant x86::msr::MSR_MC6_CTL">MSR_<wbr>MC6_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC6_MISC.html" title="constant x86::msr::MSR_MC6_MISC">MSR_<wbr>MC6_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC6_STATUS.html" title="constant x86::msr::MSR_MC6_STATUS">MSR_<wbr>MC6_<wbr>STATUS</a></dt><dd>Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 15.3.2.2, IA32_MCi_STATUS MSRS.  and  Chapter 23.</dd><dt><a class="constant" href="constant.MSR_MC7_ADDR.html" title="constant x86::msr::MSR_MC7_ADDR">MSR_<wbr>MC7_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC7_CTL.html" title="constant x86::msr::MSR_MC7_CTL">MSR_<wbr>MC7_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC7_MISC.html" title="constant x86::msr::MSR_MC7_MISC">MSR_<wbr>MC7_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC7_STATUS.html" title="constant x86::msr::MSR_MC7_STATUS">MSR_<wbr>MC7_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC8_ADDR.html" title="constant x86::msr::MSR_MC8_ADDR">MSR_<wbr>MC8_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC8_CTL.html" title="constant x86::msr::MSR_MC8_CTL">MSR_<wbr>MC8_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC8_MISC.html" title="constant x86::msr::MSR_MC8_MISC">MSR_<wbr>MC8_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC8_STATUS.html" title="constant x86::msr::MSR_MC8_STATUS">MSR_<wbr>MC8_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC9_ADDR.html" title="constant x86::msr::MSR_MC9_ADDR">MSR_<wbr>MC9_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC9_CTL.html" title="constant x86::msr::MSR_MC9_CTL">MSR_<wbr>MC9_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC9_MISC.html" title="constant x86::msr::MSR_MC9_MISC">MSR_<wbr>MC9_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC9_STATUS.html" title="constant x86::msr::MSR_MC9_STATUS">MSR_<wbr>MC9_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC10_ADDR.html" title="constant x86::msr::MSR_MC10_ADDR">MSR_<wbr>MC10_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC10_CTL.html" title="constant x86::msr::MSR_MC10_CTL">MSR_<wbr>MC10_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC10_MISC.html" title="constant x86::msr::MSR_MC10_MISC">MSR_<wbr>MC10_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC10_STATUS.html" title="constant x86::msr::MSR_MC10_STATUS">MSR_<wbr>MC10_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC11_ADDR.html" title="constant x86::msr::MSR_MC11_ADDR">MSR_<wbr>MC11_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC11_CTL.html" title="constant x86::msr::MSR_MC11_CTL">MSR_<wbr>MC11_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC11_MISC.html" title="constant x86::msr::MSR_MC11_MISC">MSR_<wbr>MC11_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC11_STATUS.html" title="constant x86::msr::MSR_MC11_STATUS">MSR_<wbr>MC11_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC12_ADDR.html" title="constant x86::msr::MSR_MC12_ADDR">MSR_<wbr>MC12_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC12_CTL.html" title="constant x86::msr::MSR_MC12_CTL">MSR_<wbr>MC12_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC12_MISC.html" title="constant x86::msr::MSR_MC12_MISC">MSR_<wbr>MC12_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC12_STATUS.html" title="constant x86::msr::MSR_MC12_STATUS">MSR_<wbr>MC12_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC13_ADDR.html" title="constant x86::msr::MSR_MC13_ADDR">MSR_<wbr>MC13_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC13_CTL.html" title="constant x86::msr::MSR_MC13_CTL">MSR_<wbr>MC13_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC13_MISC.html" title="constant x86::msr::MSR_MC13_MISC">MSR_<wbr>MC13_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC13_STATUS.html" title="constant x86::msr::MSR_MC13_STATUS">MSR_<wbr>MC13_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC14_ADDR.html" title="constant x86::msr::MSR_MC14_ADDR">MSR_<wbr>MC14_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC14_CTL.html" title="constant x86::msr::MSR_MC14_CTL">MSR_<wbr>MC14_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC14_MISC.html" title="constant x86::msr::MSR_MC14_MISC">MSR_<wbr>MC14_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC14_STATUS.html" title="constant x86::msr::MSR_MC14_STATUS">MSR_<wbr>MC14_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC15_ADDR.html" title="constant x86::msr::MSR_MC15_ADDR">MSR_<wbr>MC15_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC15_CTL.html" title="constant x86::msr::MSR_MC15_CTL">MSR_<wbr>MC15_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC15_MISC.html" title="constant x86::msr::MSR_MC15_MISC">MSR_<wbr>MC15_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC15_STATUS.html" title="constant x86::msr::MSR_MC15_STATUS">MSR_<wbr>MC15_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC16_ADDR.html" title="constant x86::msr::MSR_MC16_ADDR">MSR_<wbr>MC16_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC16_CTL.html" title="constant x86::msr::MSR_MC16_CTL">MSR_<wbr>MC16_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC16_MISC.html" title="constant x86::msr::MSR_MC16_MISC">MSR_<wbr>MC16_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC16_STATUS.html" title="constant x86::msr::MSR_MC16_STATUS">MSR_<wbr>MC16_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC17_ADDR.html" title="constant x86::msr::MSR_MC17_ADDR">MSR_<wbr>MC17_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC17_CTL.html" title="constant x86::msr::MSR_MC17_CTL">MSR_<wbr>MC17_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC17_MISC.html" title="constant x86::msr::MSR_MC17_MISC">MSR_<wbr>MC17_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC17_STATUS.html" title="constant x86::msr::MSR_MC17_STATUS">MSR_<wbr>MC17_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC18_ADDR.html" title="constant x86::msr::MSR_MC18_ADDR">MSR_<wbr>MC18_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC18_CTL.html" title="constant x86::msr::MSR_MC18_CTL">MSR_<wbr>MC18_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC18_MISC.html" title="constant x86::msr::MSR_MC18_MISC">MSR_<wbr>MC18_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC18_STATUS.html" title="constant x86::msr::MSR_MC18_STATUS">MSR_<wbr>MC18_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC19_ADDR.html" title="constant x86::msr::MSR_MC19_ADDR">MSR_<wbr>MC19_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC19_CTL.html" title="constant x86::msr::MSR_MC19_CTL">MSR_<wbr>MC19_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC19_MISC.html" title="constant x86::msr::MSR_MC19_MISC">MSR_<wbr>MC19_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC19_STATUS.html" title="constant x86::msr::MSR_MC19_STATUS">MSR_<wbr>MC19_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC20_ADDR.html" title="constant x86::msr::MSR_MC20_ADDR">MSR_<wbr>MC20_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC20_CTL.html" title="constant x86::msr::MSR_MC20_CTL">MSR_<wbr>MC20_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC20_MISC.html" title="constant x86::msr::MSR_MC20_MISC">MSR_<wbr>MC20_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC20_STATUS.html" title="constant x86::msr::MSR_MC20_STATUS">MSR_<wbr>MC20_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC21_ADDR.html" title="constant x86::msr::MSR_MC21_ADDR">MSR_<wbr>MC21_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC21_CTL.html" title="constant x86::msr::MSR_MC21_CTL">MSR_<wbr>MC21_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC21_MISC.html" title="constant x86::msr::MSR_MC21_MISC">MSR_<wbr>MC21_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC21_STATUS.html" title="constant x86::msr::MSR_MC21_STATUS">MSR_<wbr>MC21_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC22_ADDR.html" title="constant x86::msr::MSR_MC22_ADDR">MSR_<wbr>MC22_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC22_CTL.html" title="constant x86::msr::MSR_MC22_CTL">MSR_<wbr>MC22_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC22_MISC.html" title="constant x86::msr::MSR_MC22_MISC">MSR_<wbr>MC22_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC22_STATUS.html" title="constant x86::msr::MSR_MC22_STATUS">MSR_<wbr>MC22_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC23_ADDR.html" title="constant x86::msr::MSR_MC23_ADDR">MSR_<wbr>MC23_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC23_CTL.html" title="constant x86::msr::MSR_MC23_CTL">MSR_<wbr>MC23_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC23_MISC.html" title="constant x86::msr::MSR_MC23_MISC">MSR_<wbr>MC23_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC23_STATUS.html" title="constant x86::msr::MSR_MC23_STATUS">MSR_<wbr>MC23_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC24_ADDR.html" title="constant x86::msr::MSR_MC24_ADDR">MSR_<wbr>MC24_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC24_CTL.html" title="constant x86::msr::MSR_MC24_CTL">MSR_<wbr>MC24_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC24_MISC.html" title="constant x86::msr::MSR_MC24_MISC">MSR_<wbr>MC24_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC24_STATUS.html" title="constant x86::msr::MSR_MC24_STATUS">MSR_<wbr>MC24_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC25_ADDR.html" title="constant x86::msr::MSR_MC25_ADDR">MSR_<wbr>MC25_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC25_CTL.html" title="constant x86::msr::MSR_MC25_CTL">MSR_<wbr>MC25_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC25_MISC.html" title="constant x86::msr::MSR_MC25_MISC">MSR_<wbr>MC25_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC25_STATUS.html" title="constant x86::msr::MSR_MC25_STATUS">MSR_<wbr>MC25_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MC26_ADDR.html" title="constant x86::msr::MSR_MC26_ADDR">MSR_<wbr>MC26_<wbr>ADDR</a></dt><dd>See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</dd><dt><a class="constant" href="constant.MSR_MC26_CTL.html" title="constant x86::msr::MSR_MC26_CTL">MSR_<wbr>MC26_<wbr>CTL</a></dt><dd>See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</dd><dt><a class="constant" href="constant.MSR_MC26_MISC.html" title="constant x86::msr::MSR_MC26_MISC">MSR_<wbr>MC26_<wbr>MISC</a></dt><dd>See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</dd><dt><a class="constant" href="constant.MSR_MC26_STATUS.html" title="constant x86::msr::MSR_MC26_STATUS">MSR_<wbr>MC26_<wbr>STATUS</a></dt><dd>See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</dd><dt><a class="constant" href="constant.MSR_MCG_MISC.html" title="constant x86::msr::MSR_MCG_MISC">MSR_<wbr>MCG_<wbr>MISC</a></dt><dd>Machine Check Miscellaneous See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</dd><dt><a class="constant" href="constant.MSR_MCG_R8.html" title="constant x86::msr::MSR_MCG_R8">MSR_<wbr>MCG_<wbr>R8</a></dt><dd>Machine Check R8 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</dd><dt><a class="constant" href="constant.MSR_MCG_R9.html" title="constant x86::msr::MSR_MCG_R9">MSR_<wbr>MCG_<wbr>R9</a></dt><dd>Machine Check R9D/R9 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</dd><dt><a class="constant" href="constant.MSR_MCG_R10.html" title="constant x86::msr::MSR_MCG_R10">MSR_<wbr>MCG_<wbr>R10</a></dt><dd>Machine Check R10 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</dd><dt><a class="constant" href="constant.MSR_MCG_R11.html" title="constant x86::msr::MSR_MCG_R11">MSR_<wbr>MCG_<wbr>R11</a></dt><dd>Machine Check R11 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</dd><dt><a class="constant" href="constant.MSR_MCG_R12.html" title="constant x86::msr::MSR_MCG_R12">MSR_<wbr>MCG_<wbr>R12</a></dt><dd>Machine Check R12 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</dd><dt><a class="constant" href="constant.MSR_MCG_R13.html" title="constant x86::msr::MSR_MCG_R13">MSR_<wbr>MCG_<wbr>R13</a></dt><dd>Machine Check R13 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</dd><dt><a class="constant" href="constant.MSR_MCG_R14.html" title="constant x86::msr::MSR_MCG_R14">MSR_<wbr>MCG_<wbr>R14</a></dt><dd>Machine Check R14 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</dd><dt><a class="constant" href="constant.MSR_MCG_RAX.html" title="constant x86::msr::MSR_MCG_RAX">MSR_<wbr>MCG_<wbr>RAX</a></dt><dd>Machine Check EAX/RAX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</dd><dt><a class="constant" href="constant.MSR_MCG_RBP.html" title="constant x86::msr::MSR_MCG_RBP">MSR_<wbr>MCG_<wbr>RBP</a></dt><dd>Machine Check EBP/RBP Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</dd><dt><a class="constant" href="constant.MSR_MCG_RBX.html" title="constant x86::msr::MSR_MCG_RBX">MSR_<wbr>MCG_<wbr>RBX</a></dt><dd>Machine Check EBX/RBX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</dd><dt><a class="constant" href="constant.MSR_MCG_RCX.html" title="constant x86::msr::MSR_MCG_RCX">MSR_<wbr>MCG_<wbr>RCX</a></dt><dd>Machine Check ECX/RCX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</dd><dt><a class="constant" href="constant.MSR_MCG_RDI.html" title="constant x86::msr::MSR_MCG_RDI">MSR_<wbr>MCG_<wbr>RDI</a></dt><dd>Machine Check EDI/RDI Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</dd><dt><a class="constant" href="constant.MSR_MCG_RDX.html" title="constant x86::msr::MSR_MCG_RDX">MSR_<wbr>MCG_<wbr>RDX</a></dt><dd>Machine Check EDX/RDX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</dd><dt><a class="constant" href="constant.MSR_MCG_RFLAGS.html" title="constant x86::msr::MSR_MCG_RFLAGS">MSR_<wbr>MCG_<wbr>RFLAGS</a></dt><dd>Machine Check EFLAGS/RFLAG Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</dd><dt><a class="constant" href="constant.MSR_MCG_RIP.html" title="constant x86::msr::MSR_MCG_RIP">MSR_<wbr>MCG_<wbr>RIP</a></dt><dd>Machine Check EIP/RIP Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</dd><dt><a class="constant" href="constant.MSR_MCG_RSI.html" title="constant x86::msr::MSR_MCG_RSI">MSR_<wbr>MCG_<wbr>RSI</a></dt><dd>Machine Check ESI/RSI Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</dd><dt><a class="constant" href="constant.MSR_MISC_PWR_MGMT.html" title="constant x86::msr::MSR_MISC_PWR_MGMT">MSR_<wbr>MISC_<wbr>PWR_<wbr>MGMT</a></dt><dd>See http://biosbits.org.</dd><dt><a class="constant" href="constant.MSR_MOB_ESCR0.html" title="constant x86::msr::MSR_MOB_ESCR0">MSR_<wbr>MOB_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_MOB_ESCR1.html" title="constant x86::msr::MSR_MOB_ESCR1">MSR_<wbr>MOB_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_MS_CCCR0.html" title="constant x86::msr::MSR_MS_CCCR0">MSR_<wbr>MS_<wbr>CCCR0</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_MS_CCCR1.html" title="constant x86::msr::MSR_MS_CCCR1">MSR_<wbr>MS_<wbr>CCCR1</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_MS_CCCR2.html" title="constant x86::msr::MSR_MS_CCCR2">MSR_<wbr>MS_<wbr>CCCR2</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_MS_CCCR3.html" title="constant x86::msr::MSR_MS_CCCR3">MSR_<wbr>MS_<wbr>CCCR3</a></dt><dd>See Section 18.12.3, CCCR MSRs.</dd><dt><a class="constant" href="constant.MSR_MS_COUNTER0.html" title="constant x86::msr::MSR_MS_COUNTER0">MSR_<wbr>MS_<wbr>COUNTE<wbr>R0</a></dt><dd>See Section 18.12.2, Performance Counters.</dd><dt><a class="constant" href="constant.MSR_MS_COUNTER1.html" title="constant x86::msr::MSR_MS_COUNTER1">MSR_<wbr>MS_<wbr>COUNTE<wbr>R1</a></dt><dd>See Section 18.12.2, Performance Counters.</dd><dt><a class="constant" href="constant.MSR_MS_COUNTER2.html" title="constant x86::msr::MSR_MS_COUNTER2">MSR_<wbr>MS_<wbr>COUNTE<wbr>R2</a></dt><dd>See Section 18.12.2, Performance Counters.</dd><dt><a class="constant" href="constant.MSR_MS_COUNTER3.html" title="constant x86::msr::MSR_MS_COUNTER3">MSR_<wbr>MS_<wbr>COUNTE<wbr>R3</a></dt><dd>See Section 18.12.2, Performance Counters.</dd><dt><a class="constant" href="constant.MSR_MS_ESCR0.html" title="constant x86::msr::MSR_MS_ESCR0">MSR_<wbr>MS_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_MS_ESCR1.html" title="constant x86::msr::MSR_MS_ESCR1">MSR_<wbr>MS_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_OFFCORE_RSP_0.html" title="constant x86::msr::MSR_OFFCORE_RSP_0">MSR_<wbr>OFFCORE_<wbr>RSP_<wbr>0</a></dt><dd>Offcore Response Event Select Register (R/W)</dd><dt><a class="constant" href="constant.MSR_OFFCORE_RSP_1.html" title="constant x86::msr::MSR_OFFCORE_RSP_1">MSR_<wbr>OFFCORE_<wbr>RSP_<wbr>1</a></dt><dd>Offcore Response Event Select Register (R/W)</dd><dt><a class="constant" href="constant.MSR_PEBS_ENABLE.html" title="constant x86::msr::MSR_PEBS_ENABLE">MSR_<wbr>PEBS_<wbr>ENABLE</a></dt><dd>Precise Event-Based Sampling (PEBS) (R/W)  Controls the enabling of precise event sampling  and replay tagging.</dd><dt><a class="constant" href="constant.MSR_PEBS_LD_LAT.html" title="constant x86::msr::MSR_PEBS_LD_LAT">MSR_<wbr>PEBS_<wbr>LD_<wbr>LAT</a></dt><dd>see See Section 18.7.1.2, Load Latency Performance Monitoring  Facility.</dd><dt><a class="constant" href="constant.MSR_PEBS_MATRIX_VERT.html" title="constant x86::msr::MSR_PEBS_MATRIX_VERT">MSR_<wbr>PEBS_<wbr>MATRIX_<wbr>VERT</a></dt><dd>See Table 19-26.</dd><dt><a class="constant" href="constant.MSR_PEBS_NUM_ALT.html" title="constant x86::msr::MSR_PEBS_NUM_ALT">MSR_<wbr>PEBS_<wbr>NUM_<wbr>ALT</a></dt><dt><a class="constant" href="constant.MSR_PERF_CAPABILITIES.html" title="constant x86::msr::MSR_PERF_CAPABILITIES">MSR_<wbr>PERF_<wbr>CAPABILITIES</a></dt><dd>RO. This applies to processors that do not support architectural  perfmon version 2.</dd><dt><a class="constant" href="constant.MSR_PERF_FIXED_CTR0.html" title="constant x86::msr::MSR_PERF_FIXED_CTR0">MSR_<wbr>PERF_<wbr>FIXED_<wbr>CTR0</a></dt><dd>Fixed-Function Performance Counter Register 0 (R/W)</dd><dt><a class="constant" href="constant.MSR_PERF_FIXED_CTR1.html" title="constant x86::msr::MSR_PERF_FIXED_CTR1">MSR_<wbr>PERF_<wbr>FIXED_<wbr>CTR1</a></dt><dd>Fixed-Function Performance Counter Register 1 (R/W)</dd><dt><a class="constant" href="constant.MSR_PERF_FIXED_CTR2.html" title="constant x86::msr::MSR_PERF_FIXED_CTR2">MSR_<wbr>PERF_<wbr>FIXED_<wbr>CTR2</a></dt><dd>Fixed-Function Performance Counter Register 2 (R/W)</dd><dt><a class="constant" href="constant.MSR_PERF_FIXED_CTR_CTRL.html" title="constant x86::msr::MSR_PERF_FIXED_CTR_CTRL">MSR_<wbr>PERF_<wbr>FIXED_<wbr>CTR_<wbr>CTRL</a></dt><dd>Fixed-Function-Counter Control Register (R/W)</dd><dt><a class="constant" href="constant.MSR_PERF_GLOBAL_CTRL.html" title="constant x86::msr::MSR_PERF_GLOBAL_CTRL">MSR_<wbr>PERF_<wbr>GLOBAL_<wbr>CTRL</a></dt><dd>See Section 18.4.2, Global Counter Control Facilities.</dd><dt><a class="constant" href="constant.MSR_PERF_GLOBAL_OVF_CTRL.html" title="constant x86::msr::MSR_PERF_GLOBAL_OVF_CTRL">MSR_<wbr>PERF_<wbr>GLOBAL_<wbr>OVF_<wbr>CTRL</a></dt><dd>See Section 18.4.2, Global Counter Control Facilities.</dd><dt><a class="constant" href="constant.MSR_PERF_GLOBAL_STAUS.html" title="constant x86::msr::MSR_PERF_GLOBAL_STAUS">MSR_<wbr>PERF_<wbr>GLOBAL_<wbr>STAUS</a></dt><dd>See Section 18.4.2, Global Counter Control Facilities.</dd><dt><a class="constant" href="constant.MSR_PERF_STATUS.html" title="constant x86::msr::MSR_PERF_STATUS">MSR_<wbr>PERF_<wbr>STATUS</a></dt><dt><a class="constant" href="constant.MSR_PKGC3_IRTL.html" title="constant x86::msr::MSR_PKGC3_IRTL">MSR_<wbr>PKGC3_<wbr>IRTL</a></dt><dd>Package C3 Interrupt Response Limit (R/W)  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</dd><dt><a class="constant" href="constant.MSR_PKGC6_IRTL.html" title="constant x86::msr::MSR_PKGC6_IRTL">MSR_<wbr>PKGC6_<wbr>IRTL</a></dt><dd>Package C6 Interrupt Response Limit (R/W)  This MSR defines the budget allocated for the package to exit from  C6 to a C0 state, where interrupt request can be delivered to the  core and serviced. Additional core-exit latency amy be applicable  depending on the actual C-state the core is in.  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</dd><dt><a class="constant" href="constant.MSR_PKGC7_IRTL.html" title="constant x86::msr::MSR_PKGC7_IRTL">MSR_<wbr>PKGC7_<wbr>IRTL</a></dt><dd>Package C7 Interrupt Response Limit (R/W)  This MSR defines the budget allocated for the package to exit from  C7 to a C0 state, where interrupt request can be delivered to the  core and serviced. Additional core-exit latency amy be applicable  depending on the actual C-state the core is in.  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States.</dd><dt><a class="constant" href="constant.MSR_PKG_C2_RESIDENCY.html" title="constant x86::msr::MSR_PKG_C2_RESIDENCY">MSR_<wbr>PKG_<wbr>C2_<wbr>RESIDENCY</a></dt><dd>Package C2 Residency Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States</dd><dt><a class="constant" href="constant.MSR_PKG_C3_RESIDENCY.html" title="constant x86::msr::MSR_PKG_C3_RESIDENCY">MSR_<wbr>PKG_<wbr>C3_<wbr>RESIDENCY</a></dt><dd>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</dd><dt><a class="constant" href="constant.MSR_PKG_C4_RESIDENCY.html" title="constant x86::msr::MSR_PKG_C4_RESIDENCY">MSR_<wbr>PKG_<wbr>C4_<wbr>RESIDENCY</a></dt><dd>Package C4 Residency Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States</dd><dt><a class="constant" href="constant.MSR_PKG_C6C_RESIDENCY.html" title="constant x86::msr::MSR_PKG_C6C_RESIDENCY">MSR_<wbr>PKG_<wbr>C6C_<wbr>RESIDENCY</a></dt><dd>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</dd><dt><a class="constant" href="constant.MSR_PKG_C6_RESIDENCY.html" title="constant x86::msr::MSR_PKG_C6_RESIDENCY">MSR_<wbr>PKG_<wbr>C6_<wbr>RESIDENCY</a></dt><dd>Package C6 Residency Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States</dd><dt><a class="constant" href="constant.MSR_PKG_C7_RESIDENCY.html" title="constant x86::msr::MSR_PKG_C7_RESIDENCY">MSR_<wbr>PKG_<wbr>C7_<wbr>RESIDENCY</a></dt><dd>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</dd><dt><a class="constant" href="constant.MSR_PKG_C9_RESIDENCY.html" title="constant x86::msr::MSR_PKG_C9_RESIDENCY">MSR_<wbr>PKG_<wbr>C9_<wbr>RESIDENCY</a></dt><dd>Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.</dd><dt><a class="constant" href="constant.MSR_PKG_C10_RESIDENCY.html" title="constant x86::msr::MSR_PKG_C10_RESIDENCY">MSR_<wbr>PKG_<wbr>C10_<wbr>RESIDENCY</a></dt><dd>Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States.</dd><dt><a class="constant" href="constant.MSR_PKG_CST_CONFIG_CONTROL.html" title="constant x86::msr::MSR_PKG_CST_CONFIG_CONTROL">MSR_<wbr>PKG_<wbr>CST_<wbr>CONFIG_<wbr>CONTROL</a></dt><dd>C-State Configuration Control (R/W)  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States. See http://biosbits.org.</dd><dt><a class="constant" href="constant.MSR_PKG_ENERGY_STATUS.html" title="constant x86::msr::MSR_PKG_ENERGY_STATUS">MSR_<wbr>PKG_<wbr>ENERGY_<wbr>STATUS</a></dt><dd>PKG Energy Status (R/O)  See Section 14.7.3, Package RAPL Domain.</dd><dt><a class="constant" href="constant.MSR_PKG_PERF_STATUS.html" title="constant x86::msr::MSR_PKG_PERF_STATUS">MSR_<wbr>PKG_<wbr>PERF_<wbr>STATUS</a></dt><dd>Package RAPL Perf Status (R/O)</dd><dt><a class="constant" href="constant.MSR_PKG_POWER_INFO.html" title="constant x86::msr::MSR_PKG_POWER_INFO">MSR_<wbr>PKG_<wbr>POWER_<wbr>INFO</a></dt><dd>PKG RAPL Parameters (R/W) See Section 14.7.3,  Package RAPL  Domain.</dd><dt><a class="constant" href="constant.MSR_PKG_POWER_LIMIT.html" title="constant x86::msr::MSR_PKG_POWER_LIMIT">MSR_<wbr>PKG_<wbr>POWER_<wbr>LIMIT</a></dt><dd>PKG RAPL Power Limit Control (R/W)  See Section 14.7.3, Package RAPL Domain.</dd><dt><a class="constant" href="constant.MSR_PLATFORM_BRV.html" title="constant x86::msr::MSR_PLATFORM_BRV">MSR_<wbr>PLATFORM_<wbr>BRV</a></dt><dd>Platform Feature Requirements (R)</dd><dt><a class="constant" href="constant.MSR_PLATFORM_ID.html" title="constant x86::msr::MSR_PLATFORM_ID">MSR_<wbr>PLATFORM_<wbr>ID</a></dt><dd>Model Specific Platform ID (R)</dd><dt><a class="constant" href="constant.MSR_PLATFORM_INFO.html" title="constant x86::msr::MSR_PLATFORM_INFO">MSR_<wbr>PLATFORM_<wbr>INFO</a></dt><dd>see http://biosbits.org.</dd><dt><a class="constant" href="constant.MSR_PMG_IO_CAPTURE_BASE.html" title="constant x86::msr::MSR_PMG_IO_CAPTURE_BASE">MSR_<wbr>PMG_<wbr>IO_<wbr>CAPTURE_<wbr>BASE</a></dt><dd>Power Management IO Redirection in C-state (R/W)  See http://biosbits.org.</dd><dt><a class="constant" href="constant.MSR_PMH_ESCR0.html" title="constant x86::msr::MSR_PMH_ESCR0">MSR_<wbr>PMH_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_PMH_ESCR1.html" title="constant x86::msr::MSR_PMH_ESCR1">MSR_<wbr>PMH_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_POWER_CTL.html" title="constant x86::msr::MSR_POWER_CTL">MSR_<wbr>POWER_<wbr>CTL</a></dt><dd>Power Control Register. See http://biosbits.org.</dd><dt><a class="constant" href="constant.MSR_PP0_ENERGY_STATUS.html" title="constant x86::msr::MSR_PP0_ENERGY_STATUS">MSR_<wbr>PP0_<wbr>ENERGY_<wbr>STATUS</a></dt><dd>PP0 Energy Status (R/O)  See Section 14.7.4, PP0/PP1 RAPL Domains.</dd><dt><a class="constant" href="constant.MSR_PP0_PERF_STATUS.html" title="constant x86::msr::MSR_PP0_PERF_STATUS">MSR_<wbr>PP0_<wbr>PERF_<wbr>STATUS</a></dt><dd>PP0 Performance Throttling Status (R/O) See Section 14.7.4,  PP0/PP1 RAPL Domains.</dd><dt><a class="constant" href="constant.MSR_PP0_POLICY.html" title="constant x86::msr::MSR_PP0_POLICY">MSR_<wbr>PP0_<wbr>POLICY</a></dt><dd>PP0 Balance Policy (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.</dd><dt><a class="constant" href="constant.MSR_PP0_POWER_LIMIT.html" title="constant x86::msr::MSR_PP0_POWER_LIMIT">MSR_<wbr>PP0_<wbr>POWER_<wbr>LIMIT</a></dt><dd>PP0 RAPL Power Limit Control (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.</dd><dt><a class="constant" href="constant.MSR_PP1_ENERGY_STATUS.html" title="constant x86::msr::MSR_PP1_ENERGY_STATUS">MSR_<wbr>PP1_<wbr>ENERGY_<wbr>STATUS</a></dt><dd>PP1 Energy Status (R/O)  See Section 14.7.4, PP0/PP1 RAPL Domains.</dd><dt><a class="constant" href="constant.MSR_PP1_POLICY.html" title="constant x86::msr::MSR_PP1_POLICY">MSR_<wbr>PP1_<wbr>POLICY</a></dt><dd>PP1 Balance Policy (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.</dd><dt><a class="constant" href="constant.MSR_PP1_POWER_LIMIT.html" title="constant x86::msr::MSR_PP1_POWER_LIMIT">MSR_<wbr>PP1_<wbr>POWER_<wbr>LIMIT</a></dt><dd>PP1 RAPL Power Limit Control (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_R0_PMON_BOX_CTRL">MSR_<wbr>R0_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore R-box 0 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_R0_PMON_BOX_OVF_CTRL">MSR_<wbr>R0_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore R-box 0 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_R0_PMON_BOX_STATUS">MSR_<wbr>R0_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore R-box 0 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_CTR0.html" title="constant x86::msr::MSR_R0_PMON_CTR0">MSR_<wbr>R0_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore R-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_CTR1.html" title="constant x86::msr::MSR_R0_PMON_CTR1">MSR_<wbr>R0_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore R-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_CTR2.html" title="constant x86::msr::MSR_R0_PMON_CTR2">MSR_<wbr>R0_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore R-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_CTR3.html" title="constant x86::msr::MSR_R0_PMON_CTR3">MSR_<wbr>R0_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore R-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_CTR4.html" title="constant x86::msr::MSR_R0_PMON_CTR4">MSR_<wbr>R0_<wbr>PMON_<wbr>CTR4</a></dt><dd>Uncore R-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_CTR5.html" title="constant x86::msr::MSR_R0_PMON_CTR5">MSR_<wbr>R0_<wbr>PMON_<wbr>CTR5</a></dt><dd>Uncore R-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_CTR6.html" title="constant x86::msr::MSR_R0_PMON_CTR6">MSR_<wbr>R0_<wbr>PMON_<wbr>CTR6</a></dt><dd>Uncore R-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_CTR7.html" title="constant x86::msr::MSR_R0_PMON_CTR7">MSR_<wbr>R0_<wbr>PMON_<wbr>CTR7</a></dt><dd>Uncore R-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_R0_PMON_EVNT_SEL0">MSR_<wbr>R0_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore R-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_R0_PMON_EVNT_SEL1">MSR_<wbr>R0_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore R-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_R0_PMON_EVNT_SEL2">MSR_<wbr>R0_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore R-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_R0_PMON_EVNT_SEL3">MSR_<wbr>R0_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore R-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_EVNT_SEL4.html" title="constant x86::msr::MSR_R0_PMON_EVNT_SEL4">MSR_<wbr>R0_<wbr>PMON_<wbr>EVNT_<wbr>SEL4</a></dt><dd>Uncore R-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_EVNT_SEL5.html" title="constant x86::msr::MSR_R0_PMON_EVNT_SEL5">MSR_<wbr>R0_<wbr>PMON_<wbr>EVNT_<wbr>SEL5</a></dt><dd>Uncore R-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_EVNT_SEL6.html" title="constant x86::msr::MSR_R0_PMON_EVNT_SEL6">MSR_<wbr>R0_<wbr>PMON_<wbr>EVNT_<wbr>SEL6</a></dt><dd>Uncore R-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_EVNT_SEL7.html" title="constant x86::msr::MSR_R0_PMON_EVNT_SEL7">MSR_<wbr>R0_<wbr>PMON_<wbr>EVNT_<wbr>SEL7</a></dt><dd>Uncore R-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_IPERF0_P0.html" title="constant x86::msr::MSR_R0_PMON_IPERF0_P0">MSR_<wbr>R0_<wbr>PMON_<wbr>IPER<wbr>F0_<wbr>P0</a></dt><dd>Uncore R-box 0 perfmon IPERF0 unit Port 0 select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_IPERF0_P1.html" title="constant x86::msr::MSR_R0_PMON_IPERF0_P1">MSR_<wbr>R0_<wbr>PMON_<wbr>IPER<wbr>F0_<wbr>P1</a></dt><dd>Uncore R-box 0 perfmon IPERF0 unit Port 1 select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_IPERF0_P2.html" title="constant x86::msr::MSR_R0_PMON_IPERF0_P2">MSR_<wbr>R0_<wbr>PMON_<wbr>IPER<wbr>F0_<wbr>P2</a></dt><dd>Uncore R-box 0 perfmon IPERF0 unit Port 2 select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_IPERF0_P3.html" title="constant x86::msr::MSR_R0_PMON_IPERF0_P3">MSR_<wbr>R0_<wbr>PMON_<wbr>IPER<wbr>F0_<wbr>P3</a></dt><dd>Uncore R-box 0 perfmon IPERF0 unit Port 3 select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_IPERF0_P4.html" title="constant x86::msr::MSR_R0_PMON_IPERF0_P4">MSR_<wbr>R0_<wbr>PMON_<wbr>IPER<wbr>F0_<wbr>P4</a></dt><dd>Uncore R-box 0 perfmon IPERF0 unit Port 4 select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_IPERF0_P5.html" title="constant x86::msr::MSR_R0_PMON_IPERF0_P5">MSR_<wbr>R0_<wbr>PMON_<wbr>IPER<wbr>F0_<wbr>P5</a></dt><dd>Uncore R-box 0 perfmon IPERF0 unit Port 5 select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_IPERF0_P6.html" title="constant x86::msr::MSR_R0_PMON_IPERF0_P6">MSR_<wbr>R0_<wbr>PMON_<wbr>IPER<wbr>F0_<wbr>P6</a></dt><dd>Uncore R-box 0 perfmon IPERF0 unit Port 6 select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_IPERF0_P7.html" title="constant x86::msr::MSR_R0_PMON_IPERF0_P7">MSR_<wbr>R0_<wbr>PMON_<wbr>IPER<wbr>F0_<wbr>P7</a></dt><dd>Uncore R-box 0 perfmon IPERF0 unit Port 7 select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_QLX_P0.html" title="constant x86::msr::MSR_R0_PMON_QLX_P0">MSR_<wbr>R0_<wbr>PMON_<wbr>QLX_<wbr>P0</a></dt><dd>Uncore R-box 0 perfmon QLX unit Port 0 select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_QLX_P1.html" title="constant x86::msr::MSR_R0_PMON_QLX_P1">MSR_<wbr>R0_<wbr>PMON_<wbr>QLX_<wbr>P1</a></dt><dd>Uncore R-box 0 perfmon QLX unit Port 1 select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_QLX_P2.html" title="constant x86::msr::MSR_R0_PMON_QLX_P2">MSR_<wbr>R0_<wbr>PMON_<wbr>QLX_<wbr>P2</a></dt><dd>Uncore R-box 0 perfmon QLX unit Port 2 select MSR.</dd><dt><a class="constant" href="constant.MSR_R0_PMON_QLX_P3.html" title="constant x86::msr::MSR_R0_PMON_QLX_P3">MSR_<wbr>R0_<wbr>PMON_<wbr>QLX_<wbr>P3</a></dt><dd>Uncore R-box 0 perfmon QLX unit Port 3 select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_R1_PMON_BOX_CTRL">MSR_<wbr>R1_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore R-box 1 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_R1_PMON_BOX_OVF_CTRL">MSR_<wbr>R1_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore R-box 1 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_R1_PMON_BOX_STATUS">MSR_<wbr>R1_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore R-box 1 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_CTR8.html" title="constant x86::msr::MSR_R1_PMON_CTR8">MSR_<wbr>R1_<wbr>PMON_<wbr>CTR8</a></dt><dd>Uncore R-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_CTR9.html" title="constant x86::msr::MSR_R1_PMON_CTR9">MSR_<wbr>R1_<wbr>PMON_<wbr>CTR9</a></dt><dd>Uncore R-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_CTR10.html" title="constant x86::msr::MSR_R1_PMON_CTR10">MSR_<wbr>R1_<wbr>PMON_<wbr>CTR10</a></dt><dd>Uncore R-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_CTR11.html" title="constant x86::msr::MSR_R1_PMON_CTR11">MSR_<wbr>R1_<wbr>PMON_<wbr>CTR11</a></dt><dd>Uncore R-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_CTR12.html" title="constant x86::msr::MSR_R1_PMON_CTR12">MSR_<wbr>R1_<wbr>PMON_<wbr>CTR12</a></dt><dd>Uncore R-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_CTR13.html" title="constant x86::msr::MSR_R1_PMON_CTR13">MSR_<wbr>R1_<wbr>PMON_<wbr>CTR13</a></dt><dd>Uncore R-box 1perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_CTR14.html" title="constant x86::msr::MSR_R1_PMON_CTR14">MSR_<wbr>R1_<wbr>PMON_<wbr>CTR14</a></dt><dd>Uncore R-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_CTR15.html" title="constant x86::msr::MSR_R1_PMON_CTR15">MSR_<wbr>R1_<wbr>PMON_<wbr>CTR15</a></dt><dd>Uncore R-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_EVNT_SEL8.html" title="constant x86::msr::MSR_R1_PMON_EVNT_SEL8">MSR_<wbr>R1_<wbr>PMON_<wbr>EVNT_<wbr>SEL8</a></dt><dd>Uncore R-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_EVNT_SEL9.html" title="constant x86::msr::MSR_R1_PMON_EVNT_SEL9">MSR_<wbr>R1_<wbr>PMON_<wbr>EVNT_<wbr>SEL9</a></dt><dd>Uncore R-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_EVNT_SEL10.html" title="constant x86::msr::MSR_R1_PMON_EVNT_SEL10">MSR_<wbr>R1_<wbr>PMON_<wbr>EVNT_<wbr>SEL10</a></dt><dd>Uncore R-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_EVNT_SEL11.html" title="constant x86::msr::MSR_R1_PMON_EVNT_SEL11">MSR_<wbr>R1_<wbr>PMON_<wbr>EVNT_<wbr>SEL11</a></dt><dd>Uncore R-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_EVNT_SEL12.html" title="constant x86::msr::MSR_R1_PMON_EVNT_SEL12">MSR_<wbr>R1_<wbr>PMON_<wbr>EVNT_<wbr>SEL12</a></dt><dd>Uncore R-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_EVNT_SEL13.html" title="constant x86::msr::MSR_R1_PMON_EVNT_SEL13">MSR_<wbr>R1_<wbr>PMON_<wbr>EVNT_<wbr>SEL13</a></dt><dd>Uncore R-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_EVNT_SEL14.html" title="constant x86::msr::MSR_R1_PMON_EVNT_SEL14">MSR_<wbr>R1_<wbr>PMON_<wbr>EVNT_<wbr>SEL14</a></dt><dd>Uncore R-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_EVNT_SEL15.html" title="constant x86::msr::MSR_R1_PMON_EVNT_SEL15">MSR_<wbr>R1_<wbr>PMON_<wbr>EVNT_<wbr>SEL15</a></dt><dd>Uncore R-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_IPERF1_P8.html" title="constant x86::msr::MSR_R1_PMON_IPERF1_P8">MSR_<wbr>R1_<wbr>PMON_<wbr>IPER<wbr>F1_<wbr>P8</a></dt><dd>Uncore R-box 1 perfmon IPERF1 unit Port 8 select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_IPERF1_P9.html" title="constant x86::msr::MSR_R1_PMON_IPERF1_P9">MSR_<wbr>R1_<wbr>PMON_<wbr>IPER<wbr>F1_<wbr>P9</a></dt><dd>Uncore R-box 1 perfmon IPERF1 unit Port 9 select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_IPERF1_P10.html" title="constant x86::msr::MSR_R1_PMON_IPERF1_P10">MSR_<wbr>R1_<wbr>PMON_<wbr>IPER<wbr>F1_<wbr>P10</a></dt><dd>Uncore R-box 1 perfmon IPERF1 unit Port 10 select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_IPERF1_P11.html" title="constant x86::msr::MSR_R1_PMON_IPERF1_P11">MSR_<wbr>R1_<wbr>PMON_<wbr>IPER<wbr>F1_<wbr>P11</a></dt><dd>Uncore R-box 1 perfmon IPERF1 unit Port 11 select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_IPERF1_P12.html" title="constant x86::msr::MSR_R1_PMON_IPERF1_P12">MSR_<wbr>R1_<wbr>PMON_<wbr>IPER<wbr>F1_<wbr>P12</a></dt><dd>Uncore R-box 1 perfmon IPERF1 unit Port 12 select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_IPERF1_P13.html" title="constant x86::msr::MSR_R1_PMON_IPERF1_P13">MSR_<wbr>R1_<wbr>PMON_<wbr>IPER<wbr>F1_<wbr>P13</a></dt><dd>Uncore R-box 1 perfmon IPERF1 unit Port 13 select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_IPERF1_P14.html" title="constant x86::msr::MSR_R1_PMON_IPERF1_P14">MSR_<wbr>R1_<wbr>PMON_<wbr>IPER<wbr>F1_<wbr>P14</a></dt><dd>Uncore R-box 1 perfmon IPERF1 unit Port 14 select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_IPERF1_P15.html" title="constant x86::msr::MSR_R1_PMON_IPERF1_P15">MSR_<wbr>R1_<wbr>PMON_<wbr>IPER<wbr>F1_<wbr>P15</a></dt><dd>Uncore R-box 1 perfmon IPERF1 unit Port 15 select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_QLX_P4.html" title="constant x86::msr::MSR_R1_PMON_QLX_P4">MSR_<wbr>R1_<wbr>PMON_<wbr>QLX_<wbr>P4</a></dt><dd>Uncore R-box 1 perfmon QLX unit Port 4 select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_QLX_P5.html" title="constant x86::msr::MSR_R1_PMON_QLX_P5">MSR_<wbr>R1_<wbr>PMON_<wbr>QLX_<wbr>P5</a></dt><dd>Uncore R-box 1 perfmon QLX unit Port 5 select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_QLX_P6.html" title="constant x86::msr::MSR_R1_PMON_QLX_P6">MSR_<wbr>R1_<wbr>PMON_<wbr>QLX_<wbr>P6</a></dt><dd>Uncore R-box 1 perfmon QLX unit Port 6 select MSR.</dd><dt><a class="constant" href="constant.MSR_R1_PMON_QLX_P7.html" title="constant x86::msr::MSR_R1_PMON_QLX_P7">MSR_<wbr>R1_<wbr>PMON_<wbr>QLX_<wbr>P7</a></dt><dd>Uncore R-box 1 perfmon QLX unit Port 7 select MSR.</dd><dt><a class="constant" href="constant.MSR_RAPL_POWER_UNIT.html" title="constant x86::msr::MSR_RAPL_POWER_UNIT">MSR_<wbr>RAPL_<wbr>POWER_<wbr>UNIT</a></dt><dd>Unit Multipliers used in RAPL Interfaces (R/O)  See Section 14.7.1, RAPL Interfaces.</dd><dt><a class="constant" href="constant.MSR_RAT_ESCR0.html" title="constant x86::msr::MSR_RAT_ESCR0">MSR_<wbr>RAT_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_RAT_ESCR1.html" title="constant x86::msr::MSR_RAT_ESCR1">MSR_<wbr>RAT_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_S0_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_S0_PMON_BOX_CTRL">MSR_<wbr>S0_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore S-box 0 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_S0_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_S0_PMON_BOX_OVF_CTRL">MSR_<wbr>S0_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore S-box 0 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_S0_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_S0_PMON_BOX_STATUS">MSR_<wbr>S0_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore S-box 0 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_S0_PMON_CTR0.html" title="constant x86::msr::MSR_S0_PMON_CTR0">MSR_<wbr>S0_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore S-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_S0_PMON_CTR1.html" title="constant x86::msr::MSR_S0_PMON_CTR1">MSR_<wbr>S0_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore S-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_S0_PMON_CTR2.html" title="constant x86::msr::MSR_S0_PMON_CTR2">MSR_<wbr>S0_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore S-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_S0_PMON_CTR3.html" title="constant x86::msr::MSR_S0_PMON_CTR3">MSR_<wbr>S0_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore S-box 0 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_S0_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_S0_PMON_EVNT_SEL0">MSR_<wbr>S0_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore S-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_S0_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_S0_PMON_EVNT_SEL1">MSR_<wbr>S0_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore S-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_S0_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_S0_PMON_EVNT_SEL2">MSR_<wbr>S0_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore S-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_S0_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_S0_PMON_EVNT_SEL3">MSR_<wbr>S0_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore S-box 0 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_S0_PMON_MASK.html" title="constant x86::msr::MSR_S0_PMON_MASK">MSR_<wbr>S0_<wbr>PMON_<wbr>MASK</a></dt><dd>Uncore S-box 0 perfmon local box mask MSR.</dd><dt><a class="constant" href="constant.MSR_S0_PMON_MATCH.html" title="constant x86::msr::MSR_S0_PMON_MATCH">MSR_<wbr>S0_<wbr>PMON_<wbr>MATCH</a></dt><dd>Uncore S-box 0 perfmon local box match MSR.</dd><dt><a class="constant" href="constant.MSR_S1_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_S1_PMON_BOX_CTRL">MSR_<wbr>S1_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore S-box 1 perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_S1_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_S1_PMON_BOX_OVF_CTRL">MSR_<wbr>S1_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore S-box 1 perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_S1_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_S1_PMON_BOX_STATUS">MSR_<wbr>S1_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore S-box 1 perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_S1_PMON_CTR0.html" title="constant x86::msr::MSR_S1_PMON_CTR0">MSR_<wbr>S1_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore S-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_S1_PMON_CTR1.html" title="constant x86::msr::MSR_S1_PMON_CTR1">MSR_<wbr>S1_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore S-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_S1_PMON_CTR2.html" title="constant x86::msr::MSR_S1_PMON_CTR2">MSR_<wbr>S1_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore S-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_S1_PMON_CTR3.html" title="constant x86::msr::MSR_S1_PMON_CTR3">MSR_<wbr>S1_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore S-box 1 perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_S1_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_S1_PMON_EVNT_SEL0">MSR_<wbr>S1_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore S-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_S1_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_S1_PMON_EVNT_SEL1">MSR_<wbr>S1_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore S-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_S1_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_S1_PMON_EVNT_SEL2">MSR_<wbr>S1_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore S-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_S1_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_S1_PMON_EVNT_SEL3">MSR_<wbr>S1_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore S-box 1 perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_S1_PMON_MASK.html" title="constant x86::msr::MSR_S1_PMON_MASK">MSR_<wbr>S1_<wbr>PMON_<wbr>MASK</a></dt><dd>Uncore S-box 1 perfmon local box mask MSR.</dd><dt><a class="constant" href="constant.MSR_S1_PMON_MATCH.html" title="constant x86::msr::MSR_S1_PMON_MATCH">MSR_<wbr>S1_<wbr>PMON_<wbr>MATCH</a></dt><dd>Uncore S-box 1 perfmon local box match MSR.</dd><dt><a class="constant" href="constant.MSR_SAAT_ESCR0.html" title="constant x86::msr::MSR_SAAT_ESCR0">MSR_<wbr>SAAT_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_SAAT_ESCR1.html" title="constant x86::msr::MSR_SAAT_ESCR1">MSR_<wbr>SAAT_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_SMI_COUNT.html" title="constant x86::msr::MSR_SMI_COUNT">MSR_<wbr>SMI_<wbr>COUNT</a></dt><dd>SMI Counter (R/O)</dd><dt><a class="constant" href="constant.MSR_SMM_BLOCKED.html" title="constant x86::msr::MSR_SMM_BLOCKED">MSR_<wbr>SMM_<wbr>BLOCKED</a></dt><dd>SMM Blocked (SMM-RO) Reports the blocked state of all logical processors in the package .  Available only while in SMM.</dd><dt><a class="constant" href="constant.MSR_SMM_DELAYED.html" title="constant x86::msr::MSR_SMM_DELAYED">MSR_<wbr>SMM_<wbr>DELAYED</a></dt><dd>SMM Delayed (SMM-RO) Reports the interruptible state of all logical processors in the  package . Available only while in SMM and  MSR_SMM_MCA_CAP[LONG_FLOW_INDICATION] == 1.</dd><dt><a class="constant" href="constant.MSR_SMM_FEATURE_CONTROL.html" title="constant x86::msr::MSR_SMM_FEATURE_CONTROL">MSR_<wbr>SMM_<wbr>FEATURE_<wbr>CONTROL</a></dt><dd>Enhanced SMM Feature Control (SMM-RW) Reports SMM capability Enhancement. Accessible only while in  SMM.</dd><dt><a class="constant" href="constant.MSR_SMM_MCA_CAP.html" title="constant x86::msr::MSR_SMM_MCA_CAP">MSR_<wbr>SMM_<wbr>MCA_<wbr>CAP</a></dt><dd>Enhanced SMM Capabilities (SMM-RO) Reports SMM capability Enhancement. Accessible only while in  SMM.</dd><dt><a class="constant" href="constant.MSR_SMRR_PHYSMASK.html" title="constant x86::msr::MSR_SMRR_PHYSMASK">MSR_<wbr>SMRR_<wbr>PHYSMASK</a></dt><dd>System Management Mode Physical Address Mask register  (WO in SMM) Model-specific implementation of SMRR-like interface, read visible  and write only in SMM..</dd><dt><a class="constant" href="constant.MSR_SSU_ESCR0.html" title="constant x86::msr::MSR_SSU_ESCR0">MSR_<wbr>SSU_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_TBPU_ESCR0.html" title="constant x86::msr::MSR_TBPU_ESCR0">MSR_<wbr>TBPU_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_TBPU_ESCR1.html" title="constant x86::msr::MSR_TBPU_ESCR1">MSR_<wbr>TBPU_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_TC_ESCR0.html" title="constant x86::msr::MSR_TC_ESCR0">MSR_<wbr>TC_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_TC_ESCR1.html" title="constant x86::msr::MSR_TC_ESCR1">MSR_<wbr>TC_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_TEMPERATURE_TARGET.html" title="constant x86::msr::MSR_TEMPERATURE_TARGET">MSR_<wbr>TEMPERATURE_<wbr>TARGET</a></dt><dt><a class="constant" href="constant.MSR_THERM2_CTL.html" title="constant x86::msr::MSR_THERM2_CTL">MSR_<wbr>THER<wbr>M2_<wbr>CTL</a></dt><dd>Thermal Monitor 2 Control.</dd><dt><a class="constant" href="constant.MSR_TURBO_ACTIVATION_RATIO.html" title="constant x86::msr::MSR_TURBO_ACTIVATION_RATIO">MSR_<wbr>TURBO_<wbr>ACTIVATION_<wbr>RATIO</a></dt><dd>ConfigTDP Control (R/W)</dd><dt><a class="constant" href="constant.MSR_TURBO_POWER_CURRENT_LIMIT.html" title="constant x86::msr::MSR_TURBO_POWER_CURRENT_LIMIT">MSR_<wbr>TURBO_<wbr>POWER_<wbr>CURRENT_<wbr>LIMIT</a></dt><dd>See http://biosbits.org.</dd><dt><a class="constant" href="constant.MSR_TURBO_RATIO_LIMIT.html" title="constant x86::msr::MSR_TURBO_RATIO_LIMIT">MSR_<wbr>TURBO_<wbr>RATIO_<wbr>LIMIT</a></dt><dd>Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1</dd><dt><a class="constant" href="constant.MSR_U2L_ESCR0.html" title="constant x86::msr::MSR_U2L_ESCR0">MSR_<wbr>U2L_<wbr>ESCR0</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_U2L_ESCR1.html" title="constant x86::msr::MSR_U2L_ESCR1">MSR_<wbr>U2L_<wbr>ESCR1</a></dt><dd>See Section 18.12.1, ESCR MSRs.</dd><dt><a class="constant" href="constant.MSR_UNCORE_ADDR_OPCODE_MATCH.html" title="constant x86::msr::MSR_UNCORE_ADDR_OPCODE_MATCH">MSR_<wbr>UNCORE_<wbr>ADDR_<wbr>OPCODE_<wbr>MATCH</a></dt><dd>See Section 18.7.2.3, Uncore Address/Opcode Match MSR.</dd><dt><a class="constant" href="constant.MSR_UNCORE_FIXED_CTR0.html" title="constant x86::msr::MSR_UNCORE_FIXED_CTR0">MSR_<wbr>UNCORE_<wbr>FIXED_<wbr>CTR0</a></dt><dd>See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_FIXED_CTR_CTRL.html" title="constant x86::msr::MSR_UNCORE_FIXED_CTR_CTRL">MSR_<wbr>UNCORE_<wbr>FIXED_<wbr>CTR_<wbr>CTRL</a></dt><dd>See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PERFEVTSEL0.html" title="constant x86::msr::MSR_UNCORE_PERFEVTSEL0">MSR_<wbr>UNCORE_<wbr>PERFEVTSE<wbr>L0</a></dt><dd>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PERFEVTSEL1.html" title="constant x86::msr::MSR_UNCORE_PERFEVTSEL1">MSR_<wbr>UNCORE_<wbr>PERFEVTSE<wbr>L1</a></dt><dd>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PERFEVTSEL2.html" title="constant x86::msr::MSR_UNCORE_PERFEVTSEL2">MSR_<wbr>UNCORE_<wbr>PERFEVTSE<wbr>L2</a></dt><dd>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PERFEVTSEL3.html" title="constant x86::msr::MSR_UNCORE_PERFEVTSEL3">MSR_<wbr>UNCORE_<wbr>PERFEVTSE<wbr>L3</a></dt><dd>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PERFEVTSEL4.html" title="constant x86::msr::MSR_UNCORE_PERFEVTSEL4">MSR_<wbr>UNCORE_<wbr>PERFEVTSE<wbr>L4</a></dt><dd>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PERFEVTSEL5.html" title="constant x86::msr::MSR_UNCORE_PERFEVTSEL5">MSR_<wbr>UNCORE_<wbr>PERFEVTSE<wbr>L5</a></dt><dd>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PERFEVTSEL6.html" title="constant x86::msr::MSR_UNCORE_PERFEVTSEL6">MSR_<wbr>UNCORE_<wbr>PERFEVTSE<wbr>L6</a></dt><dd>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PERFEVTSEL7.html" title="constant x86::msr::MSR_UNCORE_PERFEVTSEL7">MSR_<wbr>UNCORE_<wbr>PERFEVTSE<wbr>L7</a></dt><dd>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PERF_GLOBAL_CTRL.html" title="constant x86::msr::MSR_UNCORE_PERF_GLOBAL_CTRL">MSR_<wbr>UNCORE_<wbr>PERF_<wbr>GLOBAL_<wbr>CTRL</a></dt><dd>See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PERF_GLOBAL_OVF_CTRL.html" title="constant x86::msr::MSR_UNCORE_PERF_GLOBAL_OVF_CTRL">MSR_<wbr>UNCORE_<wbr>PERF_<wbr>GLOBAL_<wbr>OVF_<wbr>CTRL</a></dt><dd>See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PERF_GLOBAL_STATUS.html" title="constant x86::msr::MSR_UNCORE_PERF_GLOBAL_STATUS">MSR_<wbr>UNCORE_<wbr>PERF_<wbr>GLOBAL_<wbr>STATUS</a></dt><dd>See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PMC0.html" title="constant x86::msr::MSR_UNCORE_PMC0">MSR_<wbr>UNCORE_<wbr>PMC0</a></dt><dd>See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PMC1.html" title="constant x86::msr::MSR_UNCORE_PMC1">MSR_<wbr>UNCORE_<wbr>PMC1</a></dt><dd>See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PMC2.html" title="constant x86::msr::MSR_UNCORE_PMC2">MSR_<wbr>UNCORE_<wbr>PMC2</a></dt><dd>See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PMC3.html" title="constant x86::msr::MSR_UNCORE_PMC3">MSR_<wbr>UNCORE_<wbr>PMC3</a></dt><dd>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PMC4.html" title="constant x86::msr::MSR_UNCORE_PMC4">MSR_<wbr>UNCORE_<wbr>PMC4</a></dt><dd>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PMC5.html" title="constant x86::msr::MSR_UNCORE_PMC5">MSR_<wbr>UNCORE_<wbr>PMC5</a></dt><dd>See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PMC6.html" title="constant x86::msr::MSR_UNCORE_PMC6">MSR_<wbr>UNCORE_<wbr>PMC6</a></dt><dd>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</dd><dt><a class="constant" href="constant.MSR_UNCORE_PMC7.html" title="constant x86::msr::MSR_UNCORE_PMC7">MSR_<wbr>UNCORE_<wbr>PMC7</a></dt><dd>See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</dd><dt><a class="constant" href="constant.MSR_UNC_ARB_PERFEVTSEL0.html" title="constant x86::msr::MSR_UNC_ARB_PERFEVTSEL0">MSR_<wbr>UNC_<wbr>ARB_<wbr>PERFEVTSE<wbr>L0</a></dt><dd>Uncore Arb unit, counter 0 event select MSR</dd><dt><a class="constant" href="constant.MSR_UNC_ARB_PERFEVTSEL1.html" title="constant x86::msr::MSR_UNC_ARB_PERFEVTSEL1">MSR_<wbr>UNC_<wbr>ARB_<wbr>PERFEVTSE<wbr>L1</a></dt><dd>Uncore Arb unit, counter 1 event select MSR</dd><dt><a class="constant" href="constant.MSR_UNC_ARB_PER_CTR0.html" title="constant x86::msr::MSR_UNC_ARB_PER_CTR0">MSR_<wbr>UNC_<wbr>ARB_<wbr>PER_<wbr>CTR0</a></dt><dd>Uncore Arb unit, performance counter 0</dd><dt><a class="constant" href="constant.MSR_UNC_ARB_PER_CTR1.html" title="constant x86::msr::MSR_UNC_ARB_PER_CTR1">MSR_<wbr>UNC_<wbr>ARB_<wbr>PER_<wbr>CTR1</a></dt><dd>Uncore Arb unit, performance counter 1</dd><dt><a class="constant" href="constant.MSR_UNC_CBO_0_PERFEVTSEL0.html" title="constant x86::msr::MSR_UNC_CBO_0_PERFEVTSEL0">MSR_<wbr>UNC_<wbr>CBO_<wbr>0_<wbr>PERFEVTSE<wbr>L0</a></dt><dd>Uncore C-Box 0, counter 0 event select MSR</dd><dt><a class="constant" href="constant.MSR_UNC_CBO_0_PERFEVTSEL1.html" title="constant x86::msr::MSR_UNC_CBO_0_PERFEVTSEL1">MSR_<wbr>UNC_<wbr>CBO_<wbr>0_<wbr>PERFEVTSE<wbr>L1</a></dt><dd>Uncore C-Box 0, counter 1 event select MSR</dd><dt><a class="constant" href="constant.MSR_UNC_CBO_0_PER_CTR0.html" title="constant x86::msr::MSR_UNC_CBO_0_PER_CTR0">MSR_<wbr>UNC_<wbr>CBO_<wbr>0_<wbr>PER_<wbr>CTR0</a></dt><dd>Uncore C-Box 0, performance counter 0</dd><dt><a class="constant" href="constant.MSR_UNC_CBO_0_PER_CTR1.html" title="constant x86::msr::MSR_UNC_CBO_0_PER_CTR1">MSR_<wbr>UNC_<wbr>CBO_<wbr>0_<wbr>PER_<wbr>CTR1</a></dt><dd>Uncore C-Box 0, performance counter 1</dd><dt><a class="constant" href="constant.MSR_UNC_CBO_1_PERFEVTSEL0.html" title="constant x86::msr::MSR_UNC_CBO_1_PERFEVTSEL0">MSR_<wbr>UNC_<wbr>CBO_<wbr>1_<wbr>PERFEVTSE<wbr>L0</a></dt><dd>Uncore C-Box 1, counter 0 event select MSR</dd><dt><a class="constant" href="constant.MSR_UNC_CBO_1_PERFEVTSEL1.html" title="constant x86::msr::MSR_UNC_CBO_1_PERFEVTSEL1">MSR_<wbr>UNC_<wbr>CBO_<wbr>1_<wbr>PERFEVTSE<wbr>L1</a></dt><dd>Uncore C-Box 1, counter 1 event select MSR</dd><dt><a class="constant" href="constant.MSR_UNC_CBO_1_PER_CTR0.html" title="constant x86::msr::MSR_UNC_CBO_1_PER_CTR0">MSR_<wbr>UNC_<wbr>CBO_<wbr>1_<wbr>PER_<wbr>CTR0</a></dt><dd>Uncore C-Box 1, performance counter 0</dd><dt><a class="constant" href="constant.MSR_UNC_CBO_1_PER_CTR1.html" title="constant x86::msr::MSR_UNC_CBO_1_PER_CTR1">MSR_<wbr>UNC_<wbr>CBO_<wbr>1_<wbr>PER_<wbr>CTR1</a></dt><dd>Uncore C-Box 1, performance counter 1</dd><dt><a class="constant" href="constant.MSR_UNC_CBO_2_PERFEVTSEL0.html" title="constant x86::msr::MSR_UNC_CBO_2_PERFEVTSEL0">MSR_<wbr>UNC_<wbr>CBO_<wbr>2_<wbr>PERFEVTSE<wbr>L0</a></dt><dd>Uncore C-Box 2, counter 0 event select MSR</dd><dt><a class="constant" href="constant.MSR_UNC_CBO_2_PERFEVTSEL1.html" title="constant x86::msr::MSR_UNC_CBO_2_PERFEVTSEL1">MSR_<wbr>UNC_<wbr>CBO_<wbr>2_<wbr>PERFEVTSE<wbr>L1</a></dt><dd>Uncore C-Box 2, counter 1 event select MSR</dd><dt><a class="constant" href="constant.MSR_UNC_CBO_2_PER_CTR0.html" title="constant x86::msr::MSR_UNC_CBO_2_PER_CTR0">MSR_<wbr>UNC_<wbr>CBO_<wbr>2_<wbr>PER_<wbr>CTR0</a></dt><dd>Uncore C-Box 2, performance counter 0</dd><dt><a class="constant" href="constant.MSR_UNC_CBO_2_PER_CTR1.html" title="constant x86::msr::MSR_UNC_CBO_2_PER_CTR1">MSR_<wbr>UNC_<wbr>CBO_<wbr>2_<wbr>PER_<wbr>CTR1</a></dt><dd>Uncore C-Box 2, performance counter 1</dd><dt><a class="constant" href="constant.MSR_UNC_CBO_3_PERFEVTSEL0.html" title="constant x86::msr::MSR_UNC_CBO_3_PERFEVTSEL0">MSR_<wbr>UNC_<wbr>CBO_<wbr>3_<wbr>PERFEVTSE<wbr>L0</a></dt><dd>Uncore C-Box 3, counter 0 event select MSR</dd><dt><a class="constant" href="constant.MSR_UNC_CBO_3_PERFEVTSEL1.html" title="constant x86::msr::MSR_UNC_CBO_3_PERFEVTSEL1">MSR_<wbr>UNC_<wbr>CBO_<wbr>3_<wbr>PERFEVTSE<wbr>L1</a></dt><dd>Uncore C-Box 3, counter 1 event select MSR.</dd><dt><a class="constant" href="constant.MSR_UNC_CBO_3_PER_CTR0.html" title="constant x86::msr::MSR_UNC_CBO_3_PER_CTR0">MSR_<wbr>UNC_<wbr>CBO_<wbr>3_<wbr>PER_<wbr>CTR0</a></dt><dd>Uncore C-Box 3, performance counter 0.</dd><dt><a class="constant" href="constant.MSR_UNC_CBO_3_PER_CTR1.html" title="constant x86::msr::MSR_UNC_CBO_3_PER_CTR1">MSR_<wbr>UNC_<wbr>CBO_<wbr>3_<wbr>PER_<wbr>CTR1</a></dt><dd>Uncore C-Box 3, performance counter 1.</dd><dt><a class="constant" href="constant.MSR_UNC_CBO_CONFIG.html" title="constant x86::msr::MSR_UNC_CBO_CONFIG">MSR_<wbr>UNC_<wbr>CBO_<wbr>CONFIG</a></dt><dd>Uncore C-Box configuration information (R/O)</dd><dt><a class="constant" href="constant.MSR_UNC_PERF_FIXED_CTR.html" title="constant x86::msr::MSR_UNC_PERF_FIXED_CTR">MSR_<wbr>UNC_<wbr>PERF_<wbr>FIXED_<wbr>CTR</a></dt><dd>Uncore fixed counter</dd><dt><a class="constant" href="constant.MSR_UNC_PERF_FIXED_CTRL.html" title="constant x86::msr::MSR_UNC_PERF_FIXED_CTRL">MSR_<wbr>UNC_<wbr>PERF_<wbr>FIXED_<wbr>CTRL</a></dt><dd>Uncore fixed counter control (R/W)</dd><dt><a class="constant" href="constant.MSR_UNC_PERF_GLOBAL_CTRL.html" title="constant x86::msr::MSR_UNC_PERF_GLOBAL_CTRL">MSR_<wbr>UNC_<wbr>PERF_<wbr>GLOBAL_<wbr>CTRL</a></dt><dd>Uncore PMU global control</dd><dt><a class="constant" href="constant.MSR_UNC_PERF_GLOBAL_STATUS.html" title="constant x86::msr::MSR_UNC_PERF_GLOBAL_STATUS">MSR_<wbr>UNC_<wbr>PERF_<wbr>GLOBAL_<wbr>STATUS</a></dt><dd>Uncore PMU main status</dd><dt><a class="constant" href="constant.MSR_U_PMON_CTR.html" title="constant x86::msr::MSR_U_PMON_CTR">MSR_<wbr>U_<wbr>PMON_<wbr>CTR</a></dt><dd>Uncore U-box perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_U_PMON_EVNT_SEL.html" title="constant x86::msr::MSR_U_PMON_EVNT_SEL">MSR_<wbr>U_<wbr>PMON_<wbr>EVNT_<wbr>SEL</a></dt><dd>Uncore U-box perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_U_PMON_GLOBAL_CTRL.html" title="constant x86::msr::MSR_U_PMON_GLOBAL_CTRL">MSR_<wbr>U_<wbr>PMON_<wbr>GLOBAL_<wbr>CTRL</a></dt><dd>Uncore U-box perfmon global control MSR.</dd><dt><a class="constant" href="constant.MSR_U_PMON_GLOBAL_OVF_CTRL.html" title="constant x86::msr::MSR_U_PMON_GLOBAL_OVF_CTRL">MSR_<wbr>U_<wbr>PMON_<wbr>GLOBAL_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore U-box perfmon global overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_U_PMON_GLOBAL_STATUS.html" title="constant x86::msr::MSR_U_PMON_GLOBAL_STATUS">MSR_<wbr>U_<wbr>PMON_<wbr>GLOBAL_<wbr>STATUS</a></dt><dd>Uncore U-box perfmon global status MSR.</dd><dt><a class="constant" href="constant.MSR_W_PMON_BOX_CTRL.html" title="constant x86::msr::MSR_W_PMON_BOX_CTRL">MSR_<wbr>W_<wbr>PMON_<wbr>BOX_<wbr>CTRL</a></dt><dd>Uncore W-box perfmon local box control MSR.</dd><dt><a class="constant" href="constant.MSR_W_PMON_BOX_OVF_CTRL.html" title="constant x86::msr::MSR_W_PMON_BOX_OVF_CTRL">MSR_<wbr>W_<wbr>PMON_<wbr>BOX_<wbr>OVF_<wbr>CTRL</a></dt><dd>Uncore W-box perfmon local box overflow control MSR.</dd><dt><a class="constant" href="constant.MSR_W_PMON_BOX_STATUS.html" title="constant x86::msr::MSR_W_PMON_BOX_STATUS">MSR_<wbr>W_<wbr>PMON_<wbr>BOX_<wbr>STATUS</a></dt><dd>Uncore W-box perfmon local box status MSR.</dd><dt><a class="constant" href="constant.MSR_W_PMON_CTR0.html" title="constant x86::msr::MSR_W_PMON_CTR0">MSR_<wbr>W_<wbr>PMON_<wbr>CTR0</a></dt><dd>Uncore W-box perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_W_PMON_CTR1.html" title="constant x86::msr::MSR_W_PMON_CTR1">MSR_<wbr>W_<wbr>PMON_<wbr>CTR1</a></dt><dd>Uncore W-box perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_W_PMON_CTR2.html" title="constant x86::msr::MSR_W_PMON_CTR2">MSR_<wbr>W_<wbr>PMON_<wbr>CTR2</a></dt><dd>Uncore W-box perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_W_PMON_CTR3.html" title="constant x86::msr::MSR_W_PMON_CTR3">MSR_<wbr>W_<wbr>PMON_<wbr>CTR3</a></dt><dd>Uncore W-box perfmon counter MSR.</dd><dt><a class="constant" href="constant.MSR_W_PMON_EVNT_SEL0.html" title="constant x86::msr::MSR_W_PMON_EVNT_SEL0">MSR_<wbr>W_<wbr>PMON_<wbr>EVNT_<wbr>SEL0</a></dt><dd>Uncore W-box perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_W_PMON_EVNT_SEL1.html" title="constant x86::msr::MSR_W_PMON_EVNT_SEL1">MSR_<wbr>W_<wbr>PMON_<wbr>EVNT_<wbr>SEL1</a></dt><dd>Uncore W-box perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_W_PMON_EVNT_SEL2.html" title="constant x86::msr::MSR_W_PMON_EVNT_SEL2">MSR_<wbr>W_<wbr>PMON_<wbr>EVNT_<wbr>SEL2</a></dt><dd>Uncore W-box perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_W_PMON_EVNT_SEL3.html" title="constant x86::msr::MSR_W_PMON_EVNT_SEL3">MSR_<wbr>W_<wbr>PMON_<wbr>EVNT_<wbr>SEL3</a></dt><dd>Uncore W-box perfmon event select MSR.</dd><dt><a class="constant" href="constant.MSR_W_PMON_FIXED_CTR.html" title="constant x86::msr::MSR_W_PMON_FIXED_CTR">MSR_<wbr>W_<wbr>PMON_<wbr>FIXED_<wbr>CTR</a></dt><dd>Uncore W-box perfmon fixed counter</dd><dt><a class="constant" href="constant.MSR_W_PMON_FIXED_CTR_CTL.html" title="constant x86::msr::MSR_W_PMON_FIXED_CTR_CTL">MSR_<wbr>W_<wbr>PMON_<wbr>FIXED_<wbr>CTR_<wbr>CTL</a></dt><dd>Uncore U-box perfmon fixed counter control MSR</dd><dt><a class="constant" href="constant.P5_MC_ADDR.html" title="constant x86::msr::P5_MC_ADDR">P5_<wbr>MC_<wbr>ADDR</a></dt><dd>See Section 35.16, MSRs in Pentium Processors,  and see  Table 35-2.</dd><dt><a class="constant" href="constant.P5_MC_TYPE.html" title="constant x86::msr::P5_MC_TYPE">P5_<wbr>MC_<wbr>TYPE</a></dt><dd>See Section 35.16, MSRs in Pentium Processors,  and see  Table 35-2.</dd><dt><a class="constant" href="constant.ROB_CR_BKUPTMPDR6.html" title="constant x86::msr::ROB_CR_BKUPTMPDR6">ROB_<wbr>CR_<wbr>BKUPTMPD<wbr>R6</a></dt><dt><a class="constant" href="constant.SYSENTER_CS_MSR.html" title="constant x86::msr::SYSENTER_CS_MSR">SYSENTER_<wbr>CS_<wbr>MSR</a></dt><dd>CS register target for CPL 0 code</dd><dt><a class="constant" href="constant.SYSENTER_EIP_MSR.html" title="constant x86::msr::SYSENTER_EIP_MSR">SYSENTER_<wbr>EIP_<wbr>MSR</a></dt><dd>CPL 0 code entry point</dd><dt><a class="constant" href="constant.SYSENTER_ESP_MSR.html" title="constant x86::msr::SYSENTER_ESP_MSR">SYSENTER_<wbr>ESP_<wbr>MSR</a></dt><dd>Stack pointer for CPL 0 stack</dd><dt><a class="constant" href="constant.TEST_CTL.html" title="constant x86::msr::TEST_CTL">TEST_<wbr>CTL</a></dt><dd>Test Control Register</dd><dt><a class="constant" href="constant.TSC.html" title="constant x86::msr::TSC">TSC</a></dt><dd>See Section 17.13, Time-Stamp Counter.</dd></dl><h2 id="functions" class="section-header">Functions<a href="#functions" class="anchor">§</a></h2><dl class="item-table"><dt><a class="fn" href="fn.rdmsr.html" title="fn x86::msr::rdmsr">rdmsr</a><sup title="unsafe function">⚠</sup></dt><dd>Read 64 bits msr register.</dd><dt><a class="fn" href="fn.wrmsr.html" title="fn x86::msr::wrmsr">wrmsr</a><sup title="unsafe function">⚠</sup></dt><dd>Write 64 bits to msr register.</dd></dl></section></div></main></body></html>