<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.05.10.16:37:12"
 outputDirectory="/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 LP"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CL016YU256C8G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="spislave0" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="" />
   <port name="spislave0_ispi_in" direction="input" role="ispi_in" width="1" />
   <port
       name="spislave0_ispi_send_byte"
       direction="input"
       role="ispi_send_byte"
       width="8" />
   <port
       name="spislave0_ispi_ss_n"
       direction="input"
       role="ispi_ss_n"
       width="1" />
   <port
       name="spislave0_ospi_inc_wraddr"
       direction="output"
       role="ospi_inc_wraddr"
       width="1" />
   <port
       name="spislave0_ospi_out"
       direction="output"
       role="ospi_out"
       width="1" />
   <port
       name="spislave0_ospi_periph_slct"
       direction="output"
       role="ospi_periph_slct"
       width="5" />
   <port
       name="spislave0_ospi_rcv_byte"
       direction="output"
       role="ospi_rcv_byte"
       width="8" />
   <port
       name="spislave0_ospi_rcv_cmd"
       direction="output"
       role="ospi_rcv_cmd"
       width="8" />
   <port
       name="spislave0_ospi_write_sig"
       direction="output"
       role="ospi_write_sig"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="test_programm:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10CL016YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1557499032,AUTO_UNIQUE_ID=(SPIslave:1.0:)(clock_source:18.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock:18.0:)"
   instancePathKey="test_programm"
   kind="test_programm"
   version="1.0"
   name="test_programm">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1557499032" />
  <parameter name="AUTO_DEVICE" value="10CL016YU256C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm/synthesis/test_programm.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm/synthesis/submodules/SPISlave.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/SPIslave_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="test_programm">queue size: 0 starting:test_programm "test_programm"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="test_programm"><![CDATA["<b>test_programm</b>" reuses <b>SPIslave</b> "<b>submodules/SPISlave</b>"]]></message>
   <message level="Debug" culprit="test_programm">queue size: 0 starting:SPIslave "submodules/SPISlave"</message>
   <message level="Info" culprit="SPIslave_0"><![CDATA["<b>test_programm</b>" instantiated <b>SPIslave</b> "<b>SPIslave_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="SPIslave:1.0:"
   instancePathKey="test_programm:.:SPIslave_0"
   kind="SPIslave"
   version="1.0"
   name="SPISlave">
  <generatedFiles>
   <file
       path="/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm/synthesis/submodules/SPISlave.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/SPIslave_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="test_programm" as="SPIslave_0" />
  <messages>
   <message level="Debug" culprit="test_programm">queue size: 0 starting:SPIslave "submodules/SPISlave"</message>
   <message level="Info" culprit="SPIslave_0"><![CDATA["<b>test_programm</b>" instantiated <b>SPIslave</b> "<b>SPIslave_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
