=====
SETUP
-19.569
40.483
20.915
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.348
CPU/u0/alu/Q_v_5_s
26.348
26.405
CPU/u0/alu/Q_v_6_s
26.405
26.968
CPU/u0/n1374_s14
28.251
28.876
CPU/u0/n1374_s10
29.295
30.327
CPU/u0/n1349_s19
31.956
33.055
CPU/u0/n1349_s12
33.061
34.087
CPU/u0/n1349_s6
34.506
35.538
CPU/u0/n1349_s2
36.342
37.441
CPU/u0/n1830_s0
39.385
40.484
CPU/u0/IncDecZ_s1
40.484
=====
SETUP
-19.032
39.946
20.915
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.348
CPU/u0/alu/Q_v_5_s
26.348
26.405
CPU/u0/alu/Q_v_6_s
26.405
26.968
CPU/u0/n1374_s14
28.251
28.876
CPU/u0/n1374_s10
29.295
30.327
CPU/u0/n1489_s30
32.447
33.269
CPU/u0/n1489_s21
33.274
34.335
CPU/u0/n1489_s12
34.754
35.556
CPU/u0/n1489_s8
35.975
37.074
CPU/u0/n1489_s7
38.847
39.946
CPU/u0/F_2_s1
39.946
=====
SETUP
-17.731
38.646
20.915
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.348
CPU/u0/alu/Q_v_5_s
26.348
26.405
CPU/u0/alu/Q_v_6_s
26.405
26.968
CPU/u0/n1374_s14
28.251
28.876
CPU/u0/n1374_s10
29.295
30.327
CPU/u0/n1349_s19
31.956
33.055
CPU/u0/n1349_s12
33.061
34.087
CPU/u0/n1349_s6
34.506
35.538
CPU/u0/n1349_s2
36.342
37.403
CPU/u0/n1349_s1
37.824
38.646
CPU/u0/F_6_s1
38.646
=====
SETUP
-17.559
38.831
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.348
CPU/u0/alu/Q_v_5_s
26.348
26.405
CPU/u0/alu/Q_v_6_s
26.405
26.968
CPU/u0/n1374_s14
28.251
28.876
CPU/u0/n1374_s10
29.295
30.327
CPU/u0/n1374_s7
30.344
30.970
CPU/u0/n1374_s5
30.975
31.601
CPU/u0/n1374_s2
31.607
32.706
CPU/u0/RegDIH_6_s2
34.176
35.275
CPU/u0/RegDIH_6_s0
36.250
36.876
CPU/u0/Regs/RegsH_RegsH_0_1_s0
38.831
=====
SETUP
-17.395
38.666
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.348
CPU/u0/alu/Q_v_5_s
26.348
26.405
CPU/u0/alu/Q_v_6_s
26.405
26.968
CPU/u0/n1374_s14
28.251
28.876
CPU/u0/n1374_s10
29.295
30.327
CPU/u0/n1374_s7
30.344
30.970
CPU/u0/n1374_s5
30.975
31.601
CPU/u0/n1374_s2
31.607
32.706
CPU/u0/RegDIH_6_s2
34.176
35.275
CPU/u0/RegDIH_6_s0
36.250
36.876
CPU/u0/Regs/RegsH_RegsH_0_1_s
38.666
=====
SETUP
-17.074
38.346
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.348
CPU/u0/alu/Q_v_5_s
26.348
26.876
CPU/u0/n1375_s17
27.295
28.327
CPU/u0/n1375_s14
28.333
29.135
CPU/u0/n1375_s10
29.559
30.585
CPU/u0/n1375_s5
31.004
31.630
CPU/u0/n1375_s2
31.636
32.458
CPU/u0/RegDIH_5_s2
33.613
34.435
CPU/u0/RegDIH_5_s0
35.894
36.716
CPU/u0/Regs/RegsH_RegsH_0_1_s0
38.346
=====
SETUP
-16.740
38.011
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.348
CPU/u0/alu/Q_v_5_s
26.348
26.876
CPU/u0/n1375_s17
27.295
28.327
CPU/u0/n1375_s14
28.333
29.135
CPU/u0/n1375_s10
29.559
30.585
CPU/u0/n1375_s5
31.004
31.630
CPU/u0/n1375_s2
31.636
32.458
CPU/u0/RegDIH_5_s2
33.613
34.435
CPU/u0/RegDIH_5_s0
35.894
36.716
CPU/u0/Regs/RegsH_RegsH_0_1_s1
38.011
=====
SETUP
-16.740
38.011
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.348
CPU/u0/alu/Q_v_5_s
26.348
26.876
CPU/u0/n1375_s17
27.295
28.327
CPU/u0/n1375_s14
28.333
29.135
CPU/u0/n1375_s10
29.559
30.585
CPU/u0/n1375_s5
31.004
31.630
CPU/u0/n1375_s2
31.636
32.458
CPU/u0/RegDIH_5_s2
33.613
34.435
CPU/u0/RegDIH_5_s0
35.894
36.716
CPU/u0/Regs/RegsH_RegsH_0_1_s
38.011
=====
SETUP
-16.490
37.761
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
24.347
CPU/u0/n1486_s13
25.151
26.183
CPU/u0/n1486_s9
26.194
27.226
CPU/u0/n1379_s4
28.371
29.470
CPU/u0/n1379_s2
29.475
30.507
CPU/u0/RegDIL_1_s2
32.318
33.140
CPU/u0/RegDIL_1_s0
34.279
35.311
CPU/u0/Regs/RegsL_RegsL_0_0_s
37.761
=====
SETUP
-16.414
37.686
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.348
CPU/u0/alu/Q_v_5_s
26.348
26.405
CPU/u0/alu/Q_v_6_s
26.405
26.968
CPU/u0/n1374_s14
28.251
28.876
CPU/u0/n1374_s10
29.295
30.327
CPU/u0/n1374_s7
30.344
30.970
CPU/u0/n1374_s5
30.975
31.601
CPU/u0/n1374_s2
31.607
32.706
CPU/u0/RegDIH_6_s2
34.176
35.275
CPU/u0/RegDIH_6_s0
36.250
36.876
CPU/u0/Regs/RegsH_RegsH_0_1_s1
37.686
=====
SETUP
-16.153
37.068
20.915
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.348
CPU/u0/alu/Q_v_5_s
26.348
26.405
CPU/u0/alu/Q_v_6_s
26.405
26.459
CPU/u0/n1484_s24
27.412
28.038
CPU/u0/n1484_s21
28.043
28.668
CPU/u0/n1484_s14
29.087
30.186
CPU/u0/n1373_s13
30.208
31.307
CPU/u0/n1373_s4
31.643
32.269
CPU/u0/n1373_s1
32.764
33.586
CPU/u0/n1452_s3
36.036
37.068
CPU/u0/ACC_7_s1
37.068
=====
SETUP
-16.073
37.345
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
24.461
CPU/u0/n1488_s15
25.282
26.381
CPU/u0/n1488_s10
26.386
27.485
CPU/u0/n1488_s8
28.301
29.333
CPU/u0/n1377_s4
29.828
30.927
CPU/u0/RegDIH_3_s1
32.705
33.527
CPU/u0/RegDIH_3_s0
34.358
35.390
CPU/u0/Regs/RegsH_RegsH_0_0_s0
37.345
=====
SETUP
-16.038
37.309
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.348
CPU/u0/alu/Q_v_5_s
26.348
26.876
CPU/u0/n1375_s17
27.295
28.327
CPU/u0/n1375_s14
28.333
29.135
CPU/u0/n1375_s10
29.559
30.585
CPU/u0/n1375_s5
31.004
31.630
CPU/u0/n1375_s2
31.636
32.458
CPU/u0/RegDIL_5_s2
34.262
34.888
CPU/u0/RegDIL_5_s0
34.894
35.993
CPU/u0/Regs/RegsL_RegsL_0_1_s1
37.309
=====
SETUP
-16.025
37.296
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.348
CPU/u0/alu/Q_v_5_s
26.348
26.405
CPU/u0/alu/Q_v_6_s
26.405
26.459
CPU/u0/n1484_s24
27.412
28.038
CPU/u0/n1484_s21
28.043
28.668
CPU/u0/n1484_s14
29.087
30.186
CPU/u0/n1373_s13
30.208
31.307
CPU/u0/n1373_s4
31.643
32.269
CPU/u0/RegDIH_7_s1
32.764
33.586
CPU/u0/RegDIL_7_s0
35.045
36.144
CPU/u0/Regs/RegsL_RegsL_0_1_s1
37.296
=====
SETUP
-15.989
37.260
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.854
CPU/u0/n1376_s7
27.659
28.691
CPU/u0/n1376_s14
29.500
30.599
CPU/u0/n1376_s2
30.605
31.637
CPU/u0/RegDIL_4_s2
33.785
34.411
CPU/u0/RegDIL_4_s1
34.416
35.238
CPU/u0/RegDIL_4_s0
35.244
36.276
CPU/u0/Regs/RegsL_RegsL_0_1_s1
37.260
=====
SETUP
-15.965
37.236
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.348
CPU/u0/alu/Q_v_5_s
26.348
26.405
CPU/u0/alu/Q_v_6_s
26.405
26.968
CPU/u0/n1374_s14
28.251
28.876
CPU/u0/n1374_s10
29.295
30.327
CPU/u0/n1374_s7
30.344
30.970
CPU/u0/n1374_s5
30.975
31.601
CPU/u0/n1374_s2
31.607
32.706
CPU/u0/RegDIL_6_s2
33.696
34.518
CPU/u0/RegDIL_6_s0
35.322
36.421
CPU/u0/Regs/RegsL_RegsL_0_1_s1
37.236
=====
SETUP
-15.965
37.236
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.348
CPU/u0/alu/Q_v_5_s
26.348
26.405
CPU/u0/alu/Q_v_6_s
26.405
26.968
CPU/u0/n1374_s14
28.251
28.876
CPU/u0/n1374_s10
29.295
30.327
CPU/u0/n1374_s7
30.344
30.970
CPU/u0/n1374_s5
30.975
31.601
CPU/u0/n1374_s2
31.607
32.706
CPU/u0/RegDIL_6_s2
33.696
34.518
CPU/u0/RegDIL_6_s0
35.322
36.421
CPU/u0/Regs/RegsL_RegsL_0_1_s0
37.236
=====
SETUP
-15.909
37.180
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
24.461
CPU/u0/n1488_s15
25.282
26.381
CPU/u0/n1488_s10
26.386
27.485
CPU/u0/n1488_s8
28.301
29.333
CPU/u0/n1377_s4
29.828
30.927
CPU/u0/RegDIH_3_s1
32.705
33.527
CPU/u0/RegDIH_3_s0
34.358
35.390
CPU/u0/Regs/RegsH_RegsH_0_0_s
37.180
=====
SETUP
-15.835
37.106
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.854
CPU/u0/n1376_s7
27.659
28.691
CPU/u0/n1376_s14
29.500
30.599
CPU/u0/n1376_s2
30.605
31.637
CPU/u0/RegDIL_4_s2
33.785
34.411
CPU/u0/RegDIL_4_s1
34.416
35.238
CPU/u0/RegDIL_4_s0
35.244
36.276
CPU/u0/Regs/RegsL_RegsL_0_1_s
37.106
=====
SETUP
-15.766
37.037
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.854
CPU/u0/n1376_s7
27.659
28.691
CPU/u0/n1376_s14
29.500
30.599
CPU/u0/n1376_s2
30.605
31.637
CPU/u0/RegDIH_4_s2
32.634
33.260
CPU/u0/RegDIH_4_s3
33.266
34.298
CPU/u0/RegDIH_4_s0
34.303
35.402
CPU/u0/Regs/RegsH_RegsH_0_1_s
37.037
=====
SETUP
-15.596
36.867
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.854
CPU/u0/n1376_s7
27.659
28.691
CPU/u0/n1376_s14
29.500
30.599
CPU/u0/n1376_s2
30.605
31.637
CPU/u0/RegDIH_4_s2
32.634
33.260
CPU/u0/RegDIH_4_s3
33.266
34.298
CPU/u0/RegDIH_4_s0
34.303
35.402
CPU/u0/Regs/RegsH_RegsH_0_1_s1
36.867
=====
SETUP
-15.577
36.849
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
24.461
CPU/u0/n1488_s15
25.282
26.381
CPU/u0/n1488_s10
26.386
27.485
CPU/u0/n1488_s8
28.301
29.333
CPU/u0/n1377_s4
29.828
30.927
CPU/u0/RegDIH_3_s1
32.705
33.527
CPU/u0/RegDIL_3_s0
34.358
35.390
CPU/u0/Regs/RegsL_RegsL_0_0_s0
36.849
=====
SETUP
-15.553
36.825
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.348
CPU/u0/alu/Q_v_5_s
26.348
26.876
CPU/u0/n1375_s17
27.295
28.327
CPU/u0/n1375_s14
28.333
29.135
CPU/u0/n1375_s10
29.559
30.585
CPU/u0/n1375_s5
31.004
31.630
CPU/u0/n1375_s2
31.636
32.458
CPU/u0/RegDIL_5_s2
34.262
34.888
CPU/u0/RegDIL_5_s0
34.894
35.993
CPU/u0/Regs/RegsL_RegsL_0_1_s
36.825
=====
SETUP
-15.535
36.806
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
23.955
CPU/u0/alu/Q_v_4_s
26.291
26.348
CPU/u0/alu/Q_v_5_s
26.348
26.405
CPU/u0/alu/Q_v_6_s
26.405
26.968
CPU/u0/n1374_s14
28.251
28.876
CPU/u0/n1374_s10
29.295
30.327
CPU/u0/n1374_s7
30.344
30.970
CPU/u0/n1374_s5
30.975
31.601
CPU/u0/n1374_s2
31.607
32.706
CPU/u0/RegDIL_6_s2
33.696
34.518
CPU/u0/RegDIL_6_s0
35.322
36.383
CPU/u0/Regs/RegsL_RegsL_0_1_s
36.806
=====
SETUP
-15.434
36.705
21.271
CPU/u0/IStatus_0_s14
1.315
4.775
CPU/u0/mcode/Set_BusB_To_Z_0_s11
6.061
6.863
CPU/u0/mcode/Set_BusB_To_Z_0_s8
7.283
8.382
CPU/u0/mcode/Set_BusB_To_Z_0_s2
9.192
10.291
CPU/u0/mcode/Set_BusB_To_Z_0_s0
10.297
11.323
CPU/u0/mcode/Set_BusB_To_Z_0_s
11.742
12.564
CPU/u0/n2206_s26
14.529
15.561
CPU/u0/n2206_s22
15.561
15.710
CPU/u0/alu/n23_s2
17.173
17.995
CPU/u0/alu/n23_s1
19.290
20.389
CPU/u0/alu/n23_s0
22.190
22.815
CPU/u0/alu/Q_v_0_s
23.234
23.784
CPU/u0/alu/Q_v_1_s
23.784
23.841
CPU/u0/alu/Q_v_2_s
23.841
23.898
CPU/u0/alu/Q_v_3_s
23.898
24.461
CPU/u0/n1488_s15
25.282
26.381
CPU/u0/n1488_s10
26.386
27.485
CPU/u0/n1488_s8
28.301
29.333
CPU/u0/n1377_s4
29.828
30.927
CPU/u0/RegDIH_3_s1
32.705
33.527
CPU/u0/RegDIL_3_s0
34.358
35.390
CPU/u0/Regs/RegsL_RegsL_0_0_s
36.705
=====
HOLD
0.708
2.401
1.693
VideoGenerator/ViewPortX_7_s0
1.693
2.027
VideoGenerator/n523_s2
2.029
2.401
VideoGenerator/ViewPortX_7_s0
2.401
=====
HOLD
0.708
2.401
1.693
VideoGenerator/ViewPortY_0_s0
1.693
2.027
VideoGenerator/n467_s2
2.029
2.401
VideoGenerator/ViewPortY_0_s0
2.401
=====
HOLD
0.708
2.401
1.693
VideoGenerator/Xcounter_0_s0
1.693
2.027
VideoGenerator/n443_s2
2.029
2.401
VideoGenerator/Xcounter_0_s0
2.401
=====
HOLD
0.708
2.459
1.752
HighClkPrescale_s0
1.752
2.085
n655_s2
2.087
2.459
HighClkPrescale_s0
2.459
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Bit_Index_2_s1
1.693
2.027
SerialKeyboard/SerialUART/n134_s16
2.030
2.402
SerialKeyboard/SerialUART/r_Bit_Index_2_s1
2.402
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Clk_Count_3_s1
1.693
2.027
SerialKeyboard/SerialUART/n130_s18
2.030
2.402
SerialKeyboard/SerialUART/r_Clk_Count_3_s1
2.402
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Clk_Count_7_s1
1.693
2.027
SerialKeyboard/SerialUART/n126_s21
2.030
2.402
SerialKeyboard/SerialUART/r_Clk_Count_7_s1
2.402
=====
HOLD
0.709
2.402
1.693
VideoGenerator/ViewPortX_4_s0
1.693
2.027
VideoGenerator/n526_s3
2.030
2.402
VideoGenerator/ViewPortX_4_s0
2.402
=====
HOLD
0.709
2.402
1.693
VideoGenerator/ViewPortX_6_s0
1.693
2.027
VideoGenerator/n524_s3
2.030
2.402
VideoGenerator/ViewPortX_6_s0
2.402
=====
HOLD
0.709
1.657
0.948
CPU/u0/R_1_s1
0.948
1.281
CPU/u0/n1109_s0
1.285
1.657
CPU/u0/R_1_s1
1.657
=====
HOLD
0.710
2.404
1.693
SerialKeyboard/SerialUART/r_Bit_Index_0_s1
1.693
2.027
SerialKeyboard/SerialUART/n136_s15
2.032
2.404
SerialKeyboard/SerialUART/r_Bit_Index_0_s1
2.404
=====
HOLD
0.710
1.658
0.948
CPU/u0/R_2_s1
0.948
1.281
CPU/u0/n1108_s0
1.286
1.658
CPU/u0/R_2_s1
1.658
=====
HOLD
0.710
1.658
0.948
CPU/u0/R_5_s1
0.948
1.281
CPU/u0/n1105_s0
1.286
1.658
CPU/u0/R_5_s1
1.658
=====
HOLD
0.710
2.255
1.545
SerialKeyboard/TypeRateCounter_0_s1
1.545
1.878
SerialKeyboard/n516_s3
1.883
2.255
SerialKeyboard/TypeRateCounter_0_s1
2.255
=====
HOLD
0.711
2.405
1.693
SerialKeyboard/SerialUART/r_Clk_Count_0_s1
1.693
2.027
SerialKeyboard/SerialUART/n133_s18
2.033
2.405
SerialKeyboard/SerialUART/r_Clk_Count_0_s1
2.405
=====
HOLD
0.711
2.405
1.693
SerialKeyboard/SerialUART/r_SM_Main_1_s0
1.693
2.027
SerialKeyboard/SerialUART/n138_s6
2.033
2.405
SerialKeyboard/SerialUART/r_SM_Main_1_s0
2.405
=====
HOLD
0.711
2.405
1.693
VideoGenerator/ViewPortX_2_s0
1.693
2.027
VideoGenerator/n528_s3
2.033
2.405
VideoGenerator/ViewPortX_2_s0
2.405
=====
HOLD
0.730
2.423
1.693
VideoGenerator/ViewPortY_2_s0
1.693
2.027
VideoGenerator/n465_s
2.029
2.423
VideoGenerator/ViewPortY_2_s0
2.423
=====
HOLD
0.730
2.423
1.693
VideoGenerator/ViewPortY_6_s0
1.693
2.027
VideoGenerator/n461_s
2.029
2.423
VideoGenerator/ViewPortY_6_s0
2.423
=====
HOLD
0.730
2.423
1.693
VideoGenerator/Xcounter_2_s0
1.693
2.027
VideoGenerator/n441_s
2.029
2.423
VideoGenerator/Xcounter_2_s0
2.423
=====
HOLD
0.730
2.481
1.752
AmoreAccurateClkCounter_2_s0
1.752
2.085
n687_s
2.087
2.481
AmoreAccurateClkCounter_2_s0
2.481
=====
HOLD
0.730
2.481
1.752
AmoreAccurateClkCounter_6_s0
1.752
2.085
n683_s
2.087
2.481
AmoreAccurateClkCounter_6_s0
2.481
=====
HOLD
0.730
2.481
1.752
AmoreAccurateClkCounter_8_s0
1.752
2.085
n681_s
2.087
2.481
AmoreAccurateClkCounter_8_s0
2.481
=====
HOLD
0.730
2.481
1.752
AmoreAccurateClkCounter_12_s0
1.752
2.085
n677_s
2.087
2.481
AmoreAccurateClkCounter_12_s0
2.481
=====
HOLD
0.730
2.481
1.752
AmoreAccurateClkCounter_14_s0
1.752
2.085
n675_s
2.087
2.481
AmoreAccurateClkCounter_14_s0
2.481
