;  Generated by PSoC Designer 5.4.2946
;
; S_row address and mask equates
S_row_Data_ADDR:	equ	0h
S_row_DriveMode_0_ADDR:	equ	100h
S_row_DriveMode_1_ADDR:	equ	101h
S_row_DriveMode_2_ADDR:	equ	3h
S_row_GlobalSelect_ADDR:	equ	2h
S_row_IntCtrl_0_ADDR:	equ	102h
S_row_IntCtrl_1_ADDR:	equ	103h
S_row_IntEn_ADDR:	equ	1h
S_row_MASK:	equ	1h
; S_row_Data access macros
;   GetS_row_Data macro, return in a
macro GetS_row_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 1h
endm
;   SetS_row_Data macro
macro SetS_row_Data
	or		[Port_0_Data_SHADE], 1h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[S_row_Data_ADDR], a
endm
;   ClearS_row_Data macro
macro ClearS_row_Data
	and		[Port_0_Data_SHADE], ~1h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[S_row_Data_ADDR], a
endm

; S_colA address and mask equates
S_colA_Data_ADDR:	equ	0h
S_colA_DriveMode_0_ADDR:	equ	100h
S_colA_DriveMode_1_ADDR:	equ	101h
S_colA_DriveMode_2_ADDR:	equ	3h
S_colA_GlobalSelect_ADDR:	equ	2h
S_colA_IntCtrl_0_ADDR:	equ	102h
S_colA_IntCtrl_1_ADDR:	equ	103h
S_colA_IntEn_ADDR:	equ	1h
S_colA_MASK:	equ	2h
; S_colA_Data access macros
;   GetS_colA_Data macro, return in a
macro GetS_colA_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 2h
endm
;   SetS_colA_Data macro
macro SetS_colA_Data
	or		[Port_0_Data_SHADE], 2h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[S_colA_Data_ADDR], a
endm
;   ClearS_colA_Data macro
macro ClearS_colA_Data
	and		[Port_0_Data_SHADE], ~2h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[S_colA_Data_ADDR], a
endm

; S_colB address and mask equates
S_colB_Data_ADDR:	equ	0h
S_colB_DriveMode_0_ADDR:	equ	100h
S_colB_DriveMode_1_ADDR:	equ	101h
S_colB_DriveMode_2_ADDR:	equ	3h
S_colB_GlobalSelect_ADDR:	equ	2h
S_colB_IntCtrl_0_ADDR:	equ	102h
S_colB_IntCtrl_1_ADDR:	equ	103h
S_colB_IntEn_ADDR:	equ	1h
S_colB_MASK:	equ	4h
; S_colB_Data access macros
;   GetS_colB_Data macro, return in a
macro GetS_colB_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 4h
endm
;   SetS_colB_Data macro
macro SetS_colB_Data
	or		[Port_0_Data_SHADE], 4h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[S_colB_Data_ADDR], a
endm
;   ClearS_colB_Data macro
macro ClearS_colB_Data
	and		[Port_0_Data_SHADE], ~4h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[S_colB_Data_ADDR], a
endm

; CLK address and mask equates
CLK_Data_ADDR:	equ	0h
CLK_DriveMode_0_ADDR:	equ	100h
CLK_DriveMode_1_ADDR:	equ	101h
CLK_DriveMode_2_ADDR:	equ	3h
CLK_GlobalSelect_ADDR:	equ	2h
CLK_IntCtrl_0_ADDR:	equ	102h
CLK_IntCtrl_1_ADDR:	equ	103h
CLK_IntEn_ADDR:	equ	1h
CLK_MASK:	equ	8h
; CLK_Data access macros
;   GetCLK_Data macro, return in a
macro GetCLK_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 8h
endm
;   SetCLK_Data macro
macro SetCLK_Data
	or		[Port_0_Data_SHADE], 8h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[CLK_Data_ADDR], a
endm
;   ClearCLK_Data macro
macro ClearCLK_Data
	and		[Port_0_Data_SHADE], ~8h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[CLK_Data_ADDR], a
endm

; LATCH address and mask equates
LATCH_Data_ADDR:	equ	0h
LATCH_DriveMode_0_ADDR:	equ	100h
LATCH_DriveMode_1_ADDR:	equ	101h
LATCH_DriveMode_2_ADDR:	equ	3h
LATCH_GlobalSelect_ADDR:	equ	2h
LATCH_IntCtrl_0_ADDR:	equ	102h
LATCH_IntCtrl_1_ADDR:	equ	103h
LATCH_IntEn_ADDR:	equ	1h
LATCH_MASK:	equ	10h
; LATCH_Data access macros
;   GetLATCH_Data macro, return in a
macro GetLATCH_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 10h
endm
;   SetLATCH_Data macro
macro SetLATCH_Data
	or		[Port_0_Data_SHADE], 10h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LATCH_Data_ADDR], a
endm
;   ClearLATCH_Data macro
macro ClearLATCH_Data
	and		[Port_0_Data_SHADE], ~10h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LATCH_Data_ADDR], a
endm

; EN address and mask equates
EN_Data_ADDR:	equ	0h
EN_DriveMode_0_ADDR:	equ	100h
EN_DriveMode_1_ADDR:	equ	101h
EN_DriveMode_2_ADDR:	equ	3h
EN_GlobalSelect_ADDR:	equ	2h
EN_IntCtrl_0_ADDR:	equ	102h
EN_IntCtrl_1_ADDR:	equ	103h
EN_IntEn_ADDR:	equ	1h
EN_MASK:	equ	20h
; EN_Data access macros
;   GetEN_Data macro, return in a
macro GetEN_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 20h
endm
;   SetEN_Data macro
macro SetEN_Data
	or		[Port_0_Data_SHADE], 20h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[EN_Data_ADDR], a
endm
;   ClearEN_Data macro
macro ClearEN_Data
	and		[Port_0_Data_SHADE], ~20h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[EN_Data_ADDR], a
endm

