// Seed: 1003961948
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri1  id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  wire  id_5,
    input  wand  id_6,
    output tri0  id_7,
    input  tri1  id_8
);
  logic id_10;
  ;
  wire id_11;
  logic [-1 'b0 : 1] id_12 = 1;
  assign id_2 = -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd93
) (
    input  wand  id_0,
    input  wand  _id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  wor   id_4
);
  wire [~  id_1  !=  1 : 1  ==  -1] id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_2,
      id_0,
      id_3,
      id_4
  );
  assign modCall_1.id_6 = 0;
endmodule
