****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group comb
	-transition_time
	-capacitance
	-sort_by slack
Design : full_chip_stop_watch
Version: P-2019.03-SP5
Date   : Tue Apr  4 22:39:52 2023
****************************************


  Startpoint: test_se (input port clocked by CLK)
  Endpoint: test_so (output port clocked by CLK)
  Path Group: comb
  Path Type: max

  Point                                      Fanout    Cap      Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                      0.0000000000 0.0000000000 0.0000000000
  clock network delay (ideal)                                           0.8386229873 0.8386229873
  input external delay                                                  0.0799999982 0.9186229855 r
  test_se (in)                                               0.2000000030 0.0000250340 & 0.9186480194 r
  test_se (net)                                 1 2509.1621093750 
  I1025_W_test_se/PADIO (I1025_EW)                           0.0000000000 0.0000000000 * 0.9186480194 r
  I1025_W_test_se/DOUT (I1025_EW)                            0.0000000000 0.4900000095 * 1.4086480290 r
  hvoHier_test_se (net)                        22 80.5558013916 
  U548/A (NBUFFX8_HVT)                                       0.0000000000 0.0299999714 * 1.4386480004 r
  U548/Y (NBUFFX8_HVT)                                       0.0000000000 0.1900000572 * 1.6286480576 r
  n772 (net)                                   24 50.8768844604 
  clock_optctmTdsLR_1_2522/S0 (MUX21X1_HVT)                  0.0000000000 0.0099999905 * 1.6386480480 r
  clock_optctmTdsLR_1_2522/Y (MUX21X1_HVT)                   0.0000000000 0.2000000477 * 1.8386480957 f
  n770 (net)                                    1 4.7181186676 
  clock_optZBUF_21_inst_2574/A (NBUFFX16_HVT)                0.0000000000 0.0000000000 * 1.8386480957 f
  clock_optZBUF_21_inst_2574/Y (NBUFFX16_HVT)                0.0000000000 0.1200000048 * 1.9586481005 f
  clock_optZBUF_21_0 (net)                      1 53.8030700684 
  D4I1025_W_test_so/DIN (D4I1025_EW)                         0.0000000000 0.0199999809 * 1.9786480814 f
  D4I1025_W_test_so/PADIO (D4I1025_EW)                       0.0000000000 1.8300000429 * 3.8086481243 f
  test_so (net)                                 1 3769.1469726562 
  test_so (inout)                                            0.0000000000 0.0000000000 * 3.8086481243 f
  data arrival time                                                                3.8086481094

  clock CLK (rise edge)                                      0.0000000000 8.0000000000 8.0000000000
  clock network delay (ideal)                                           0.8386229873 8.8386229873
  clock reconvergence pessimism                                         0.0000000000 8.8386229873
  output external delay                                                 -0.1199999973 8.7186229900
  data required time                                                               8.7186231613
  --------------------------------------------------------------------------------------------
  data required time                                                               8.7186231613
  data arrival time                                                                -3.8086481094
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                      4.9099750519


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group inputs
	-transition_time
	-capacitance
	-sort_by slack
Design : full_chip_stop_watch
Version: P-2019.03-SP5
Date   : Tue Apr  4 22:39:52 2023
****************************************


  Startpoint: up (input port clocked by CLK)
  Endpoint: stop_watch_inst_MM_reg_regx2x
               (rising edge-triggered flip-flop clocked by CLK)
  Path Group: inputs
  Path Type: max

  Point                                         Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.0000000000 0.0000000000 0.0000000000
  clock network delay (ideal)                                              0.8386229873 0.8386229873
  input external delay                                                     0.0799999982 0.9186229855 r
  up (in)                                                       0.2000000030 0.0000250340 & 0.9186480194 r
  up (net)                                         1 2510.1235351562 
  I1025_W_up/PADIO (I1025_EW)                                   0.0000000000 0.0200001001 * 0.9386481196 r
  I1025_W_up/DOUT (I1025_EW)                                    0.0000000000 0.4800000191 * 1.4186481386 r
  hvoHier_up (net)                                 4 77.4565353394 
  U333/A2 (NAND2X0_HVT)                                         0.0000000000 0.0399999619 * 1.4586481005 r
  U333/Y (NAND2X0_HVT)                                          0.0000000000 0.3799999952 * 1.8386480957 f
  n300 (net)                                       4 9.5791034698 
  U650/A (INVX0_HVT)                                            0.0000000000 0.0000000000 * 1.8386480957 f
  U650/Y (INVX0_HVT)                                            0.0000000000 0.2400000095 * 2.0786481053 r
  n617 (net)                                       4 6.9774436951 
  U371/A1 (AO222X1_HVT)                                         0.0000000000 0.0000000000 * 2.0786481053 r
  U371/Y (AO222X1_HVT)                                          0.0000000000 0.3199999332 * 2.3986480385 r
  n280 (net)                                       3 5.4104909897 
  U372/A3 (OA21X1_HVT)                                          0.0000000000 0.0000000000 * 2.3986480385 r
  U372/Y (OA21X1_HVT)                                           0.0000000000 0.1400001049 * 2.5386481434 r
  n272 (net)                                       3 3.2816753387 
  U391/A1 (AO222X1_HVT)                                         0.0000000000 0.0000000000 * 2.5386481434 r
  U391/Y (AO222X1_HVT)                                          0.0000000000 0.2100000381 * 2.7486481816 r
  n274 (net)                                       2 1.6529881954 
  U392/A1 (OA221X1_HVT)                                         0.0000000000 0.0000000000 * 2.7486481816 r
  U392/Y (OA221X1_HVT)                                          0.0000000000 0.1700000763 * 2.9186482579 r
  n736 (net)                                       1 1.6143485308 
  stop_watch_inst_MM_reg_regx2x/D (SDFFARX1_HVT)                0.0000000000 0.0000000000 * 2.9186482579 r
  data arrival time                                                                   2.9186482430

  clock CLK (rise edge)                                         0.0000000000 8.0000000000 8.0000000000
  clock network delay (propagated)                                         0.8300208449 * 8.8300208449
  clock reconvergence pessimism                                            0.0000000000 8.8300208449
  stop_watch_inst_MM_reg_regx2x/CLK (SDFFARX1_HVT)                                    8.8300208449 r
  library setup time                                                       -0.1400000006 * 8.6900208443
  data required time                                                                  8.6900205612
  -----------------------------------------------------------------------------------------------
  data required time                                                                  8.6900205612
  data arrival time                                                                   -2.9186482430
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                         5.7713727951


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group output
	-transition_time
	-capacitance
	-sort_by slack
Design : full_chip_stop_watch
Version: P-2019.03-SP5
Date   : Tue Apr  4 22:39:52 2023
****************************************


  Startpoint: stop_watch_inst_S0_reg_regx3x
               (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: S0[3] (output port clocked by CLK)
  Path Group: output
  Path Type: max

  Point                                           Fanout    Cap      Trans       Incr       Path
  -------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                           0.0000000000 0.0000000000 0.0000000000
  clock network delay (propagated)                                           0.8400208354 * 0.8400208354
  stop_watch_inst_S0_reg_regx3x/CLK (SDFFARX1_HVT)                0.0000000000 0.0000000000 0.8400208354 r
  stop_watch_inst_S0_reg_regx3x/Q (SDFFARX1_HVT)                  0.0000000000 0.2899999619 * 1.1300207973 f
  hvoHier_S0[3] (net)                                2 4.8746871948 
  clock_optgre_mt_inst_2597/A (NBUFFX4_HVT)                       0.0000000000 0.0000000000 * 1.1300207973 f
  clock_optgre_mt_inst_2597/Y (NBUFFX4_HVT)                       0.0000000000 0.1299998760 * 1.2600206733 f
  gre_net_71 (net)                                   9 23.6000671387 
  clock_optgre_mt_inst_2596/A (NBUFFX2_HVT)                       0.0000000000 0.0000000000 * 1.2600206733 f
  clock_optgre_mt_inst_2596/Y (NBUFFX2_HVT)                       0.0000000000 0.1199998856 * 1.3800205588 f
  gre_net_70 (net)                                   1 9.6920127869 
  clock_optgre_mt_inst_2595/A (NBUFFX4_HVT)                       0.0000000000 0.0000000000 * 1.3800205588 f
  clock_optgre_mt_inst_2595/Y (NBUFFX4_HVT)                       0.0000000000 0.1400001049 * 1.5200206637 f
  gre_net_69 (net)                                   1 27.2895622253 
  clock_optgre_mt_inst_2592/A (NBUFFX2_HVT)                       0.0000000000 0.0000000000 * 1.5200206637 f
  clock_optgre_mt_inst_2592/Y (NBUFFX2_HVT)                       0.0000000000 0.1300001144 * 1.6500207782 f
  gre_net_66 (net)                                   1 9.6634368896 
  clock_optgre_mt_inst_2591/A (NBUFFX4_HVT)                       0.0000000000 0.0000000000 * 1.6500207782 f
  clock_optgre_mt_inst_2591/Y (NBUFFX4_HVT)                       0.0000000000 0.1400001049 * 1.7900208831 f
  gre_net_65 (net)                                   1 28.3863868713 
  clock_optgre_mt_inst_2588/A (NBUFFX4_HVT)                       0.0000000000 0.0099999905 * 1.8000208735 f
  clock_optgre_mt_inst_2588/Y (NBUFFX4_HVT)                       0.0000000000 0.1400001049 * 1.9400209785 f
  gre_net_62 (net)                                   1 24.7825908661 
  clock_optgre_mt_inst_2586/A (NBUFFX4_HVT)                       0.0000000000 0.0000000000 * 1.9400209785 f
  clock_optgre_mt_inst_2586/Y (NBUFFX4_HVT)                       0.0000000000 0.1400001049 * 2.0800210834 f
  gre_net_60 (net)                                   1 24.1301155090 
  clock_optgre_mt_inst_2584/A (NBUFFX8_HVT)                       0.0000000000 0.0000000000 * 2.0800210834 f
  clock_optgre_mt_inst_2584/Y (NBUFFX8_HVT)                       0.0000000000 0.1100000143 * 2.1900210977 f
  gre_net_58 (net)                                   1 24.1404323578 
  D4I1025_S_S0x3x/DIN (D4I1025_NS)                                0.0000000000 0.0000000000 * 2.1900210977 f
  D4I1025_S_S0x3x/PADIO (D4I1025_NS)                              0.0000000000 1.8300000429 * 4.0200211406 f
  S0[3] (net)                                        1 3769.1469726562 
  S0[3] (inout)                                                   0.0000000000 0.0000000000 * 4.0200211406 f
  data arrival time                                                                     4.0200209618

  clock CLK (rise edge)                                           0.0000000000 8.0000000000 8.0000000000
  clock network delay (ideal)                                                0.8386229873 8.8386229873
  clock reconvergence pessimism                                              0.0000000000 8.8386229873
  output external delay                                                      -0.1199999973 8.7186229900
  data required time                                                                    8.7186231613
  -------------------------------------------------------------------------------------------------
  data required time                                                                    8.7186231613
  data arrival time                                                                     -4.0200209618
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                           4.6986017227


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-group reg2reg
	-transition_time
	-capacitance
	-sort_by slack
Design : full_chip_stop_watch
Version: P-2019.03-SP5
Date   : Tue Apr  4 22:39:52 2023
****************************************


  Startpoint: stop_watch_inst_count_reg_regx2x
               (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: stop_watch_inst_count_reg_regx23x
               (rising edge-triggered flip-flop clocked by CLK)
  Last common pin: clk
  Path Group: reg2reg
  Path Type: max

  Point                                              Fanout    Cap      Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                              0.0000000000 0.0000000000 0.0000000000
  clock network delay (propagated)                                              0.8500208259 * 0.8500208259
  stop_watch_inst_count_reg_regx2x/CLK (SDFFARX1_HVT)                0.0000000000 0.0000000000 0.8500208259 r
  stop_watch_inst_count_reg_regx2x/Q (SDFFARX1_HVT)                  0.0000000000 0.2899999619 * 1.1400207877 r
  n731 (net)                                            1 0.6732548475 
  clock_optgre_mt_inst_2598/A (NBUFFX2_HVT)                          0.0000000000 0.0000000000 * 1.1400207877 r
  clock_optgre_mt_inst_2598/Y (NBUFFX2_HVT)                          0.0000000000 0.0999999046 * 1.2400206923 r
  gre_net_72 (net)                                      5 10.0801687241 
  U234/A4 (NAND4X0_HVT)                                              0.0000000000 0.0000000000 * 1.2400206923 r
  U234/Y (NAND4X0_HVT)                                               0.0000000000 0.2000002861 * 1.4400209785 f
  n234 (net)                                            3 2.8552184105 
  U588/A (INVX0_HVT)                                                 0.0000000000 0.0000000000 * 1.4400209785 f
  U588/Y (INVX0_HVT)                                                 0.0000000000 0.1100001335 * 1.5500211120 r
  n555 (net)                                            2 2.4718241692 
  U236/A2 (NAND2X0_HVT)                                              0.0000000000 0.0000000000 * 1.5500211120 r
  U236/Y (NAND2X0_HVT)                                               0.0000000000 0.1700000763 * 1.7200211883 f
  n230 (net)                                            3 3.5810244083 
  U237/A (INVX0_HVT)                                                 0.0000000000 0.0000000000 * 1.7200211883 f
  U237/Y (INVX0_HVT)                                                 0.0000000000 0.0999999046 * 1.8200210929 r
  n227 (net)                                            2 2.5363326073 
  U238/A2 (NAND2X0_HVT)                                              0.0000000000 0.0000000000 * 1.8200210929 r
  U238/Y (NAND2X0_HVT)                                               0.0000000000 0.2300000191 * 2.0500211120 f
  n226 (net)                                            3 6.7086887360 
  U619/A (INVX0_HVT)                                                 0.0000000000 0.0000000000 * 2.0500211120 f
  U619/Y (INVX0_HVT)                                                 0.0000000000 0.1300001144 * 2.1800212264 r
  n586 (net)                                            2 2.4866976738 
  U240/A2 (NAND2X0_HVT)                                              0.0000000000 0.0000000000 * 2.1800212264 r
  U240/Y (NAND2X0_HVT)                                               0.0000000000 0.2100000381 * 2.3900212646 f
  n222 (net)                                            3 5.1364364624 
  U659/A (INVX0_HVT)                                                 0.0000000000 0.0000000000 * 2.3900212646 f
  U659/Y (INVX0_HVT)                                                 0.0000000000 0.1399998665 * 2.5300211310 r
  n626 (net)                                            2 4.0298662186 
  U242/A2 (NAND2X0_HVT)                                              0.0000000000 0.0000000000 * 2.5300211310 r
  U242/Y (NAND2X0_HVT)                                               0.0000000000 0.1900000572 * 2.7200211883 f
  n218 (net)                                            3 4.3801822662 
  U243/A (INVX0_HVT)                                                 0.0000000000 0.0000000000 * 2.7200211883 f
  U243/Y (INVX0_HVT)                                                 0.0000000000 0.1299998760 * 2.8500210643 r
  n215 (net)                                            2 3.8106622696 
  U244/A1 (NAND2X1_HVT)                                              0.0000000000 0.0000000000 * 2.8500210643 r
  U244/Y (NAND2X1_HVT)                                               0.0000000000 0.1800000668 * 3.0300211310 f
  n214 (net)                                            4 6.6439599991 
  U666/A (INVX0_HVT)                                                 0.0000000000 0.0000000000 * 3.0300211310 f
  U666/Y (INVX0_HVT)                                                 0.0000000000 0.0799999237 * 3.1100210547 r
  n633 (net)                                            1 2.2725918293 
  U246/A2 (NAND2X0_HVT)                                              0.0000000000 0.0000000000 * 3.1100210547 r
  U246/Y (NAND2X0_HVT)                                               0.0000000000 0.1900000572 * 3.3000211120 f
  n241 (net)                                            4 5.7240023613 
  U669/A (INVX0_HVT)                                                 0.0000000000 0.0000000000 * 3.3000211120 f
  U669/Y (INVX0_HVT)                                                 0.0000000000 0.1400001049 * 3.4400212169 r
  n636 (net)                                            2 3.1953368187 
  U248/A3 (NAND3X0_HVT)                                              0.0000000000 0.0000000000 * 3.4400212169 r
  U248/Y (NAND3X0_HVT)                                               0.0000000000 0.2000000477 * 3.6400212646 f
  n207 (net)                                            2 3.1442286968 
  U672/A (INVX0_HVT)                                                 0.0000000000 0.0000000000 * 3.6400212646 f
  U672/Y (INVX0_HVT)                                                 0.0000000000 0.1099998951 * 3.7500211596 r
  n639 (net)                                            2 2.6834766865 
  U250/A2 (NAND2X0_HVT)                                              0.0000000000 0.0000000000 * 3.7500211596 r
  U250/Y (NAND2X0_HVT)                                               0.0000000000 0.1700000763 * 3.9200212359 f
  n203 (net)                                            3 3.7540011406 
  U673/A (INVX0_HVT)                                                 0.0000000000 0.0000000000 * 3.9200212359 f
  U673/Y (INVX0_HVT)                                                 0.0000000000 0.1099998951 * 4.0300211310 r
  n640 (net)                                            2 2.8363924026 
  U252/A2 (NAND2X0_HVT)                                              0.0000000000 0.0000000000 * 4.0300211310 r
  U252/Y (NAND2X0_HVT)                                               0.0000000000 0.1999998093 * 4.2300209403 f
  n199 (net)                                            3 5.2774991989 
  U253/A (INVX0_HVT)                                                 0.0000000000 0.0000000000 * 4.2300209403 f
  U253/Y (INVX0_HVT)                                                 0.0000000000 0.1400001049 * 4.3700210452 r
  n196 (net)                                            2 3.6403307915 
  U254/A2 (NAND2X0_HVT)                                              0.0000000000 0.0000000000 * 4.3700210452 r
  U254/Y (NAND2X0_HVT)                                               0.0000000000 0.2100000381 * 4.5800210834 f
  n195 (net)                                            3 4.8905467987 
  U675/A (INVX0_HVT)                                                 0.0000000000 0.0000000000 * 4.5800210834 f
  U675/Y (INVX0_HVT)                                                 0.0000000000 0.1199998856 * 4.7000209689 r
  n642 (net)                                            2 2.9204056263 
  U256/A2 (NAND2X0_HVT)                                              0.0000000000 0.0000000000 * 4.7000209689 r
  U256/Y (NAND2X0_HVT)                                               0.0000000000 0.1600000858 * 4.8600210547 f
  n191 (net)                                            3 3.1699109077 
  U677/A (INVX0_HVT)                                                 0.0000000000 0.0000000000 * 4.8600210547 f
  U677/Y (INVX0_HVT)                                                 0.0000000000 0.1099996567 * 4.9700207114 r
  n644 (net)                                            2 3.4496142864 
  U258/A2 (NAND2X0_HVT)                                              0.0000000000 0.0000000000 * 4.9700207114 r
  U258/Y (NAND2X0_HVT)                                               0.0000000000 0.1700000763 * 5.1400207877 f
  n187 (net)                                            3 4.1082620621 
  U678/A (INVX0_HVT)                                                 0.0000000000 0.0000000000 * 5.1400207877 f
  U678/Y (INVX0_HVT)                                                 0.0000000000 0.1100001335 * 5.2500209212 r
  n645 (net)                                            2 2.6289358139 
  U260/A1 (NAND2X1_HVT)                                              0.0000000000 0.0000000000 * 5.2500209212 r
  U260/Y (NAND2X1_HVT)                                               0.0000000000 0.1500000954 * 5.4000210166 f
  n244 (net)                                            4 3.9596183300 
  U679/A (INVX0_HVT)                                                 0.0000000000 0.0000000000 * 5.4000210166 f
  U679/Y (INVX0_HVT)                                                 0.0000000000 0.0799999237 * 5.4800209403 r
  n646 (net)                                            3 3.9676208496 
  U262/A3 (NAND3X0_HVT)                                              0.0000000000 0.0000000000 * 5.4800209403 r
  U262/Y (NAND3X0_HVT)                                               0.0000000000 0.2199997902 * 5.7000207305 f
  n247 (net)                                            3 4.3708238602 
  U681/A (INVX0_HVT)                                                 0.0000000000 0.0000000000 * 5.7000207305 f
  U681/Y (INVX0_HVT)                                                 0.0000000000 0.1700000763 * 5.8700208068 r
  n648 (net)                                            3 4.6911053658 
  U264/A3 (NAND3X0_HVT)                                              0.0000000000 0.0000000000 * 5.8700208068 r
  U264/Y (NAND3X0_HVT)                                               0.0000000000 0.2399997711 * 6.1100205779 f
  n177 (net)                                            2 3.8613629341 
  U683/A (INVX0_HVT)                                                 0.0000000000 0.0000000000 * 6.1100205779 f
  U683/Y (INVX0_HVT)                                                 0.0000000000 0.1399998665 * 6.2500204444 r
  n650 (net)                                            2 3.6097931862 
  U266/A1 (NAND2X1_HVT)                                              0.0000000000 0.0000000000 * 6.2500204444 r
  U266/Y (NAND2X1_HVT)                                               0.0000000000 0.1799998283 * 6.4300202727 f
  n365 (net)                                            4 6.6507821083 
  U684/A (INVX0_HVT)                                                 0.0000000000 0.0000000000 * 6.4300202727 f
  U684/Y (INVX0_HVT)                                                 0.0000000000 0.0700001717 * 6.5000204444 r
  n651 (net)                                            1 1.9281945229 
  U464/A2 (OA221X1_HVT)                                              0.0000000000 0.0000000000 * 6.5000204444 r
  U464/Y (OA221X1_HVT)                                               0.0000000000 0.1900000572 * 6.6900205016 r
  stop_watch_inst_n392 (net)                            1 5.3751192093 
  stop_watch_inst_count_reg_regx23x/D (SDFFARX1_HVT)                 0.0000000000 0.0000000000 * 6.6900205016 r
  data arrival time                                                                        6.6900205612

  clock CLK (rise edge)                                              0.0000000000 8.0000000000 8.0000000000
  clock network delay (propagated)                                              0.8500208259 * 8.8500208259
  clock reconvergence pessimism                                                 0.0000000000 8.8500208259
  stop_watch_inst_count_reg_regx23x/CLK (SDFFARX1_HVT)                                     8.8500208259 r
  library setup time                                                            -0.1400000006 * 8.7100208253
  data required time                                                                       8.7100210190
  ----------------------------------------------------------------------------------------------------
  data required time                                                                       8.7100210190
  data arrival time                                                                        -6.6900205612
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                              2.0200002193


1
