<dec f='llvm/build/lib/Target/ARM/ARMGenRegisterInfo.inc' l='136' type='116'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1038' u='r' c='_ZL22determineFPRegsToClearRKN4llvm12MachineInstrERNS_9BitVectorE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1049' u='r' c='_ZL22determineFPRegsToClearRKN4llvm12MachineInstrERNS_9BitVectorE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1393' u='r' c='_ZN12_GLOBAL__N_115ARMExpandPseudo22CMSESaveClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_84870581'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1511' u='r' c='_ZL18definesOrUsesFPRegRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='1544' u='r' c='_ZN12_GLOBAL__N_115ARMExpandPseudo20CMSERestoreFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8De10379561'/>
<use f='llvm/build/lib/Target/ARM/ARMGenAsmMatcher.inc' l='9425' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1318'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp' l='277' u='r' c='_ZN4llvm6ARM_MC22initLLVMToCVRegMappingEPNS_14MCRegisterInfoE'/>
